****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 14:24:56 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_attn_stat_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_stat_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0150     -0.0150

  i_img2_jtag_attn_stat_reg_reg_1_/CP (DFSNQD1BWP16P90CPDILVT)                             0.0157      0.9300    0.0000     -0.0150 r    (54.21,26.64)     s, n
  i_img2_jtag_attn_stat_reg_reg_1_/Q (DFSNQD1BWP16P90CPDILVT)                              0.0078      0.9120    0.0290      0.0139 r    (53.96,26.64)     s, n
  n5 (net)                                                              2      0.0020
  APSHOLD_53/I (CKBD1BWP16P90CPD)                                                          0.0078      0.9300    0.0001      0.0140 r    (48.50,26.06)
  APSHOLD_53/Z (CKBD1BWP16P90CPD)                                                          0.0121      0.9120    0.0135      0.0276 r    (48.65,26.06)
  APSHOLD_net_11 (net)                                                  2      0.0029
  U325/A1 (OAI21D1BWP16P90CPD)                                                             0.0121      0.9300    0.0001      0.0276 r    (48.77,20.89)
  U325/ZN (OAI21D1BWP16P90CPD)                                                             0.0066      0.9120    0.0095      0.0371 f    (48.86,20.94)
  n365 (net)                                                            1      0.0009
  i_img2_jtag_attn_stat_shift_reg_reg_1_/D (DFCNQD1BWP16P90CPDILVT)                        0.0066      0.9300    0.0000      0.0372 f    (47.41,22.00)     s, n
  data arrival time                                                                                                          0.0372

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0085     -0.0085
  clock reconvergence pessimism                                                                                 -0.0000     -0.0085
  i_img2_jtag_attn_stat_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPDILVT)                       0.0163      1.0700    0.0000     -0.0085 r    (49.08,22.03)     s, n
  clock uncertainty                                                                                              0.0430      0.0345
  library hold time                                                                                    1.0000    0.0061      0.0406
  data required time                                                                                                         0.0406
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0406
  data arrival time                                                                                                         -0.0372
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.0035



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0037      0.9120    0.0006      0.5006 r    (61.75,13.65)
  tdi (net)                                                             1      0.0008
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                           0.0037      0.9300    0.0000      0.5006 r    (60.51,14.54)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                           0.0047      0.9120    0.0083      0.5089 r    (60.36,14.54)     s
  net_net_126 (net)                                                     1      0.0008
  BINV_R_175/I (INVD1BWP16P90CPDULVT)                                                      0.0047      0.9300    0.0000      0.5089 r    (59.92,14.54)
  BINV_R_175/ZN (INVD1BWP16P90CPDULVT)                                                     0.0193      0.9120    0.0124      0.5213 f    (59.99,14.54)
  BUF_net_133 (net)                                                     2      0.0095
  BINV_R_174/I (CKND12BWP16P90CPDULVT)                                                     0.0193      0.9300    0.0004      0.5217 f    (58.66,13.39)
  BINV_R_174/ZN (CKND12BWP16P90CPDULVT)                                                    0.0211      0.9120    0.0147      0.5364 r    (58.65,13.39)
  dbg_dat_si[0] (net)                                                   1      0.1005
  dbg_dat_si[0] (out)                                                                      0.0214      0.9300    0.0035      0.5399 r    (61.75,12.45)
  data arrival time                                                                                                          0.5399

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.5399
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.9969



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_31_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0258      0.9120    0.0114      0.5114 r    (61.75,11.49)
  trstn (net)                                                          22      0.0307
  i_img2_jtag_tap_idcode_reg_reg_31_/CDN (DFCNQD1BWP16P90CPD)                              0.0270      0.9300    0.0034      0.5147 r    (45.82,9.99)      s, n
  data arrival time                                                                                                          0.5147

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0021     -0.0021
  clock reconvergence pessimism                                                                                 -0.0000     -0.0021
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)                               0.0121      1.0700    0.0000     -0.0021 r    (46.65,9.94)      s, n
  clock uncertainty                                                                                              0.0430      0.0409
  library hold time                                                                                    1.0000    0.0229      0.0638
  data required time                                                                                                         0.0638
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0638
  data arrival time                                                                                                         -0.5147
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4509



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0160     -0.0160

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0159      0.9300    0.0000     -0.0160 r    (58.44,19.15)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0126      0.9120    0.0317      0.0157 r    (58.19,19.15)     s, n
  n404 (net)                                                            2      0.0039
  HFSBUF_11_31/I (CKBD12BWP16P90CPDULVT)                                                   0.0126      0.9300    0.0001      0.0158 r    (58.92,19.15)
  HFSBUF_11_31/Z (CKBD12BWP16P90CPDULVT)                                                   0.0201      0.9120    0.0180      0.0338 r    (59.73,19.15)
  dbg_avail_force[0] (net)                                              1      0.1004
  dbg_avail_force[0] (out)                                                                 0.0201      0.9300    0.0022      0.0359 r    (61.75,17.73)
  data arrival time                                                                                                          0.0359

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.0359
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4929



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_8_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_7_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0137     -0.0137

  i_img2_jtag_tap_idcode_reg_reg_8_/CP (DFSNQD1BWP16P90CPDILVT)                            0.0199      0.9300    0.0000     -0.0137 r    (42.60,8.78)      s, n
  i_img2_jtag_tap_idcode_reg_reg_8_/Q (DFSNQD1BWP16P90CPDILVT)                             0.0087      0.9420    0.0650      0.0513 f    (42.35,8.78)      s, n
  i_img2_jtag_tap_idcode_reg[8] (net)                                   1      0.0007
  copt_h_inst_1283/I (BUFFSKPD3BWP16P90CPD)                                                0.0087      0.9300    0.0001      0.0513 f    (41.76,8.21)
  copt_h_inst_1283/Z (BUFFSKPD3BWP16P90CPD)                                                0.0073      0.9420    0.0196      0.0710 f    (41.98,8.21)
  copt_net_215 (net)                                                    1      0.0007
  U434/A1 (INR2D1BWP16P90CPD)                                                              0.0073      0.9300    0.0001      0.0710 f    (41.75,7.66)
  U434/ZN (INR2D1BWP16P90CPD)                                                              0.0122      0.9420    0.0191      0.0901 f    (41.61,7.63)
  n269 (net)                                                            1      0.0010
  i_img2_jtag_tap_idcode_reg_reg_7_/D (DFCNQD1BWP16P90CPD)                                 0.0122      0.9300    0.0002      0.0903 f    (37.96,8.82)      s, n
  data arrival time                                                                                                          0.0903

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0048     -0.0048
  clock reconvergence pessimism                                                                                 -0.0083     -0.0131
  i_img2_jtag_tap_idcode_reg_reg_7_/CP (DFCNQD1BWP16P90CPD)                                0.0203      1.0700    0.0000     -0.0131 r    (39.63,8.78)      s, n
  clock uncertainty                                                                                              0.0530      0.0399
  library hold time                                                                                    1.0000    0.0251      0.0650
  data required time                                                                                                         0.0650
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0650
  data arrival time                                                                                                         -0.0903
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.0253



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0072      0.9420    0.0011      0.5011 f    (61.75,13.65)
  tdi (net)                                                             1      0.0008
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                           0.0072      0.9300    0.0001      0.5012 f    (60.51,14.54)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                           0.0101      0.9420    0.0180      0.5192 f    (60.36,14.54)     s
  net_net_126 (net)                                                     1      0.0008
  BINV_R_175/I (INVD1BWP16P90CPDULVT)                                                      0.0101      0.9300    0.0000      0.5192 f    (59.92,14.54)
  BINV_R_175/ZN (INVD1BWP16P90CPDULVT)                                                     0.0297      0.9420    0.0193      0.5385 r    (59.99,14.54)
  BUF_net_133 (net)                                                     2      0.0094
  BINV_R_174/I (CKND12BWP16P90CPDULVT)                                                     0.0297      0.9300    0.0012      0.5398 r    (58.66,13.39)
  BINV_R_174/ZN (CKND12BWP16P90CPDULVT)                                                    0.0322      0.9420    0.0249      0.5646 f    (58.65,13.39)
  dbg_dat_si[0] (net)                                                   1      0.1004
  dbg_dat_si[0] (out)                                                                      0.0356      0.9300    0.0121      0.5768 f    (61.75,12.45)
  data arrival time                                                                                                          0.5768

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.5768
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0238



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_31_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0470      0.9420    0.0184      0.5184 r    (61.75,11.49)
  trstn (net)                                                          22      0.0315
  i_img2_jtag_tap_idcode_reg_reg_31_/CDN (DFCNQD1BWP16P90CPD)                              0.0550      0.9300    0.0111      0.5295 r    (45.82,9.99)      s, n
  data arrival time                                                                                                          0.5295

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0049     -0.0049
  clock reconvergence pessimism                                                                                 -0.0000     -0.0049
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)                               0.0203      1.0700    0.0000     -0.0049 r    (46.65,9.94)      s, n
  clock uncertainty                                                                                              0.0530      0.0481
  library hold time                                                                                    1.0000    0.0553      0.1034
  data required time                                                                                                         0.1034
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.1034
  data arrival time                                                                                                         -0.5295
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4260



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0221     -0.0221

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0260      0.9300    0.0000     -0.0221 r    (58.44,19.15)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0211      0.9420    0.0613      0.0392 r    (58.19,19.15)     s, n
  n404 (net)                                                            2      0.0038
  HFSBUF_11_31/I (CKBD12BWP16P90CPDULVT)                                                   0.0211      0.9300    0.0004      0.0396 r    (58.92,19.15)
  HFSBUF_11_31/Z (CKBD12BWP16P90CPDULVT)                                                   0.0300      0.9420    0.0291      0.0687 r    (59.73,19.15)
  dbg_avail_force[0] (net)                                              1      0.1004
  dbg_avail_force[0] (out)                                                                 0.0320      0.9300    0.0089      0.0775 r    (61.75,17.73)
  data arrival time                                                                                                          0.0775

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.0775
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.5245



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_38_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_37_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0081     -0.0081

  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0091      0.9300    0.0000     -0.0081 r    (23.25,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_38_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0077      0.9270    0.0391      0.0311 f    (23.00,24.34)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[38] (net)                               1      0.0017
  copt_h_inst_1296/I (CKBD1BWP16P90CPD)                                                     0.0077      0.9300    0.0002      0.0312 f    (13.71,25.49)
  copt_h_inst_1296/Z (CKBD1BWP16P90CPD)                                                     0.0057      0.9270    0.0118      0.0430 f    (13.56,25.49)
  copt_net_228 (net)                                                     1      0.0006
  U370/A1 (INR2D1BWP16P90CPD)                                                               0.0057      0.9300    0.0000      0.0430 f    (13.31,25.46)
  U370/ZN (INR2D1BWP16P90CPD)                                                               0.0087      0.9270    0.0129      0.0559 f    (13.17,25.49)
  n331 (net)                                                             1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/D (DFCNQD1BWP16P90CPDILVT)                         0.0087      0.9300    0.0001      0.0560 f    (14.56,22.00)     s, n
  data arrival time                                                                                                           0.0560

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0016     -0.0016
  clock reconvergence pessimism                                                                                  -0.0060     -0.0076
  i_img2_jtag_pnp_jpnp_shift_reg_reg_37_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0093      1.0700    0.0000     -0.0076 r    (16.23,22.03)     s, n
  clock uncertainty                                                                                               0.0480      0.0404
  library hold time                                                                                     1.0000    0.0087      0.0490
  data required time                                                                                                          0.0491
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0491
  data arrival time                                                                                                          -0.0560
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0069



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0051      0.9270    0.0008      0.5008 f    (61.75,13.65)
  tdi (net)                                                              1      0.0008
  FTB_1__42/I (CKBD1BWP16P90CPD)                                                            0.0051      0.9300    0.0000      0.5009 f    (60.51,14.54)     s
  FTB_1__42/Z (CKBD1BWP16P90CPD)                                                            0.0067      0.9270    0.0117      0.5126 f    (60.36,14.54)     s
  net_net_126 (net)                                                      1      0.0008
  BINV_R_175/I (INVD1BWP16P90CPDULVT)                                                       0.0067      0.9300    0.0000      0.5126 f    (59.92,14.54)
  BINV_R_175/ZN (INVD1BWP16P90CPDULVT)                                                      0.0241      0.9270    0.0150      0.5276 r    (59.99,14.54)
  BUF_net_133 (net)                                                      2      0.0095
  BINV_R_174/I (CKND12BWP16P90CPDULVT)                                                      0.0241      0.9300    0.0007      0.5284 r    (58.66,13.39)
  BINV_R_174/ZN (CKND12BWP16P90CPDULVT)                                                     0.0262      0.9270    0.0198      0.5481 f    (58.65,13.39)
  dbg_dat_si[0] (net)                                                    1      0.1004
  dbg_dat_si[0] (out)                                                                       0.0278      0.9300    0.0073      0.5554 f    (61.75,12.45)
  data arrival time                                                                                                           0.5554

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5554
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0074



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_31_ (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0346      0.9270    0.0139      0.5139 r    (61.75,11.49)
  trstn (net)                                                           22      0.0314
  i_img2_jtag_tap_idcode_reg_reg_31_/CDN (DFCNQD1BWP16P90CPD)                               0.0388      0.9300    0.0068      0.5207 r    (45.82,9.99)      s, n
  data arrival time                                                                                                           0.5207

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0024     -0.0024
  clock reconvergence pessimism                                                                                  -0.0000     -0.0024
  i_img2_jtag_tap_idcode_reg_reg_31_/CP (DFCNQD1BWP16P90CPD)                                0.0155      1.0700    0.0000     -0.0024 r    (46.65,9.94)      s, n
  clock uncertainty                                                                                               0.0480      0.0456
  library hold time                                                                                     1.0000    0.0345      0.0802
  data required time                                                                                                          0.0802
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0802
  data arrival time                                                                                                          -0.5207
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4406



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_avail_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0155     -0.0155

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0204      0.9300    0.0000     -0.0155 r    (58.44,19.15)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0163      0.9270    0.0438      0.0283 r    (58.19,19.15)     s, n
  n404 (net)                                                             2      0.0039
  HFSBUF_11_31/I (CKBD12BWP16P90CPDULVT)                                                    0.0163      0.9300    0.0002      0.0285 r    (58.92,19.15)
  HFSBUF_11_31/Z (CKBD12BWP16P90CPDULVT)                                                    0.0247      0.9270    0.0230      0.0515 r    (59.73,19.15)
  dbg_avail_force[0] (net)                                               1      0.1004
  dbg_avail_force[0] (out)                                                                  0.0254      0.9300    0.0051      0.0566 r    (61.75,17.73)
  data arrival time                                                                                                           0.0566

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0566
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5085


1
