/** The set_gate_level_monitoring command explicitly turns **/
/** ON the internal nets monitoring **/
(SAIFILE
(SAIFVERSION "2.0")
(DIRECTION "backward")
(DESIGN )
(DATE "Sun Nov 29 19:38:13 2020")
(VENDOR "Synopsys, Inc")
(PROGRAM_NAME "VCS-Scirocco-MX Power Compiler")
(VERSION "1.0")
(DIVIDER / )
(TIMESCALE 100 ps)
(DURATION 2600.00)
(INSTANCE mips_processor_test
   (INSTANCE mips_processor_1
      (NET
         (clk
            (T0 1300) (T1 1300) (TX 0)
            (TC 51) (IG 0)
         )
         (reset
            (T0 2500) (T1 100) (TX 0)
            (TC 2) (IG 0)
         )
         (memwrite
            (T0 1900) (T1 700) (TX 0)
            (TC 2) (IG 0)
         )
         (start
            (T0 1000) (T1 1600) (TX 0)
            (TC 1) (IG 0)
         )
         (last_inst\[4\]
            (T0 0) (T1 1600) (TX 1000)
            (TC 0) (IG 0)
         )
         (last_inst\[3\]
            (T0 1600) (T1 0) (TX 1000)
            (TC 0) (IG 0)
         )
         (last_inst\[2\]
            (T0 0) (T1 1600) (TX 1000)
            (TC 0) (IG 0)
         )
         (last_inst\[1\]
            (T0 1600) (T1 0) (TX 1000)
            (TC 0) (IG 0)
         )
         (last_inst\[0\]
            (T0 1600) (T1 0) (TX 1000)
            (TC 0) (IG 0)
         )
         (waddr\[4\]
            (T0 400) (T1 1800) (TX 400)
            (TC 1) (IG 0)
         )
         (waddr\[3\]
            (T0 2000) (T1 200) (TX 400)
            (TC 2) (IG 0)
         )
         (waddr\[2\]
            (T0 2000) (T1 200) (TX 400)
            (TC 4) (IG 0)
         )
         (waddr\[1\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (waddr\[0\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[31\]
            (T0 2000) (T1 200) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[30\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[29\]
            (T0 2100) (T1 100) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[28\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[27\]
            (T0 2000) (T1 200) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[26\]
            (T0 2000) (T1 200) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[25\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[24\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[23\]
            (T0 300) (T1 1900) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[22\]
            (T0 2100) (T1 100) (TX 400)
            (TC 2) (IG 0)
         )
         (winst\[21\]
            (T0 2000) (T1 200) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[20\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[19\]
            (T0 2100) (T1 100) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[18\]
            (T0 100) (T1 2100) (TX 400)
            (TC 2) (IG 0)
         )
         (winst\[17\]
            (T0 100) (T1 2100) (TX 400)
            (TC 2) (IG 0)
         )
         (winst\[16\]
            (T0 2000) (T1 200) (TX 400)
            (TC 3) (IG 0)
         )
         (winst\[15\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[14\]
            (T0 300) (T1 1900) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[13\]
            (T0 2100) (T1 100) (TX 400)
            (TC 2) (IG 0)
         )
         (winst\[12\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[11\]
            (T0 400) (T1 1800) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[10\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[9\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[8\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[7\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[6\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[5\]
            (T0 200) (T1 2000) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[4\]
            (T0 2000) (T1 200) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[3\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[2\]
            (T0 1800) (T1 400) (TX 400)
            (TC 1) (IG 0)
         )
         (winst\[1\]
            (T0 2200) (T1 0) (TX 400)
            (TC 0) (IG 0)
         )
         (winst\[0\]
            (T0 2100) (T1 100) (TX 400)
            (TC 2) (IG 0)
         )
         (result_addr\[4\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result_addr\[3\]
            (T0 2100) (T1 500) (TX 0)
            (TC 1) (IG 0)
         )
         (result_addr\[2\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result_addr\[1\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result_addr\[0\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (isend
            (T0 600) (T1 1000) (TX 1000)
            (TC 1) (IG 0)
         )
         (result\[31\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[30\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[29\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[28\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[27\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[26\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[25\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[24\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[23\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[22\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[21\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[20\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[19\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[18\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[17\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[16\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[15\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[14\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[13\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[12\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[11\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[10\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[9\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[8\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[7\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[6\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[5\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[4\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[3\]
            (T0 2600) (T1 0) (TX 0)
            (TC 0) (IG 0)
         )
         (result\[2\]
            (T0 2100) (T1 500) (TX 0)
            (TC 1) (IG 0)
         )
         (result\[1\]
            (T0 2100) (T1 500) (TX 0)
            (TC 1) (IG 0)
         )
         (result\[0\]
            (T0 2100) (T1 500) (TX 0)
            (TC 1) (IG 0)
         )
      )
      (INSTANCE mux_2_1
         (NET
            (in_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[4\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 1) (IG 0)
            )
            (in_1\[3\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (in_1\[2\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (in_1\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[16\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[15\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[13\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[6\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[5\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[4\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (sel
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 1) (IG 0)
            )
            (out\[3\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (out\[2\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (out\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE task_end_test_1
         (NET
            (last_inst\[4\]
               (T0 0) (T1 1600) (TX 1000)
               (TC 0) (IG 0)
            )
            (last_inst\[3\]
               (T0 1600) (T1 0) (TX 1000)
               (TC 0) (IG 0)
            )
            (last_inst\[2\]
               (T0 0) (T1 1600) (TX 1000)
               (TC 0) (IG 0)
            )
            (last_inst\[1\]
               (T0 1600) (T1 0) (TX 1000)
               (TC 0) (IG 0)
            )
            (last_inst\[0\]
               (T0 1600) (T1 0) (TX 1000)
               (TC 0) (IG 0)
            )
            (pc\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[4\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 1) (IG 0)
            )
            (pc\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (pc\[2\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (pc\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (isend
               (T0 600) (T1 1000) (TX 1000)
               (TC 1) (IG 0)
            )
         )
      )
      (INSTANCE pc_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (pc_wenable
               (T0 2100) (T1 500) (TX 0)
               (TC 4) (IG 0)
            )
            (d\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[4\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 1) (IG 0)
            )
            (d\[3\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (d\[2\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (d\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (d\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[4\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 1) (IG 0)
            )
            (value\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[2\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (value\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE instruction_mem_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (memwrite
               (T0 1900) (T1 700) (TX 0)
               (TC 2) (IG 0)
            )
            (raddr\[4\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 1) (IG 0)
            )
            (raddr\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (raddr\[2\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (raddr\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (raddr\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (waddr\[4\]
               (T0 400) (T1 1800) (TX 400)
               (TC 1) (IG 0)
            )
            (waddr\[3\]
               (T0 2000) (T1 200) (TX 400)
               (TC 2) (IG 0)
            )
            (waddr\[2\]
               (T0 2000) (T1 200) (TX 400)
               (TC 4) (IG 0)
            )
            (waddr\[1\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (waddr\[0\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[31\]
               (T0 2000) (T1 200) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[30\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[29\]
               (T0 2100) (T1 100) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[28\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[27\]
               (T0 2000) (T1 200) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[26\]
               (T0 2000) (T1 200) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[25\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[24\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[23\]
               (T0 300) (T1 1900) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[22\]
               (T0 2100) (T1 100) (TX 400)
               (TC 2) (IG 0)
            )
            (wdata\[21\]
               (T0 2000) (T1 200) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[20\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[19\]
               (T0 2100) (T1 100) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[18\]
               (T0 100) (T1 2100) (TX 400)
               (TC 2) (IG 0)
            )
            (wdata\[17\]
               (T0 100) (T1 2100) (TX 400)
               (TC 2) (IG 0)
            )
            (wdata\[16\]
               (T0 2000) (T1 200) (TX 400)
               (TC 3) (IG 0)
            )
            (wdata\[15\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[14\]
               (T0 300) (T1 1900) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[13\]
               (T0 2100) (T1 100) (TX 400)
               (TC 2) (IG 0)
            )
            (wdata\[12\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[11\]
               (T0 400) (T1 1800) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[10\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[9\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[8\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[7\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[6\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[5\]
               (T0 200) (T1 2000) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[4\]
               (T0 2000) (T1 200) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[3\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[2\]
               (T0 1800) (T1 400) (TX 400)
               (TC 1) (IG 0)
            )
            (wdata\[1\]
               (T0 2200) (T1 0) (TX 400)
               (TC 0) (IG 0)
            )
            (wdata\[0\]
               (T0 2100) (T1 100) (TX 400)
               (TC 2) (IG 0)
            )
            (rdata\[31\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[30\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[29\]
               (T0 500) (T1 600) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[28\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[27\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[26\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[25\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[24\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[23\]
               (T0 800) (T1 300) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[22\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 2) (IG 0)
            )
            (rdata\[21\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[20\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[19\]
               (T0 500) (T1 600) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[18\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 2) (IG 0)
            )
            (rdata\[17\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 2) (IG 0)
            )
            (rdata\[16\]
               (T0 400) (T1 700) (TX 1500)
               (TC 3) (IG 0)
            )
            (rdata\[15\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[14\]
               (T0 800) (T1 300) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[13\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 2) (IG 0)
            )
            (rdata\[12\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[11\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[10\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[9\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[8\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[7\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[6\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[5\]
               (T0 700) (T1 400) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[4\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[3\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[2\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 1) (IG 0)
            )
            (rdata\[1\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (rdata\[0\]
               (T0 900) (T1 200) (TX 1500)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE adder_1
         (NET
            (op_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[4\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 1) (IG 0)
            )
            (op_1\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[2\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (op_1\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[2\]
               (T0 0) (T1 2600) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (op_2\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[4\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 1) (IG 0)
            )
            (result\[3\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (result\[2\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (result\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_pc
         (NET
            (in_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[4\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 1) (IG 0)
            )
            (in_1\[3\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (in_1\[2\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (in_1\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[2\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (sel
               (T0 600) (T1 1000) (TX 1000)
               (TC 1) (IG 0)
            )
            (out\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[2\]
               (T0 2300) (T1 300) (TX 0)
               (TC 6) (IG 0)
            )
            (out\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_inst
         (NET
            (in_1\[31\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[30\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 500) (T1 600) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[28\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[26\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[25\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 800) (T1 300) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[22\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 2) (IG 0)
            )
            (in_1\[21\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[20\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 500) (T1 600) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[18\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 2) (IG 0)
            )
            (in_1\[17\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 2) (IG 0)
            )
            (in_1\[16\]
               (T0 400) (T1 700) (TX 1500)
               (TC 3) (IG 0)
            )
            (in_1\[15\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 800) (T1 300) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[13\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 2) (IG 0)
            )
            (in_1\[12\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 1000) (T1 100) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[10\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 700) (T1 400) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[4\]
               (T0 400) (T1 700) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[3\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[2\]
               (T0 100) (T1 1000) (TX 1500)
               (TC 1) (IG 0)
            )
            (in_1\[1\]
               (T0 1100) (T1 0) (TX 1500)
               (TC 0) (IG 0)
            )
            (in_1\[0\]
               (T0 900) (T1 200) (TX 1500)
               (TC 2) (IG 0)
            )
            (in_2\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[2\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (sel
               (T0 600) (T1 1000) (TX 1000)
               (TC 1) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[22\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[18\]
               (T0 2100) (T1 500) (TX 0)
               (TC 4) (IG 0)
            )
            (out\[17\]
               (T0 2100) (T1 500) (TX 0)
               (TC 4) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 200) (TX 0)
               (TC 4) (IG 0)
            )
            (out\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[13\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2200) (T1 400) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[4\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[2\]
               (T0 2100) (T1 500) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE if_id_reg_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (if_id_wenable
               (T0 1100) (T1 1500) (TX 0)
               (TC 3) (IG 0)
            )
            (if_id_flush
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[4\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (pc_4\[3\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (pc_4\[2\]
               (T0 2300) (T1 300) (TX 0)
               (TC 6) (IG 0)
            )
            (pc_4\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (pc_4\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[31\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[29\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[27\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[26\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[23\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[22\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[21\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[19\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[18\]
               (T0 2100) (T1 500) (TX 0)
               (TC 4) (IG 0)
            )
            (inst\[17\]
               (T0 2100) (T1 500) (TX 0)
               (TC 4) (IG 0)
            )
            (inst\[16\]
               (T0 2400) (T1 200) (TX 0)
               (TC 4) (IG 0)
            )
            (inst\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[14\]
               (T0 2300) (T1 300) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[13\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[11\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[5\]
               (T0 2200) (T1 400) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[4\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[2\]
               (T0 2100) (T1 500) (TX 0)
               (TC 2) (IG 0)
            )
            (inst\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (inst\[0\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (value\[63\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[62\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[61\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[60\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[59\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[58\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[57\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[56\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[55\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[54\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[53\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[52\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[51\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[50\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[49\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[48\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[47\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[46\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[45\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[44\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[43\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[42\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[41\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[40\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[39\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[38\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[37\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[36\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[35\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[34\]
               (T0 2000) (T1 400) (TX 200)
               (TC 6) (IG 0)
            )
            (value\[33\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[32\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[31\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[29\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[27\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[26\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[23\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[22\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[21\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[19\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[18\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[17\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[16\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE register_files_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (regwrite
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (raddr_0\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (raddr_0\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (raddr_0\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (raddr_0\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (raddr_0\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (raddr_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (raddr_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (raddr_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (raddr_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (raddr_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (waddr\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (waddr\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (waddr\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (waddr\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (waddr\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
            (result_addr\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result_addr\[3\]
               (T0 2100) (T1 500) (TX 0)
               (TC 1) (IG 0)
            )
            (result_addr\[2\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result_addr\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result_addr\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (wdata\[31\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[30\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[29\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[28\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[27\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[26\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[25\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[24\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[23\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[22\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[21\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[20\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[19\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[18\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[17\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[16\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[15\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[14\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[13\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[12\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[11\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[10\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[9\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[8\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[7\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[6\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[5\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[4\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (wdata\[3\]
               (T0 1800) (T1 200) (TX 600)
               (TC 4) (IG 1)
            )
            (wdata\[2\]
               (T0 1700) (T1 300) (TX 600)
               (TC 2) (IG 2)
            )
            (wdata\[1\]
               (T0 1700) (T1 300) (TX 600)
               (TC 4) (IG 1)
            )
            (wdata\[0\]
               (T0 1600) (T1 400) (TX 600)
               (TC 2) (IG 2)
            )
            (rdata_0\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_0\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_0\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[31\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[30\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[29\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[28\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[27\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[26\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[25\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[24\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[23\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[22\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[21\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[20\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[19\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[18\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[17\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[16\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[15\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[14\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[13\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[12\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[11\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[10\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[9\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (result\[2\]
               (T0 2100) (T1 500) (TX 0)
               (TC 1) (IG 0)
            )
            (result\[1\]
               (T0 2100) (T1 500) (TX 0)
               (TC 1) (IG 0)
            )
            (result\[0\]
               (T0 2100) (T1 500) (TX 0)
               (TC 1) (IG 0)
            )
         )
      )
      (INSTANCE sign_extend_1
         (NET
            (in\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE control_1
         (NET
            (opcode\[5\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (opcode\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (opcode\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (opcode\[2\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (opcode\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (opcode\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[8\]
               (T0 100) (T1 2300) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[7\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (ctl_signal\[5\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[4\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[3\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[2\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (ctl_signal\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (ctl_signal\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_ctl
         (NET
            (in_1\[8\]
               (T0 100) (T1 2300) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[7\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[4\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[3\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[2\]
               (T0 200) (T1 2200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[8\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[5\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[4\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[3\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[2\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (sel
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[8\]
               (T0 400) (T1 2200) (TX 0)
               (TC 5) (IG 0)
            )
            (out\[7\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (out\[6\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[4\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (out\[2\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (out\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE id_ex_reg_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (id_ex_flush
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (id_ex_wenable
               (T0 1000) (T1 1600) (TX 0)
               (TC 1) (IG 0)
            )
            (wb\[1\]
               (T0 400) (T1 2200) (TX 0)
               (TC 5) (IG 0)
            )
            (wb\[0\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (m\[2\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (m\[1\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (m\[0\]
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (ex\[3\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (ex\[2\]
               (T0 500) (T1 2100) (TX 0)
               (TC 3) (IG 0)
            )
            (ex\[1\]
               (T0 2600) (T1 0) (TX 0)
               (TC 0) (IG 0)
            )
            (ex\[0\]
               (T0 2400) (T1 200) (TX 0)
               (TC 2) (IG 0)
            )
            (pc_4\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (pc_4\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (pc_4\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 6) (IG 0)
            )
            (pc_4\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pc_4\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_0\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_0\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_0\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (inst_15_0_ext\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_0_ext\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_0_ext\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_25_21\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_25_21\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_25_21\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_25_21\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_25_21\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_20_16\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_20_16\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_20_16\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (inst_20_16\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (inst_20_16\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (inst_15_11\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_11\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_11\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (inst_15_11\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (inst_15_11\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[151\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (value\[150\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[149\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[148\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[147\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[146\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[145\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[144\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[143\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[142\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[141\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[140\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[139\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[138\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[137\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[136\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[135\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[134\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[133\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[132\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[131\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[130\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[129\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[128\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[127\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[126\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[125\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[124\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[123\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[122\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[121\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[120\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[119\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[118\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[117\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[116\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[115\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[114\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[113\]
               (T0 2000) (T1 400) (TX 200)
               (TC 6) (IG 0)
            )
            (value\[112\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[111\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[110\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[109\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[108\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[107\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[106\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[105\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[104\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[103\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[102\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[101\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[100\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[99\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[98\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[97\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[96\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[95\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[94\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[93\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[92\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[91\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[90\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[89\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[88\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[87\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[86\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[85\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[84\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[83\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[82\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[81\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[80\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[79\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[78\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[77\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[76\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[75\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[74\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[73\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[72\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[71\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[70\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[69\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[68\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[67\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[66\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[65\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[64\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[63\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[62\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[61\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[60\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[59\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[58\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[57\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[56\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[55\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[54\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[53\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[52\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[51\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[50\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[49\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[48\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[47\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[46\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[45\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[44\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[43\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[42\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[41\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[40\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[39\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[38\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[37\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[36\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[35\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[34\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[33\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[32\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[29\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[28\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[26\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[20\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[19\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[17\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[15\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[12\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[11\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[10\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[8\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[7\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[6\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[5\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE shift_left_2_1
         (NET
            (in\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (in\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[15\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[6\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[2\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE adder_2
         (NET
            (op_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 6) (IG 0)
            )
            (op_1\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[16\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[15\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[13\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[6\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[4\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[2\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[16\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[15\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[13\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[6\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[5\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[4\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE mux_3_1
         (NET
            (in_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[31\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[30\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[29\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[28\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[27\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[26\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[25\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[24\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[23\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[22\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[21\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[20\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[19\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[18\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[17\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[16\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[15\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[14\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[13\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[12\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[11\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[10\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[9\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[8\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[7\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[6\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[5\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[4\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[3\]
               (T0 1800) (T1 200) (TX 600)
               (TC 4) (IG 1)
            )
            (in_2\[2\]
               (T0 1700) (T1 300) (TX 600)
               (TC 2) (IG 2)
            )
            (in_2\[1\]
               (T0 1700) (T1 300) (TX 600)
               (TC 4) (IG 1)
            )
            (in_2\[0\]
               (T0 1600) (T1 400) (TX 600)
               (TC 2) (IG 2)
            )
            (in_3\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (in_3\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (sel\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (sel\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[1\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[0\]
               (T0 1800) (T1 600) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE mux_3_2
         (NET
            (in_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[31\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[30\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[29\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[28\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[27\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[26\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[25\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[24\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[23\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[22\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[21\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[20\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[19\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[18\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[17\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[16\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[15\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[14\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[13\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[12\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[11\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[10\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[9\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[8\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[7\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[6\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[5\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[4\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (in_2\[3\]
               (T0 1800) (T1 200) (TX 600)
               (TC 4) (IG 1)
            )
            (in_2\[2\]
               (T0 1700) (T1 300) (TX 600)
               (TC 2) (IG 2)
            )
            (in_2\[1\]
               (T0 1700) (T1 300) (TX 600)
               (TC 4) (IG 1)
            )
            (in_2\[0\]
               (T0 1600) (T1 400) (TX 600)
               (TC 2) (IG 2)
            )
            (in_3\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_3\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (in_3\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_3\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (sel\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (sel\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (out\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (out\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_alu_op_2
         (NET
            (in_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[14\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[13\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[11\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (sel
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[2\]
               (T0 1800) (T1 600) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE alu_1
         (NET
            (alu_ctl\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_ctl\[2\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_ctl\[1\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (alu_ctl\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_1\[4\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[1\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (op_1\[0\]
               (T0 1800) (T1 600) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (op_2\[2\]
               (T0 1800) (T1 600) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (op_2\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (result\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (result\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (result\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (zero_flag
               (T0 600) (T1 1800) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE alu_control_1
         (NET
            (alu_op\[1\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (alu_op\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (func_code\[5\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (func_code\[4\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (func_code\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (func_code\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 2) (IG 0)
            )
            (func_code\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (func_code\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (alu_ctl\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_ctl\[2\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_ctl\[1\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (alu_ctl\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_rd
         (NET
            (in_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (in_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (sel
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (out\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (out\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (out\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (out\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (out\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
         )
      )
      (INSTANCE ex_mem_reg_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (zero_flag
               (T0 600) (T1 1800) (TX 200)
               (TC 2) (IG 0)
            )
            (ex_mem_wenable
               (T0 1000) (T1 1600) (TX 0)
               (TC 1) (IG 0)
            )
            (ex_mem_flush
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wb\[1\]
               (T0 1100) (T1 1300) (TX 200)
               (TC 5) (IG 0)
            )
            (wb\[0\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 3) (IG 0)
            )
            (m\[2\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (m\[1\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (m\[0\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (alu_result\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (alu_result\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (rdata_1\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (rdata_1\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata_1\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (bran_addr\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[16\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[15\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[13\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[6\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[5\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[4\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (bran_addr\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (bran_addr\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (bran_addr\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (bran_addr\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (reg_dst_addr\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (reg_dst_addr\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (reg_dst_addr\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (reg_dst_addr\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (reg_dst_addr\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
            (value\[106\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 5) (IG 0)
            )
            (value\[105\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[104\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[103\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[102\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[101\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[100\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[99\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[98\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[97\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[96\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[95\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[94\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[93\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[92\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[91\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[90\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[89\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[88\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[87\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[86\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[85\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[84\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[83\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[82\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[81\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[80\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[79\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[78\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[77\]
               (T0 2000) (T1 400) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[76\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[75\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[74\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[73\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[72\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[71\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[70\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[69\]
               (T0 1500) (T1 900) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[68\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[67\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[66\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[65\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[64\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[63\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[62\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[61\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[60\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[59\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[58\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[57\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[56\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[55\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[54\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[53\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[52\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[51\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[50\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[49\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[48\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[47\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[46\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[45\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[44\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[43\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[42\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[41\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[40\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[39\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[38\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[37\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[36\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[35\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[34\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[33\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[32\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[8\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[7\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[6\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[5\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
         )
      )
      (INSTANCE branch_1
         (NET
            (zero_flag
               (T0 1500) (T1 900) (TX 200)
               (TC 3) (IG 0)
            )
            (branch
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (pcsrc
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE data_mem_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (memwrite
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (memread
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (addr\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (addr\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (addr\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (addr\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (addr\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (wdata\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (wdata\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (wdata\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (wdata\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (wdata\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (rdata\[31\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[30\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[29\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[28\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[27\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[26\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[25\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[24\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[23\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[22\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[21\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[20\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[19\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[18\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[17\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[16\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[15\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[14\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[13\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[12\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[11\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[10\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[9\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[8\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[7\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[6\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[5\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[4\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[3\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[2\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[1\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (rdata\[0\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
         )
      )
      (INSTANCE mem_wb_reg_1
         (NET
            (clk
               (T0 1300) (T1 1300) (TX 0)
               (TC 51) (IG 0)
            )
            (reset
               (T0 2500) (T1 100) (TX 0)
               (TC 2) (IG 0)
            )
            (mem_wb_wenable
               (T0 1000) (T1 1600) (TX 0)
               (TC 1) (IG 0)
            )
            (wb\[1\]
               (T0 1200) (T1 1200) (TX 200)
               (TC 5) (IG 0)
            )
            (wb\[0\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 3) (IG 0)
            )
            (mrdata\[31\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[30\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[29\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[28\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[27\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[26\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[25\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[24\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[23\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[22\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[21\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[20\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[19\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[18\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[17\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[16\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[15\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[14\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[13\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[12\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[11\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[10\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[9\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[8\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[7\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[6\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[5\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[4\]
               (T0 100) (T1 0) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[3\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[2\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[1\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (mrdata\[0\]
               (T0 0) (T1 100) (TX 2500)
               (TC 0) (IG 0)
            )
            (alu_result\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (alu_result\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (alu_result\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (alu_result\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (reg_dst_addr\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (reg_dst_addr\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (reg_dst_addr\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (reg_dst_addr\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (reg_dst_addr\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
            (value\[70\]
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (value\[69\]
               (T0 1400) (T1 1000) (TX 200)
               (TC 3) (IG 0)
            )
            (value\[68\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[67\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[66\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[65\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[64\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[63\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[62\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[61\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[60\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[59\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[58\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[57\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[56\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[55\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[54\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[53\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[52\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[51\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[50\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[49\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[48\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[47\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[46\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[45\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[44\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[43\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[42\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[41\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (value\[40\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (value\[39\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (value\[38\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (value\[37\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (value\[36\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[35\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[34\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[33\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[32\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[9\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[8\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[7\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[6\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[5\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (value\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (value\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (value\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
         )
      )
      (INSTANCE mux_2_3
         (NET
            (in_1\[31\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[30\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[29\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[28\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[27\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[26\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[25\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[24\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[23\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[22\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[21\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[20\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[19\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[18\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[17\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[16\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[15\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[14\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[13\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[12\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[11\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[10\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[9\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[8\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[7\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[6\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[5\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[4\]
               (T0 1000) (T1 0) (TX 1600)
               (TC 0) (IG 1)
            )
            (in_1\[3\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (in_1\[2\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (in_1\[1\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (in_1\[0\]
               (T0 900) (T1 100) (TX 1600)
               (TC 1) (IG 0)
            )
            (in_2\[31\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[30\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[29\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[28\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[27\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[26\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[25\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[24\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[23\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[22\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[21\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[20\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[19\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[18\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[17\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[16\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[15\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[14\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[13\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[12\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[11\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[10\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[9\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[8\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[7\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[6\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[5\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (in_2\[4\]
               (T0 2100) (T1 300) (TX 200)
               (TC 2) (IG 0)
            )
            (in_2\[3\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[2\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[1\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (in_2\[0\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (sel
               (T0 1400) (T1 1000) (TX 200)
               (TC 3) (IG 0)
            )
            (out\[31\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[30\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[29\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[28\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[27\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[26\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[25\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[24\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[23\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[22\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[21\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[20\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[19\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[18\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[17\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[16\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[15\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[14\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[13\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[12\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[11\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[10\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[9\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[8\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[7\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[6\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[5\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[4\]
               (T0 2000) (T1 0) (TX 600)
               (TC 0) (IG 3)
            )
            (out\[3\]
               (T0 1800) (T1 200) (TX 600)
               (TC 4) (IG 1)
            )
            (out\[2\]
               (T0 1700) (T1 300) (TX 600)
               (TC 2) (IG 2)
            )
            (out\[1\]
               (T0 1700) (T1 300) (TX 600)
               (TC 4) (IG 1)
            )
            (out\[0\]
               (T0 1600) (T1 400) (TX 600)
               (TC 2) (IG 2)
            )
         )
      )
      (INSTANCE hazard_detection_unit_1
         (NET
            (if_id_rs\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (if_id_rs\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (if_id_rs\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (if_id_rs\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (if_id_rs\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (if_id_rt\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (if_id_rt\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (if_id_rt\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (if_id_rt\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (if_id_rt\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_rt\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (id_ex_rt\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (id_ex_rt\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_rt\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_rt\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_memread
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (pcwrite
               (T0 100) (T1 2300) (TX 200)
               (TC 2) (IG 0)
            )
            (if_id_write
               (T0 100) (T1 2300) (TX 200)
               (TC 2) (IG 0)
            )
            (set_ctl_zero
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
         )
      )
      (INSTANCE forwarding_unit_1
         (NET
            (id_ex_rs\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (id_ex_rs\[3\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (id_ex_rs\[2\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (id_ex_rs\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (id_ex_rs\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (id_ex_rt\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (id_ex_rt\[3\]
               (T0 2300) (T1 100) (TX 200)
               (TC 2) (IG 0)
            )
            (id_ex_rt\[2\]
               (T0 1900) (T1 500) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_rt\[1\]
               (T0 2000) (T1 400) (TX 200)
               (TC 4) (IG 0)
            )
            (id_ex_rt\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (ex_mem_rd\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (ex_mem_rd\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (ex_mem_rd\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (ex_mem_rd\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (ex_mem_rd\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
            (mem_wb_rd\[4\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (mem_wb_rd\[3\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (mem_wb_rd\[2\]
               (T0 2100) (T1 300) (TX 200)
               (TC 4) (IG 0)
            )
            (mem_wb_rd\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 2) (IG 0)
            )
            (mem_wb_rd\[0\]
               (T0 2100) (T1 300) (TX 200)
               (TC 6) (IG 0)
            )
            (ex_mem_regw
               (T0 1200) (T1 1200) (TX 200)
               (TC 5) (IG 0)
            )
            (mem_wb_regw
               (T0 1300) (T1 1100) (TX 200)
               (TC 5) (IG 0)
            )
            (forward_a\[1\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (forward_a\[0\]
               (T0 2200) (T1 200) (TX 200)
               (TC 4) (IG 0)
            )
            (forward_b\[1\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
            (forward_b\[0\]
               (T0 2400) (T1 0) (TX 200)
               (TC 0) (IG 0)
            )
         )
      )
   )
)
)
