OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_512x64.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x96.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_256x96.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_32x64.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_32x64.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x7.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x7.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x15.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x15.lef
[INFO ODB-0222] Reading LEF file: /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x96.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/fakeram45_64x96.lef
[WARNING STA-0337] port 'mem_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_v_i[0]' not found.
[WARNING STA-0337] port 'mem_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_yumi_i[0]' not found.
[WARNING STA-0337] port 'mem_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_data_resp_ready_o[0]' not found.
[WARNING STA-0337] port 'mem_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'mem_data_cmd_v_o[0]' not found.
[WARNING STA-0337] port 'cmt_rd_w_v_o[0]' not found.
[WARNING STA-0337] port 'cmt_rd_w_v_o[0]' not found.
[WARNING STA-0337] port 'cmt_mem_w_v_o[0]' not found.
[WARNING STA-0337] port 'cmt_mem_w_v_o[0]' not found.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 4 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There are 690 unconstrained endpoints.
number instances in verilog is 136617
[INFO IFP-0001] Added 771 rows of 5683 site FreePDK45_38x28_10R_NP_162NW_34O with height 1.
[INFO RSZ-0026] Removed 12532 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------
Warning: There are 4 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There are 690 unconstrained endpoints.

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -162161.81

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -80.74

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -80.74

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1074_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1074_/CK (DFF_X1)
     1    5.00    0.01    0.08    0.08 v me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/_1074_/Q (DFF_X1)
                                         me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/ram_data_i_r[0] (net)
                  0.01    0.00    0.08 v me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/wd_in[0] (fakeram45_256x96)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ me/genblk1_0__bp_cce_top/bp_cce/pc_inst_ram/cce_inst_ram/macro_mem/mem/clk (fakeram45_256x96)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: me/network/data_cmd_channel/_23746_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ me/network/data_cmd_channel/_23746_/CK (DFF_X1)
     4    6.65    0.02    0.10    0.10 ^ me/network/data_cmd_channel/_23746_/Q (DFF_X1)
                                         me/network/data_cmd_channel/genblk7_0__adapter_out.state_r[1] (net)
                  0.02    0.00    0.10 ^ me/network/data_cmd_channel/_12904_/A (INV_X1)
     6    8.84    0.01    0.02    0.12 v me/network/data_cmd_channel/_12904_/ZN (INV_X1)
                                         me/network/data_cmd_channel/_08883_ (net)
                  0.01    0.00    0.12 v me/network/data_cmd_channel/_12906_/A1 (NOR2_X1)
   595  956.31    4.44    4.86    4.98 ^ me/network/data_cmd_channel/_12906_/ZN (NOR2_X1)
                                         me/network/data_cmd_channel/genblk7_0__adapter_out.v_o (net)
                  4.44    0.00    4.98 ^ rof1_0__core/fe/icache_1/_14952_/B1 (AOI22_X1)
   515  766.85   13.42   30.36   35.34 v rof1_0__core/fe/icache_1/_14952_/ZN (AOI22_X1)
                                         rof1_0__core/fe/icache_1/_08959_ (net)
                 13.42    0.00   35.34 v rof1_0__core/fe/icache_1/_14983_/A (INV_X1)
   513  849.41    0.00   50.08   85.42 ^ rof1_0__core/fe/icache_1/_14983_/ZN (INV_X1)
                                         rof1_0__core/fe/icache_1/_08985_ (net)
                  0.00    0.00   85.42 ^ rof1_0__core/fe/icache_1/_22827_/A2 (NAND2_X1)
     1    1.52    0.06    0.01   85.43 v rof1_0__core/fe/icache_1/_22827_/ZN (NAND2_X1)
                                         rof1_0__core/fe/icache_1/_05122_ (net)
                  0.06    0.00   85.43 v rof1_0__core/fe/icache_1/_22830_/A (OAI21_X1)
     1    5.00    1.13    0.05   85.49 ^ rof1_0__core/fe/icache_1/_22830_/ZN (OAI21_X1)
                                         rof1_0__core/fe/icache_1/write_mux_butterfly.data_o[144] (net)
                  1.69    0.00   85.49 ^ rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem/wd_in[16] (fakeram45_512x64)
                                 85.49   data arrival time

                  0.00    4.80    4.80   clock CLK (rise edge)
                          0.00    4.80   clock network delay (ideal)
                          0.00    4.80   clock reconvergence pessimism
                                  4.80 ^ rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem/clk (fakeram45_512x64)
                         -0.05    4.75   library setup time
                                  4.75   data required time
-----------------------------------------------------------------------------
                                  4.75   data required time
                                -85.49   data arrival time
-----------------------------------------------------------------------------
                                -80.74   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: me/network/data_cmd_channel/_23746_
            (rising edge-triggered flip-flop clocked by CLK)
Endpoint: rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ me/network/data_cmd_channel/_23746_/CK (DFF_X1)
     4    6.65    0.02    0.10    0.10 ^ me/network/data_cmd_channel/_23746_/Q (DFF_X1)
                                         me/network/data_cmd_channel/genblk7_0__adapter_out.state_r[1] (net)
                  0.02    0.00    0.10 ^ me/network/data_cmd_channel/_12904_/A (INV_X1)
     6    8.84    0.01    0.02    0.12 v me/network/data_cmd_channel/_12904_/ZN (INV_X1)
                                         me/network/data_cmd_channel/_08883_ (net)
                  0.01    0.00    0.12 v me/network/data_cmd_channel/_12906_/A1 (NOR2_X1)
   595  956.31    4.44    4.86    4.98 ^ me/network/data_cmd_channel/_12906_/ZN (NOR2_X1)
                                         me/network/data_cmd_channel/genblk7_0__adapter_out.v_o (net)
                  4.44    0.00    4.98 ^ rof1_0__core/fe/icache_1/_14952_/B1 (AOI22_X1)
   515  766.85   13.42   30.36   35.34 v rof1_0__core/fe/icache_1/_14952_/ZN (AOI22_X1)
                                         rof1_0__core/fe/icache_1/_08959_ (net)
                 13.42    0.00   35.34 v rof1_0__core/fe/icache_1/_14983_/A (INV_X1)
   513  849.41    0.00   50.08   85.42 ^ rof1_0__core/fe/icache_1/_14983_/ZN (INV_X1)
                                         rof1_0__core/fe/icache_1/_08985_ (net)
                  0.00    0.00   85.42 ^ rof1_0__core/fe/icache_1/_22827_/A2 (NAND2_X1)
     1    1.52    0.06    0.01   85.43 v rof1_0__core/fe/icache_1/_22827_/ZN (NAND2_X1)
                                         rof1_0__core/fe/icache_1/_05122_ (net)
                  0.06    0.00   85.43 v rof1_0__core/fe/icache_1/_22830_/A (OAI21_X1)
     1    5.00    1.13    0.05   85.49 ^ rof1_0__core/fe/icache_1/_22830_/ZN (OAI21_X1)
                                         rof1_0__core/fe/icache_1/write_mux_butterfly.data_o[144] (net)
                  1.69    0.00   85.49 ^ rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem/wd_in[16] (fakeram45_512x64)
                                 85.49   data arrival time

                  0.00    4.80    4.80   clock CLK (rise edge)
                          0.00    4.80   clock network delay (ideal)
                          0.00    4.80   clock reconvergence pessimism
                                  4.80 ^ rof1_0__core/fe/icache_1/data_mem_banks_2__data_mem_bank/macro_mem/mem/clk (fakeram45_512x64)
                         -0.05    4.75   library setup time
                                  4.75   data required time
-----------------------------------------------------------------------------
                                  4.75   data required time
                                -85.49   data arrival time
-----------------------------------------------------------------------------
                                -80.74   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.25e-02   4.18e-03   1.48e-03   3.81e-02  20.1%
Combinational          5.11e-02   1.54e-02   2.32e-03   6.88e-02  36.2%
Macro                  6.75e-02   6.35e-05   1.56e-02   8.32e-02  43.8%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-01   1.96e-02   1.94e-02   1.90e-01 100.0%
                          79.5%      10.3%      10.2%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 520060 u^2 45% utilization.

Elapsed time: 0:09.49[h:]min:sec. CPU time: user 9.32 sys 0.17 (99%). Peak memory: 594052KB.
