{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490989621362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490989621366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 15:47:01 2017 " "Processing started: Fri Mar 31 15:47:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490989621366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989621366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989621366 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490989621708 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(310) " "Verilog HDL information at project.v(310): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 310 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490989629565 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project.v(888) " "Verilog HDL information at project.v(888): always construct contains both blocking and non-blocking assignments" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 888 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1490989629566 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project.v 12 12 " "Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomizer3 " "Found entity 2: randomizer3" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "3 randomizer18 " "Found entity 3: randomizer18" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "6 dummy " "Found entity 6: dummy" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "7 blue " "Found entity 7: blue" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "8 green " "Found entity 8: green" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 745 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "9 red " "Found entity 9: red" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "10 yellow " "Found entity 10: yellow" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "11 cyan " "Found entity 11: cyan" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""} { "Info" "ISGN_ENTITY_NAME" "12 purple " "Found entity 12: purple" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1490989629570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490989629581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629619 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1490989629619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "project.v" "VGA" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629620 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629635 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1490989629635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629700 ""}  } { { "vga_adapter.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490989629700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989629743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989629783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989629826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989629866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629882 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1490989629882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989629913 ""}  } { { "vga_pll.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490989629913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989629922 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1490989629922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "project.v" "d0" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_wht project.v(301) " "Verilog HDL or VHDL warning at project.v(301): object \"temp_wht\" assigned a value but never read" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1490989629928 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 project.v(316) " "Verilog HDL assignment warning at project.v(316): truncated value with size 8 to match size of target (3)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 project.v(317) " "Verilog HDL assignment warning at project.v(317): truncated value with size 8 to match size of target (3)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 project.v(318) " "Verilog HDL assignment warning at project.v(318): truncated value with size 8 to match size of target (3)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 project.v(319) " "Verilog HDL assignment warning at project.v(319): truncated value with size 8 to match size of target (3)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 project.v(320) " "Verilog HDL assignment warning at project.v(320): truncated value with size 8 to match size of target (3)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 project.v(349) " "Verilog HDL assignment warning at project.v(349): truncated value with size 13 to match size of target (7)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629930 "|project|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizer3 datapath:d0\|randomizer3:r3 " "Elaborating entity \"randomizer3\" for hierarchy \"datapath:d0\|randomizer3:r3\"" {  } { { "project.v" "r3" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 project.v(175) " "Verilog HDL assignment warning at project.v(175): truncated value with size 3 to match size of target (2)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989629974 "|project|datapath:d0|randomizer3:r3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizer18 datapath:d0\|randomizer18:r18 " "Elaborating entity \"randomizer18\" for hierarchy \"datapath:d0\|randomizer18:r18\"" {  } { { "project.v" "r18" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989629999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red datapath:d0\|red:mod4 " "Elaborating entity \"red\" for hierarchy \"datapath:d0\|red:mod4\"" {  } { { "project.v" "mod4" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630044 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR project.v(793) " "Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630045 "|project|datapath:d0|red:mod4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "failed project.v(793) " "Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable \"failed\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630045 "|project|datapath:d0|red:mod4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Finished project.v(793) " "Verilog HDL Always Construct warning at project.v(793): inferring latch(es) for variable \"Finished\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630046 "|project|datapath:d0|red:mod4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG project.v(787) " "Output port \"LEDG\" at project.v(787) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 787 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630046 "|project|datapath:d0|red:mod4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Finished project.v(793) " "Inferred latch for \"Finished\" at project.v(793)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630047 "|project|datapath:d0|red:mod4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failed project.v(793) " "Inferred latch for \"failed\" at project.v(793)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630047 "|project|datapath:d0|red:mod4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] project.v(793) " "Inferred latch for \"LEDR\[0\]\" at project.v(793)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 793 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630047 "|project|datapath:d0|red:mod4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blue datapath:d0\|blue:mod1 " "Elaborating entity \"blue\" for hierarchy \"datapath:d0\|blue:mod1\"" {  } { { "project.v" "mod1" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630084 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 project.v(721) " "Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630086 "|project|datapath:d0|blue:mod1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 project.v(721) " "Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630086 "|project|datapath:d0|blue:mod1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR project.v(721) " "Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630086 "|project|datapath:d0|blue:mod1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum project.v(721) " "Verilog HDL Always Construct warning at project.v(721): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630086 "|project|datapath:d0|blue:mod1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] project.v(708) " "Output port \"LEDR\[9..8\]\" at project.v(708) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 708 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630087 "|project|datapath:d0|blue:mod1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG project.v(709) " "Output port \"LEDG\" at project.v(709) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 709 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630088 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] project.v(721) " "Inferred latch for \"sum\[0\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630088 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] project.v(721) " "Inferred latch for \"sum\[1\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630088 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] project.v(721) " "Inferred latch for \"sum\[2\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] project.v(721) " "Inferred latch for \"sum\[3\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] project.v(721) " "Inferred latch for \"sum\[4\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[5\] project.v(721) " "Inferred latch for \"sum\[5\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[6\] project.v(721) " "Inferred latch for \"sum\[6\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[7\] project.v(721) " "Inferred latch for \"sum\[7\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630089 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[8\] project.v(721) " "Inferred latch for \"sum\[8\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] project.v(721) " "Inferred latch for \"LEDR\[0\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] project.v(721) " "Inferred latch for \"LEDR\[1\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] project.v(721) " "Inferred latch for \"LEDR\[2\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] project.v(721) " "Inferred latch for \"LEDR\[3\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] project.v(721) " "Inferred latch for \"LEDR\[4\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] project.v(721) " "Inferred latch for \"LEDR\[5\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630090 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] project.v(721) " "Inferred latch for \"LEDR\[6\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] project.v(721) " "Inferred latch for \"LEDR\[7\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] project.v(721) " "Inferred latch for \"LEDR\[10\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] project.v(721) " "Inferred latch for \"LEDR\[11\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] project.v(721) " "Inferred latch for \"LEDR\[12\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] project.v(721) " "Inferred latch for \"LEDR\[13\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630091 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] project.v(721) " "Inferred latch for \"LEDR\[14\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] project.v(721) " "Inferred latch for \"LEDR\[15\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[16\] project.v(721) " "Inferred latch for \"LEDR\[16\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[17\] project.v(721) " "Inferred latch for \"LEDR\[17\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] project.v(721) " "Inferred latch for \"num2\[0\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] project.v(721) " "Inferred latch for \"num2\[1\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630092 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] project.v(721) " "Inferred latch for \"num2\[2\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] project.v(721) " "Inferred latch for \"num2\[3\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] project.v(721) " "Inferred latch for \"num2\[4\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] project.v(721) " "Inferred latch for \"num2\[5\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[6\] project.v(721) " "Inferred latch for \"num2\[6\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[7\] project.v(721) " "Inferred latch for \"num2\[7\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] project.v(721) " "Inferred latch for \"num1\[0\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630093 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] project.v(721) " "Inferred latch for \"num1\[1\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] project.v(721) " "Inferred latch for \"num1\[2\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] project.v(721) " "Inferred latch for \"num1\[3\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] project.v(721) " "Inferred latch for \"num1\[4\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] project.v(721) " "Inferred latch for \"num1\[5\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] project.v(721) " "Inferred latch for \"num1\[6\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630094 "|project|datapath:d0|blue:mod1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] project.v(721) " "Inferred latch for \"num1\[7\]\" at project.v(721)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 721 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630095 "|project|datapath:d0|blue:mod1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "green datapath:d0\|green:mod2 " "Elaborating entity \"green\" for hierarchy \"datapath:d0\|green:mod2\"" {  } { { "project.v" "mod2" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630130 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 project.v(761) " "Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630132 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 project.v(761) " "Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630132 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR project.v(761) " "Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630132 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDG project.v(761) " "Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable \"LEDG\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630132 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "prod project.v(761) " "Verilog HDL Always Construct warning at project.v(761): inferring latch(es) for variable \"prod\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630132 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] project.v(748) " "Output port \"LEDR\[17..8\]\" at project.v(748) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 748 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630133 "|project|datapath:d0|green:mod2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] project.v(749) " "Output port \"LEDG\[7..3\]\" at project.v(749) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 749 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630133 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[0\] project.v(761) " "Inferred latch for \"prod\[0\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[1\] project.v(761) " "Inferred latch for \"prod\[1\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[2\] project.v(761) " "Inferred latch for \"prod\[2\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[3\] project.v(761) " "Inferred latch for \"prod\[3\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[4\] project.v(761) " "Inferred latch for \"prod\[4\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[5\] project.v(761) " "Inferred latch for \"prod\[5\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[6\] project.v(761) " "Inferred latch for \"prod\[6\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[7\] project.v(761) " "Inferred latch for \"prod\[7\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630134 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[8\] project.v(761) " "Inferred latch for \"prod\[8\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[9\] project.v(761) " "Inferred latch for \"prod\[9\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[10\] project.v(761) " "Inferred latch for \"prod\[10\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[11\] project.v(761) " "Inferred latch for \"prod\[11\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prod\[12\] project.v(761) " "Inferred latch for \"prod\[12\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] project.v(761) " "Inferred latch for \"LEDG\[0\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] project.v(761) " "Inferred latch for \"LEDG\[1\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] project.v(761) " "Inferred latch for \"LEDG\[2\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] project.v(761) " "Inferred latch for \"LEDR\[0\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630135 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] project.v(761) " "Inferred latch for \"LEDR\[1\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] project.v(761) " "Inferred latch for \"LEDR\[2\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] project.v(761) " "Inferred latch for \"LEDR\[3\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] project.v(761) " "Inferred latch for \"LEDR\[4\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] project.v(761) " "Inferred latch for \"LEDR\[5\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] project.v(761) " "Inferred latch for \"LEDR\[6\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] project.v(761) " "Inferred latch for \"LEDR\[7\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] project.v(761) " "Inferred latch for \"num2\[0\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] project.v(761) " "Inferred latch for \"num2\[1\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630136 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] project.v(761) " "Inferred latch for \"num2\[2\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] project.v(761) " "Inferred latch for \"num1\[0\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] project.v(761) " "Inferred latch for \"num1\[1\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] project.v(761) " "Inferred latch for \"num1\[2\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] project.v(761) " "Inferred latch for \"num1\[3\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] project.v(761) " "Inferred latch for \"num1\[4\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] project.v(761) " "Inferred latch for \"num1\[5\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] project.v(761) " "Inferred latch for \"num1\[6\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] project.v(761) " "Inferred latch for \"num1\[7\]\" at project.v(761)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 761 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630137 "|project|datapath:d0|green:mod2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellow datapath:d0\|yellow:mod6 " "Elaborating entity \"yellow\" for hierarchy \"datapath:d0\|yellow:mod6\"" {  } { { "project.v" "mod6" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630160 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 project.v(825) " "Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630161 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 project.v(825) " "Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630161 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ans project.v(825) " "Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable \"ans\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630162 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR project.v(825) " "Verilog HDL Always Construct warning at project.v(825): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630162 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..13\] project.v(817) " "Output port \"LEDR\[17..13\]\" at project.v(817) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 817 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630162 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] project.v(817) " "Output port \"LEDR\[6\]\" at project.v(817) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 817 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630162 "|project|datapath:d0|yellow:mod6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG project.v(818) " "Output port \"LEDG\" at project.v(818) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 818 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630162 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] project.v(825) " "Inferred latch for \"LEDR\[0\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] project.v(825) " "Inferred latch for \"LEDR\[1\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] project.v(825) " "Inferred latch for \"LEDR\[2\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] project.v(825) " "Inferred latch for \"LEDR\[3\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] project.v(825) " "Inferred latch for \"LEDR\[4\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] project.v(825) " "Inferred latch for \"LEDR\[5\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] project.v(825) " "Inferred latch for \"LEDR\[7\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] project.v(825) " "Inferred latch for \"LEDR\[8\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] project.v(825) " "Inferred latch for \"LEDR\[9\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] project.v(825) " "Inferred latch for \"LEDR\[10\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] project.v(825) " "Inferred latch for \"LEDR\[11\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630163 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] project.v(825) " "Inferred latch for \"LEDR\[12\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] project.v(825) " "Inferred latch for \"num2\[0\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] project.v(825) " "Inferred latch for \"num2\[1\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] project.v(825) " "Inferred latch for \"num2\[2\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] project.v(825) " "Inferred latch for \"num2\[3\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] project.v(825) " "Inferred latch for \"num2\[4\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] project.v(825) " "Inferred latch for \"num2\[5\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] project.v(825) " "Inferred latch for \"num1\[0\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] project.v(825) " "Inferred latch for \"num1\[1\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] project.v(825) " "Inferred latch for \"num1\[2\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] project.v(825) " "Inferred latch for \"num1\[3\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] project.v(825) " "Inferred latch for \"num1\[4\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630164 "|project|datapath:d0|yellow:mod6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] project.v(825) " "Inferred latch for \"num1\[5\]\" at project.v(825)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 825 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630165 "|project|datapath:d0|yellow:mod6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyan datapath:d0\|cyan:mod3 " "Elaborating entity \"cyan\" for hierarchy \"datapath:d0\|cyan:mod3\"" {  } { { "project.v" "mod3" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630194 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR project.v(856) " "Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630196 "|project|datapath:d0|cyan:mod3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "failed project.v(856) " "Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable \"failed\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630196 "|project|datapath:d0|cyan:mod3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Finished project.v(856) " "Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable \"Finished\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630196 "|project|datapath:d0|cyan:mod3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ans project.v(856) " "Verilog HDL Always Construct warning at project.v(856): inferring latch(es) for variable \"ans\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630196 "|project|datapath:d0|cyan:mod3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG project.v(850) " "Output port \"LEDG\" at project.v(850) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 850 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630197 "|project|datapath:d0|cyan:mod3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Finished project.v(856) " "Inferred latch for \"Finished\" at project.v(856)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630198 "|project|datapath:d0|cyan:mod3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "failed project.v(856) " "Inferred latch for \"failed\" at project.v(856)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630198 "|project|datapath:d0|cyan:mod3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[17\] project.v(856) " "Inferred latch for \"LEDR\[17\]\" at project.v(856)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 856 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630198 "|project|datapath:d0|cyan:mod3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "purple datapath:d0\|purple:mod5 " "Elaborating entity \"purple\" for hierarchy \"datapath:d0\|purple:mod5\"" {  } { { "project.v" "mod5" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630233 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Xord project.v(888) " "Verilog HDL Always Construct warning at project.v(888): inferring latch(es) for variable \"Xord\", which holds its previous value in one or more paths through the always construct" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 888 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1490989630234 "|project|datapath:d0|purple:mod5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG project.v(881) " "Output port \"LEDG\" at project.v(881) has no driver" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 881 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1490989630235 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[0\] project.v(899) " "Inferred latch for \"Xord\[0\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630236 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[1\] project.v(899) " "Inferred latch for \"Xord\[1\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630236 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[2\] project.v(899) " "Inferred latch for \"Xord\[2\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630236 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[3\] project.v(899) " "Inferred latch for \"Xord\[3\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630236 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[4\] project.v(899) " "Inferred latch for \"Xord\[4\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630236 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[5\] project.v(899) " "Inferred latch for \"Xord\[5\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630237 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[6\] project.v(899) " "Inferred latch for \"Xord\[6\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630237 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[7\] project.v(899) " "Inferred latch for \"Xord\[7\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630237 "|project|datapath:d0|purple:mod5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xord\[8\] project.v(899) " "Inferred latch for \"Xord\[8\]\" at project.v(899)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 899 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630237 "|project|datapath:d0|purple:mod5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "project.v" "c0" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 project.v(528) " "Verilog HDL assignment warning at project.v(528): truncated value with size 7 to match size of target (6)" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1490989630259 "|project|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project.v(593) " "Verilog HDL Case Statement warning at project.v(593): incomplete case statement has no default case item" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 593 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1490989630260 "|project|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "project.v(593) " "Verilog HDL Case Statement information at project.v(593): all case item expressions in this case statement are onehot" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 593 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1490989630260 "|project|control:c0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "datapath:d0\|green:mod2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"datapath:d0\|green:mod2\|Mult0\"" {  } { { "project.v" "Mult0" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1490989630798 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1490989630798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Instantiated megafunction \"datapath:d0\|green:mod2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1490989630819 ""}  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1490989630819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nbh " "Found entity 1: add_sub_nbh" {  } { { "db/add_sub_nbh.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_nbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989630877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630883 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vch " "Found entity 1: add_sub_vch" {  } { { "db/add_sub_vch.tdf" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/db/add_sub_vch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490989630921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989630921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "datapath:d0\|green:mod2\|lpm_mult:Mult0\|altshift:external_latency_ffs datapath:d0\|green:mod2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"datapath:d0\|green:mod2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 775 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989630932 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1490989631099 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "project.v" "" { Text "/cmshome/yinlinha/Documents/CSCB58/project2/project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1490989631210 "|project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1490989631210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490989631263 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1490989631775 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/yinlinha/Documents/CSCB58/project2/output_files/project.map.smsg " "Generated suppressed messages file /cmshome/yinlinha/Documents/CSCB58/project2/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989631824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490989632115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490989632115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "680 " "Implemented 680 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490989632274 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490989632274 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490989632274 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1490989632274 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1490989632274 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490989632274 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1297 " "Peak virtual memory: 1297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490989632339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 15:47:12 2017 " "Processing ended: Fri Mar 31 15:47:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490989632339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490989632339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490989632339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490989632339 ""}
