// Seed: 880733570
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  logic id_7;
  assign id_7 = {id_6, -1};
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input tri id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    input uwire id_16,
    input wire id_17,
    input wor id_18,
    input tri id_19,
    input wand id_20,
    output wand id_21,
    input uwire id_22
    , id_34,
    input tri id_23,
    input uwire id_24,
    output supply1 id_25,
    output tri id_26,
    input wire id_27,
    output uwire id_28,
    input tri0 id_29,
    input supply1 id_30,
    output wire id_31,
    output wire id_32
);
  assign id_15 = -1'b0;
  module_0 modCall_1 (
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34
  );
endmodule
