[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74AVC2T45DCUR production of TEXAS INSTRUMENTS from the text:B1DIR5\n7A12\nVCCA VCCBB26A231 8\nVCCA VCCB\nGND4VCCA VCCB\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017\nSN74AVC2T45 2-Bit,DualSupply, BusTransceiver\nWithConfigurable Level-Shifting andTranslation\n11Features\n1•Available intheTexas Instruments NanoFree ™\nPackage\n•VCCIsolation Feature: IfEither VCCInput Isat\nGND, Both Ports AreintheHigh-Impedance State\n•Dual Supply RailDesign\n•I/Os Are4.6-V Over Voltage Tolerant\n•IoffSupports Partial-Power-Down Mode Operation\n•Max Data Rates\n–500Mbps (1.8Vto3.3V)\n–320Mbps (<1.8Vto3.3V)\n–320Mbps (Level-Shifting to2.5Vor1.8V)\n–280Mbps (Level-Shifting to1.5V)\n–240Mbps (Level-Shifting to1.2V)\n•Latch-Up Performance Exceeds 100mAPer\nJESD 78,Class II\n•ESD Protection Exceeds JESD 22\n2Applications\n•Smartphones\n•Servers\n•Desktop PCs andNotebooks\n•Other Portable Devices3Description\nThis 2-bit non-inverting bus transceiver uses two\nseparate configurable power-supply rails. The Aports\naredesigned totrack VCCAand accepts any supply\nvoltage from 1.2Vto3.6V.TheBports aredesigned\ntotrack VCCBand accepts any supply voltage from\n1.2Vto3.6V.This allows foruniversal low-voltage\nbidirectional translation and level-shifting between\nany ofthe 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V\nvoltage nodes.\nThe SN74AVC2T45 isdesigned forasynchronous\ncommunication between two data buses. The logic\nlevels ofthedirection-control (DIR pin) input activate\neither theB-port outputs ortheA-port outputs. The\ndevice transmits data from theAbus totheBbus\nwhen theB-port outputs areactivated andfrom theB\nbus tothe Abus when the A-port outputs are\nactivated. The input circuitry onboth Aand Bports\nalways isactive andmust have alogic HIGH orLOW\nlevel applied toprevent excess leakage current on\ntheinternal CMOS structure.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nSN74AVC2T45DCT SM8 (8) 2.95 mm×2.80 mm\nSN74AVC2T45DCU VSSOP (8) 2.30 mm×2.00 mm\nSN74AVC2T45YZP DSBGA (8) 1.89 mm×0.89 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLogic Diagram (Positive Logic)\n(1) Pinnumbers arefortheDCT andDCU packages only.\n2SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ..................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 6\n6.6 Switching Characteristics: VCCA=1.2V................... 7\n6.7 Switching Characteristics: VCCA=1.5V±0.1V........ 7\n6.8 Switching Characteristics: VCCA=1.8V±0.15 V......8\n6.9 Switching Characteristics: VCCA=2.5V±0.2V........ 8\n6.10 Switching Characteristics: VCCA=3.3V±0.3V......9\n6.11 Operating Characteristics ........................................ 9\n6.12 Typical Characteristics .......................................... 10\n7Parameter Measurement Information ................ 12\n8Detailed Description ............................................ 138.1 Overview ................................................................. 13\n8.2 Functional Block Diagram ....................................... 13\n8.3 Feature Description ................................................. 14\n8.4 Device Functional Modes ........................................ 14\n9Application andImplementation ........................ 15\n9.1 Application Information ............................................ 15\n9.2 Typical Applications ................................................ 15\n10Power Supply Recommendations ..................... 18\n11Layout ................................................................... 18\n11.1 Layout Guidelines ................................................. 18\n11.2 Layout Example .................................................... 18\n12Device andDocumentation Support ................. 19\n12.1 Documentation Support ........................................ 19\n12.2 Receiving Notification ofDocumentation Updates 19\n12.3 Community Resources .......................................... 19\n12.4 Trademarks ........................................................... 19\n12.5 Electrostatic Discharge Caution ............................ 19\n12.6 Glossary ................................................................ 19\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 19\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision K(April 2015) toRevision L Page\n•Changed data sheet title......................................................................................................................................................... 1\n•Changed YZP package pinout diagram tobottom view ......................................................................................................... 3\n•Added Type column toPinFunctions table ........................................................................................................................... 3\n•Added Junction temperature, TJ............................................................................................................................................. 4\n•Added Receiving Notification ofDocumentation Updates andCommunity Resources ...................................................... 19\nChanges from Revision J(June 2007) toRevision K Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n1  2  \nD  \nC  \nB  \nA  \nNot to scaleGND DIR\nA2 B2\nA1 B1\nVCCA VCCB\nA1\nA2VCCA\nB1\nB2\nGNDVCCB\nDIR1\n2\n3\n48\n7\n6\n5\n3SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nDCT orDCU Package\n8-Pin SM8 orVSSOP\nTopViewYZP Package\n8-Pin DSBGA\nBottom View\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAMENO.\n(SM8,\nVSSOP)NO.\n(DSBGA)\nVCCA 1 A1 — Supply Voltage A\nVCCB 8 A2 — Supply Voltage B\nGND 4 D1 — Ground\nA1 2 B1 I/O Output orinput depending onstate ofDIR. Output level depends onVCCA.\nA2 3 C1 I/O Output orinput depending onstate ofDIR. Output level depends onVCCA.\nB1 7 B2 I/O Output orinput depending onstate ofDIR. Output level depends onVCCB.\nB2 6 C2 I/O Output orinput depending onstate ofDIR. Output level depends onVCCB.\nDIR 5 D2 I Direction Pin,Connect toGND ortoVCCA\n4SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Theoutput positive-voltage rating may beexceeded upto4.6Vmaximum iftheoutput current ratings areobserved.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCCA\nVCCBSupply voltage –0.5 4.6 V\nVI Input voltage(2)IOports (Aport) –0.5 4.6\nV IOports (Bport) –0.5 4.6\nControl inputs –0.5 4.6\nVOVoltage applied toanyoutput inthehigh-impedance orpower-\noffstate(2)Aport –0.5 4.6\nV\nBport –0.5 4.6\nVO Voltage applied toanyoutput inthehigh orlowstate(2)(3)Aport –0.5 VCCA+0.5\nV\nBport –0.5 VCCB+0.5\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current ±50 mA\nContinuous current through VCCA, VCCB, orGND ±100 mA\nTJ Junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±8000\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±1000\nMachine Model (MM), PerJEDEC specification JESD22-A115-A ±200\n5SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) Allunused data inputs ofthedevice must beheld atVCCIorGND toensure proper device operation. SeeImplications ofSlow or\nFloating CMOS Inputs ,SCBA004.\n(2) ForVCCIvalues notspecified inthedata sheet, VIHmin=VCCI×0.7V,VILmax =VCCI×0.3V.\n(3) ForVCCIvalues notspecified inthedata sheet, VIHmin=VCCA×0.7V,VILmax =VCCA×0.3V.\n(4) VCCIisthevoltage associated with theinput portsupply VCCA orVCCB.\n(5) VCCOisthevoltage associated with theoutput portsupply VCCA orVCCB.6.3 Recommended Operating Conditions\nSee(1)(2)(3)\nVCCI(4)VCCO(5)MIN MAX UNIT\nVCCA Supply voltage 1.2 3.6 V\nVCCB Supply voltage 1.2 3.6 V\nVIHHigh-level\ninput voltageData inputs(2)1.2Vto1.95 VVCCI(4)×\n0.65\nV1.95 Vto2.7V 1.6\n2.7Vto3.6V 2\nVILLow-level\ninput voltageData inputs(2)1.2Vto1.95 VVCCI(4)×\n0.35\nV1.95 Vto2.7V 0.7\n2.7Vto3.6V 0.8\nVIHHigh-level\ninput voltageDIR\n(referenced toVCCA)(3)1.2Vto1.95 V VCCA×0.65\nV 1.95 Vto2.7V 1.6\n2.7Vto3.6V 2\nVILLow-level\ninput voltageDIR\n(referenced toVCCA)(3)1.2Vto1.95 V VCCA×0.35\nV 1.95 Vto2.7V 0.7\n2.7Vto3.6V 0.8\nVI Input voltage 0 3.6 V\nVO Output voltageActive state 0 VCCO(5)\nV\n3-state 0 3.6\nIOH High-level output current1.2V –3\nmA1.4Vto1.6V –6\n1.65 Vto1.95 V –8\n2.3Vto2.7V –9\n3Vto3.6V –12\nIOL Low-level output current1.2V 3\nmA1.4Vto1.6V 6\n1.65 Vto1.95 V 8\n2.3Vto2.7V 9\n3Vto3.6V 12\nΔt/Δv Input transition riseorfallrate 5 ns/V\nTA Operating free-air temperature –40 85 °C\n6SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)SN74AVC2T45\nUNIT DCT (SSOP) DCU (VSSOP) YZP (DSBGA)\n8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 194.4 199.3 105.8 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 124.7 76.2 1.6 °C/W\nRθJB Junction-to-board thermal resistance 106.8 80.6 10.8 °C/W\nψJT Junction-to-top characterization parameter 49.8 7.1 3.1 °C/W\nψJB Junction-to-board characterization parameter 105.8 80.1 10.8 °C/W\n(1) VCCOisthevoltage associated with theoutput portsupply VCCA orVCCB.\n(2) VCCIisthevoltage associated with theinput portsupply VCCA orVCCB.\n(3) VOH:Output High Voltage; VOL:Output Low Voltage; IOZ:Hi-Z Output Current; ICCA:Supply ACurrent; ICCB:Supply BCurrent6.5 Electrical Characteristics\nover recommended operating free-air temperature range (unless otherwise noted)(1)(2)\nPARAMETER TEST CONDITIONS VCCA VCCBTA=25°C –40°Cto+85°C\nUNIT\nMIN TYP MAX MIN MAX\nVOH(3)IOH=–100µA\nVI=VIH1.2Vto3.6V 1.2Vto3.6V VCCO –0.2V\nVIOH=–3mA 1.2V 1.2V 0.95\nIOH=–6mA 1.4V 1.4V 1.05\nIOH=–8mA 1.65 V 1.65 V 1.2\nIOH=–9mA 2.3V 2.3V 1.75\nIOH=–12mA 3V 3V 2.3\nVOL(3)IOL=100µA\nVI=VIL1.2Vto3.6V 1.2Vto3.6V 0.2\nVIOL=3mA 1.2V 1.2V 0.25\nIOL=6mA 1.4V 1.4V 0.35\nIOL=8mA 1.65 V 1.65 V 0.45\nIOL=9mA 2.3V 2.3V 0.55\nIOL=12mA 3V 3V 0.7\nII DIR VI=VCCAorGND 1.2Vto3.6V 1.2Vto3.6V ±0.025 ±0.25 ±1 µA\nIoffAport\nVIorVO=0to3.6V0V 0to3.6V ±0.1 ±1 ±5\nµA\nBport 0to3.6V 0V ±0.1 ±1 ±5\nIOZ(3)Bport VO=VCCOorGND,\nVI=VCCIorGND0V 3.6V ±0.5 ±2.5 ±5\nµA\nAport 3.6V 0V ±0.5 ±2.5 ±5\nICCA(3)VI=VCCIorGND, IO=01.2Vto3.6V 1.2Vto3.6V 10\nµA 0V 3.6V –2\n3.6V 0V 10\nICCB(3)VI=VCCIorGND, IO=01.2Vto3.6V 1.2Vto3.6V 10\nµA 0V 3.6V 10\n3.6V 0V –2\nICCA+ICCB\n(see Table 1)VI=VCCIorGND, IO=0 1.2Vto3.6V 1.2Vto3.6V 20 µA\nCIControl\ninputsVI=3.3VorGND 3.3V 3.3V 2.5 pF\nCioAorB\nportVO=3.3VorGND 3.3V 3.3V 6 pF\n7SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) tPLH:Low-to-high Propagation Delay; tPHL:High-to-Low Propagation Delay; tPHZ:High-to-Hi-Z Propagation Delay; tPLZ:Low-to-Hi-Z\nPropagation Delay; tPZH:Hi-Z-to-High Propagation Delay; tPZL:Hi-Z-to-Low Propagation Delay\n(2) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.6.6 Switching Characteristics: VCCA=1.2V\nover recommended operating free-air temperature range, VCCA=1.2V(see Figure 11)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCCB=1.2V VCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3V\nUNIT\nTYP TYP TYP TYP TYP\ntPLH(1)\nA B3.1 2.6 2.4 2.2 2.2\nns\ntPHL(1)3.1 2.6 2.4 2.2 2.2\ntPLH(1)\nB A3.4 3.1 3 2.9 2.9\nns\ntPHL(1)3.4 3.1 3 2.9 2.9\ntPHZ(1)\nDIR A5.2 5.2 5.1 5 4.8\nns\ntPLZ(1)5.2 5.2 5.1 5 4.8\ntPHZ(1)\nDIR B5 4 3.8 2.8 3.2\nns\ntPLZ(1)5 4 3.8 2.8 3.2\ntPZH(1)(2)\nDIR A8.4 7.1 6.8 5.7 6.1\nns\ntPZL(1)(2)8.4 7.1 6.8 5.7 6.1\ntPZH(1)(2)\nDIR B8.3 7.8 7.5 7.2 7\nns\ntPZL(1)(2)8.3 7.8 7.5 7.2 7\n(1) tPLH:Low-to-high Propagation Delay; tPHL:High-to-Low Propagation Delay; tPHZ:High-to-Hi-Z Propagation Delay; tPLZ:Low-to-Hi-Z\nPropagation Delay; tPZH:Hi-Z-to-High Propagation Delay; tPZL:Hi-Z-to-Low Propagation Delay\n(2) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.6.7 Switching Characteristics: VCCA=1.5V±0.1V\nover recommended operating free-air temperature range, VCCA=1.5V±0.1V(see Figure 11)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCCB=1.2VVCCB=1.5V\n±0.1VVCCB=1.8V\n±0.15 VVCCB=2.5V\n±0.2VVCCB=3.3V\n±0.3V UNIT\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH(1)\nA B2.8 0.7 5.4 0.5 4.6 0.4 3.7 0.3 3.5\nns\ntPHL(1)2.8 0.7 5.4 0.5 4.6 0.4 3.7 0.3 3.5\ntPLH(1)\nB A2.7 0.8 5.4 0.7 5.2 0.6 4.9 0.5 4.7\nns\ntPHL(1)2.7 0.8 5.4 0.7 5.2 0.6 4.9 0.5 4.7\ntPHZ(1)\nDIR A3.9 1.3 8.5 1.3 7.8 1.1 7.7 1.4 7.6\nns\ntPLZ(1)3.9 1.3 8.5 1.3 7.8 1.1 7.7 1.4 7.6\ntPHZ(1)\nDIR B4.7 1.1 7 1.4 6.9 1.2 6.9 1.7 7.1\nns\ntPLZ(1)4.7 1.1 7 1.4 6.9 1.2 6.9 1.7 7.1\ntPZH(1)(2)\nDIR A7.4 12.4 12.1 11.8 11.8\nns\ntPZL(1)(2)7.4 12.4 12.1 11.8 11.8\ntPZH(1)(2)\nDIR B6.7 13.9 12.4 11.4 11.1\nns\ntPZL(1)(2)6.7 13.9 12.4 11.4 11.1\n8SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) tPLH:Low-to-high Propagation Delay; tPHL:High-to-Low Propagation Delay; tPHZ:High-to-Hi-Z Propagation Delay; tPLZ:Low-to-Hi-Z\nPropagation Delay; tPZH:Hi-Z-to-High Propagation Delay; tPZL:Hi-Z-to-Low Propagation Delay\n(2) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.6.8 Switching Characteristics: VCCA=1.8V±0.15 V\nover recommended operating free-air temperature range, VCCA=1.8V±0.15 V(see Figure 11)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCCB=1.2VVCCB=1.5V\n±0.1VVCCB=1.8V\n±0.15 VVCCB=2.5V\n±0.2VVCCB=3.3V\n±0.3V UNIT\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH(1)\nA B2.7 0.5 5.2 0.4 4.3 0.2 3.4 0.2 3.1\nns\ntPHL(1)2.7 0.5 5.2 0.4 4.3 0.2 3.4 0.2 3.1\ntPLH(1)\nB A2.4 0.7 4.7 0.5 4.4 0.5 4 0.4 3.8\nns\ntPHL(1)2.4 0.7 4.7 0.5 4.4 0.5 4 0.4 3.8\ntPHZ(1)\nDIR A3.7 1.3 8.1 0.7 6.9 1.4 5.3 1.1 5.2\nns\ntPLZ(1)3.7 1.3 8.1 0.7 6.9 1.4 5.3 1.1 5.2\ntPHZ(1)\nDIR B4.4 1.3 5.8 1.3 5.9 0.8 5.7 1.5 5.9\nns\ntPLZ(1)4.4 1.3 5.8 1.3 5.9 0.8 5.7 1.5 5.9\ntPZH(1)(2)\nDIR A6.8 10.5 10.3 9.7 9.7\nns\ntPZL(1)(2)6.8 10.5 10.3 9.7 9.7\ntPZH(1)(2)\nDIR B6.4 13.3 11.2 8.7 8.3\nns\ntPZL(1)(2)6.4 13.3 11.2 8.7 8.3\n(1) tPLH:Low-to-high Propagation Delay; tPHL:High-to-Low Propagation Delay; tPHZ:High-to-Hi-Z Propagation Delay; tPLZ:Low-to-Hi-Z\nPropagation Delay; tPZH:Hi-Z-to-High Propagation Delay; tPZL:Hi-Z-to-Low Propagation Delay\n(2) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.6.9 Switching Characteristics: VCCA=2.5V±0.2V\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(see Figure 11)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCCB=1.2VVCCB=1.5V\n±0.1VVCCB=1.8V\n±0.15 VVCCB=2.5V\n±0.2VVCCB=3.3V\n±0.3V UNIT\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH(1)\nA B2.6 0.4 4.9 0.2 4 0.2 3 0.2 2.6\nns\ntPHL(1)2.6 0.4 4.9 0.2 4 0.2 3 0.2 2.6\ntPLH(1)\nB A2.1 0.6 3.8 0.5 3.4 0.4 3 0.3 2.8\nns\ntPHL(1)2.1 0.6 3.8 0.5 3.4 0.4 3 0.3 2.8\ntPHZ(1)\nDIR A2.4 0.7 7.9 0.8 6.4 0.8 5 0.5 4.3\nns\ntPLZ(1)2.4 0.7 7.9 0.8 6.4 0.8 5 0.5 4.3\ntPHZ(1)\nDIR B3.8 1 4.3 0.6 4.3 0.5 4.2 1.1 4.1\nns\ntPLZ(1)3.8 1 4.3 0.6 4.3 0.5 4.2 1.1 4.1\ntPZH(1)(2)\nDIR A5.9 8.5 7.7 7.2 6.9\nns\ntPZL(1)(2)5.9 8.5 7.7 7.2 6.9\ntPZH(1)(2)\nDIR B5 12.8 10.4 8 6.9\nns\ntPZL(1)(2)5 12.8 10.4 8 6.9\n9SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) tPLH:Low-to-high Propagation Delay; tPHL:High-to-Low Propagation Delay; tPHZ:High-to-Hi-Z Propagation Delay; tPLZ:Low-to-Hi-Z\nPropagation Delay; tPZH:Hi-Z-to-High Propagation Delay; tPZL:Hi-Z-to-Low Propagation Delay\n(2) Theenable time isacalculated value, derived using theformula shown inthesection.6.10 Switching Characteristics: VCCA=3.3V±0.3V\nover recommended operating free-air temperature range, VCCA=3.3V±0.3V(see Figure 11)\nPARAMETERFROM\n(INPUT)TO\n(OUTPUT)VCCB=1.2VVCCB=1.5V\n±0.1VVCCB=1.8V\n±0.15 VVCCB=2.5V\n±0.2VVCCB=3.3V\n±0.3V UNIT\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH(1)\nA B2.5 0.3 4.7 0.2 3.8 0.2 2.8 0.2 2.4\nns\ntPHL(1)2.5 0.3 4.7 0.2 3.8 0.2 2.8 0.2 2.4\ntPLH(1)\nB A2.1 0.6 3.6 0.4 3.1 0.3 2.6 0.3 2.4\nns\ntPHL(1)2.1 0.6 3.6 0.4 3.1 0.3 2.6 0.3 2.4\ntPHZ(1)\nDIR A2.9 1.1 8 1 6.5 1.3 4.7 1.2 4\nns\ntPLZ(1)2.9 1.1 8 1 6.5 1.3 4.7 1.2 4\ntPHZ(1)\nDIR B3.4 0.5 6.6 0.3 5.6 0.3 4.6 1.1 4.2\nns\ntPLZ(1)3.4 0.5 6.6 0.3 5.6 0.3 4.6 1.1 4.2\ntPZH(1)(2)\nDIR A5.5 10.2 8.7 7.2 6.6\nns\ntPZL(1)(2)5.5 10.2 8.7 7.2 6.6\ntPZH(1)(2)\nDIR B5.4 12.7 10.3 7.5 6.4\nns\ntPZL(1)(2)5.4 12.7 10.3 7.5 6.4\n(1) Power-dissipation capacitance pertransceiver\n(2) tr:Rise time; tf:Falltime6.11 Operating Characteristics\nTA=25°C\nPARAMETERTEST\nCONDITIONSVCCA=\nVCCB=1.2VVCCA=\nVCCB=1.5VVCCA=\nVCCB=1.8VVCCA=\nVCCB=2.5VVCCA=\nVCCB=3.3V UNIT\nTYP TYP TYP TYP TYP\nCpdA(1)A-port input,\nB-port output CL=0,\nf=10MHz,\ntr(2)=tf(2)=1ns3 3 3 3 4\npF\nB-port input,\nA-port output12 13 13 14 15\nCpdB(1)A-port input,\nB-port output CL=0,\nf=10MHz,\ntr(2)=tf(2)=1ns12 13 13 14 15\npF\nB-port input,\nA-port output3 3 3 3 4\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n10SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated6.12 Typical Characteristics\nTable 1.Typical Total Static Power Consumption (ICCA+ICCB)\nVCCBVCCAUNIT\n0V 1.2V 1.5V 1.8V 2.5V 3.3V\n0V 0 <0.5 <0.5 <0.5 <0.5 <0.5\nµA1.2V <0.5 <1 <1 <1 <1 1\n1.5V <0.5 <1 <1 <1 <1 1\n1.8V <0.5 <1 <1 <1 <1 <1\n2.5V <0.5 1 <1 <1 <1 <1\n3.3V <0.5 1 <1 <1 <1 <1\n6.12.1 Typical Propagation Delay (AtoB)vsLoad Capacitance, TA=25°C,VCCA=1.2V\nFigure 1.Typical A-to-B Propagation Delay, Low toHigh Figure 2.Typical A-to-B Propagation Delay, High toLow\n6.12.2 Typical Propagation Delay (AtoB)vsLoad Capacitance, TA=25°C,VCCA=1.5V\nFigure 3.Typical A-to-B Propagation Delay, Low toHigh Figure 4.Typical A-to-B Propagation Delay, High toLow\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50 60tPHL - ns\nCL - pFVCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n11SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated6.12.3 Typical Propagation Delay (A-to-B) vsLoad Capacitance, TA=25°C,VCCA=1.8V\nFigure 5.Typical A-to-B Propagation Delay, Low toHigh Figure 6.Typical A-to-B Propagation Delay, High toLow\n6.12.4 Typical Propagation Delay (AtoB)vsLoad Capacitance, TA=25°C,VCCA=2.5V\nFigure 7.Typical A-to-B Propagation Delay, Low toHigh Figure 8.Typical A-to-B Propagation Delay, High toLow\n6.12.5 Typical Propagation Delay (AtoB)vsLoad Capacitance, TA=25°C,VCCA=3.3V\nFigure 9.Typical A-to-B Propagation Delay, Low toHigh Figure 10.Typical A-to-B Propagation Delay, High toLow\nVOHVOLFrom Output\n/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZrUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS12 × VCCO\nOpen\nGND\nRLRL\ntPLH tPHLOutput\nControl\n(low-level\nenabling)\nOutput\nWaveform 1\nS1 at 2 × VCCO\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)tPZL\ntPZHtPLZ\ntPHZVCCA/2 VCCA/2\nVCCI/2 V CCI/2VCCI\n0 V\nVCCO/2 V CCO/2VOH\nVOL0 V\nVCCO/2VOL + VTP\nVCCO/2VOH - VTP\n0 VVCCI\n0 VVCCI/2 V CCI/2tw\nInputVCCA\nVCCO\nVOLTAGE WAVEFORMS\nPROPAGA TION DELA Y TIMESVOLTAGE WAVEFORMS\nPULSE DURA TION\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMESOutputInputtpd\ntPLZ/tPZL\ntPHZ/tPZHOpen\n2 × VCCO\nGNDTEST S1\nNOTES: A. C L includes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is low , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.\nC.All input pulses are supplied by generators having the following characteristics: PRR /C011810 MHz, Z O = 50 W, dv/dt ≥/charBnZrBnZrBnZrBnZrBnZrBnZrBnZrBnZr1 V/ns.\nD.The outputs are measured one at a time, with one transition per measurement.\nE. tPLZ and tPHZ are the same as t dis.\nF. tPZL and tPZH are the same as t en.\nG. tPLH and tPHL are the same as t pd.\nH. VCCI is the V CC associated with the input port.\nI. VCCO is the V CC associated with the output port.1.2 V\n1.5 V ± 0.1 V\n1.8 V ± 0.15 V\n2.5 V ± 0.2 V\n3.3 V ± 0.3 V2 kW\n2 kW\n2 kW\n2 kW\n2 kWVCCO RL\n0.1 V\n0.1 V\n0.15 V\n0.15 V\n0.3 VVTP CL\n15 pF\n15 pF\n15 pF\n15 pF\n15 pF\n12SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated7Parameter Measurement Information\nFigure 11.Load Circuit andVoltage Waveforms\nB1DIR5\n7A12\nVCCA VCCBB26A231 8\nVCCA VCCB\nGND4VCCA VCCB\n13SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThis dual-bit noninverting bustransceiver uses twoseparate configurable power-supply rails. The Aport is\ndesigned totrack VCCAandaccepts anysupply voltage from 1.2Vto3.6V.The Bport isdesigned totrack\nVCCBandaccepts anysupply voltage from 1.2Vto3.6V.This allows foruniversal low-voltage bidirectional\ntranslation andlevel-shifting between anyofthe1.2V,1.5V,1.8V,2.5V,and3.3Vvoltage nodes.\nThe SN74AVC2T45 isdesigned forasynchronous communication between twodata buses. The logic levels\nofthedirection-control (DIR) input activate either theB-port outputs ortheA-port outputs. The device\ntransmits data from theAbustotheBbuswhen theB-port outputs areactivated andfrom theBbustotheA\nbuswhen theA-port outputs areactivated. The input circuitry onboth Aand Bports always isactive and\nmust have alogic HIGH orLOW level applied toprevent excess internal leakage oftheCMOS.\nTheSN74AVC2T45 isdesigned sothattheDIRinput ispowered bysupply voltage from VCCA.\nThis device isfully specified forpartial-power-down applications using offoutput current (Ioff).The Ioffcircuitry\ndisables theoutputs, preventing damaging current backflow through thedevice when itispowered down.\nThe VCCisolation feature ensures thatifeither VCC input isatGND, both ports areputinahigh-impedance\nstate. This willprevent afalse high orlowlogic being presented attheoutput.\nNanoFree package technology isamajor breakthrough inICpackaging concepts, using thedieasthe\npackage.\n8.2 Functional Block Diagram\nPinnumbers arefortheDCT andDCU packages only.\nFigure 12.Logic Diagram (Positive Logic)\n14SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 VCC Isolation\nThe VCCisolation feature ensures thatifeither VCCAorVCCBareatGND, both ports willbeinahigh-impedance\nstate (IOZshown inElectrical Characteristics ).This prevents false logic levels from being presented toeither bus.\n8.3.2 2-Rail Design\nFully configurable 2-rail design allows each porttooperate over thefull1.2Vto3.6Vpower-supply range.\n8.3.3 IOPorts are4.6-V Tolerant\nTheIOports areupto4.6Vtolerant.\n8.3.4 Partial-Power-Down Mode\nThis device isfully specified forpartial-power-down applications using offoutput current (Ioff).The Ioffcircuitry\ndisables theoutputs, preventing damaging current backflow through thedevice when itispowered down.\n8.4 Device Functional Modes\nTable 2shows thefunctional modes oftheSN74AVC2T45.\n(1) Input circuits ofthedata IOsalways areactive.Table 2.Function Table(1)\n(Each Transceiver)\nINPUT\nDIROPERATION\nL Bdata toAbus\nH Adata toBbus\nVCCAVCCA VCCB\nSYSTEM-1 SYSTEM-2VCCA1\n2\n3\n48\n7\n6\n5VCCBVCCB\nVCCB\nB1\nB2\nDIRVCCA\nA2\nA1\nGND\n15SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nTheSN74AVC2T45 isused toshift IOvoltage levels from onevoltage domain toanother. BusAandbusBhave\nindependent power supplies, andadirection pinisused tocontrol thedirection ofdata flow. Unused data ports\nmust notbefloating; tietheunused portinput andoutput toground directly.\n9.2 Typical Applications\n9.2.1 Unidirectional Logic Level-Shifting Application\nFigure 13isanexample circuit oftheSN74AVC2T45 used inaunidirectional logic level-shifting application.\nFigure 13.Unidirectional Logic Level-Shifting Application\n9.2.1.1 Design Requirements\nTable 3liststhepins andpindescriptions oftheSN74AVC2T45 connections with SYSTEM-1 andSYSTEM-2.\nTable 3.SN74AVC2T45 PinConnections With SYSTEM-1 andSYSTEM-2\nPIN NAME DESCRIPTION\n1 VCCA SYSTEM-1 supply voltage (1.2Vto3.6V)\n2 A1 Output level depends onVCCA.\n3 A2 Output level depends onVCCA.\n4 GND Device GND\n5 DIR TheGND (low-level) determines B-port toA-port direction.\n6 B2 Input threshold value depends onVCCB.\n7 B1 Input threshold value depends onVCCB.\n8 VCCB SYSTEM-2 supply voltage (1.2Vto3.6V)\nVCCA VCCA VCCB\nSYSTEM-1 SYSTEM-21\n2\n3\n48\n7\n6\n5\nDIR CTRLIO-1 Pullup/PulldownVCCB\nIO-2Pullup/Pulldown\nVCCB\nB1\nB2\nDIRVCCA\nA2\nA1\nGND\nMagnitude (V)\n-0.500.511.522.533.5\nD001Input\nOutput\n16SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated9.2.1.2 Detailed Design Procedure\nThis device uses drivers which areenabled depending onthestate oftheDIR pin.The designer must know the\nintended flow ofdata andtake care nottoviolate anyofthehigh orlowlogic levels. Unused data inputs must not\nbefloating, asthiscan cause excessive internal leakage ontheinput CMOS structure. Make sure totieany\nunused input andoutput ports directly toground.\n9.2.1.3 Application Curve\nFigure 14.3.3Vto1.8VLevel-Shifting With 1-MHz Square Wave\n9.2.2 Bidirectional Logic Level-Shifting Application\nFigure 15shows theSN74AVC2T45 used inabidirectional logic level-shifting application.\nFigure 15.Bidirectional Logic Level-Shifting Application\n17SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated(1) SYSTEM-1 andSYSTEM-2 must usethesame conditions, thatis,both pullup orboth pulldown.9.2.2.1 Design Requirements\nThe SN74AVC2T45 does nothave anoutput-enable (OE) pin,thesystem designer should take precautions to\navoid buscontention between SYSTEM-1 andSYSTEM-2 when changing directions.\n9.2.2.2 Detailed Design Procedure\nTable 4shows asequence that illustrates data transmission from SYSTEM-1 toSYSTEM-2 and then from\nSYSTEM-2 toSYSTEM-1.\nTable 4.Data Transmission Sequence\nSTATE DIRCTRL IO-1 IO-2 DESCRIPTION\n1 H Output Input SYSTEM-1 data toSYSTEM-2\n2 H Hi-Z Hi-ZSYSTEM-2 isgetting ready tosend data toSYSTEM-1. IO-1 andIO-2 are\ndisabled.\nThebus-line state depends onpullup orpulldown.(1)\n3 L Hi-Z Hi-ZDIRbitisflipped. IO-1 andIO-2 stillaredisabled.\nThebus-line state depends onpullup orpulldown.(1)\n4 L Input Output SYSTEM-2 data toSYSTEM-1\n9.2.2.2.1 Enable Times\nCalculate theenable times fortheSN74AVC2T45 using thefollowing formulas:\n•tPZH(DIR toA)=tPLZ(DIR toB)+tPLH(BtoA)\n•tPZL(DIR toA)=tPHZ(DIR toB)+tPHL(BtoA)\n•tPZH(DIR toB)=tPLZ(DIR toA)+tPLH(AtoB)\n•tPZL(DIR toB)=tPHZ(DIR toA)+tPHL(AtoB)\nInabidirectional application, these enable times provide themaximum delay from thetime theDIR bitis\nswitched until anoutput isexpected. Forexample, iftheSN74AVC2T45 initially istransmitting from AtoB,then\ntheDIR bitisswitched; theBport ofthedevice must bedisabled before presenting itwith aninput. After theB\nport has been disabled, aninput signal applied toitappears onthecorresponding Aport after thespecified\npropagation delay.\nA1A2\nVCCAB1B2DIR\nVCCBGNDVIA to GND Plane\nB2 B1\nA1A2C2 C1D2 D1\n18SN74AVC2T45\nSCES531L –DECEMBER 2003 –REVISED MAY 2017 www.ti.com\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated10Power Supply Recommendations\nAproper power-up sequence always should befollowed toavoid excessive current onthesupply pin, bus\ncontention, oscillations, orother anomalies. Toguard against such power-up problems, take thefollowing\nprecautions:\n1.Connect ground before anysupply voltage isapplied.\n2.Power upVCCA.\n3.VCCBcanberamped upalong with orafter VCCA.\n11Layout\n11.1 Layout Guidelines\nToensure reliability ofthedevice, following common printed-circuit board layout guidelines isrecommended.\n•Bypass capacitors should beused onpower supplies. Place thecapacitors asclose aspossible totheVCCA,\nVCCB pinandGND pin.\n•Short trace lengths should beused toavoid excessive loading.\n11.2 Layout Example\nFigure 16.Layout Example forYZP Package\n19SN74AVC2T45\nwww.ti.com SCES531L –DECEMBER 2003 –REVISED MAY 2017\nProduct Folder Links: SN74AVC2T45Submit Documentation Feedback Copyright ©2003 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation seethefollowing:\nImplications ofSlow orFloating CMOS Inputs ,SCBA004\n12.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nNanoFree, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 22-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74AVC2T45DCTR ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2\nZ\nSN74AVC2T45DCTRE4 ACTIVE SM8 DCT 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2\nZ\nSN74AVC2T45DCTT ACTIVE SM8 DCT 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2\nZ\nSN74AVC2T45DCUR ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 (DT2R, T2)\nDZ\nSN74AVC2T45DCURG4 ACTIVE VSSOP DCU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2R\nSN74AVC2T45DCUT ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2R\nSN74AVC2T45DCUTG4 ACTIVE VSSOP DCU 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT2R\nSN74AVC2T45YZPR ACTIVE DSBGA YZP 83000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 TDN\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 22-Sep-2021\nAddendum-Page 2(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF SN74AVC2T45 :\n•Automotive : SN74AVC2T45-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74AVC2T45DCTR SM8 DCT 83000 180.0 13.03.354.51.554.012.0 Q3\nSN74AVC2T45DCTT SM8 DCT 8250 180.0 13.03.354.51.554.012.0 Q3\nSN74AVC2T45DCUR VSSOP DCU 83000 180.0 9.02.253.41.04.08.0 Q3\nSN74AVC2T45DCUR VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\nSN74AVC2T45DCURG4 VSSOP DCU 83000 180.0 8.42.253.351.054.08.0 Q3\nSN74AVC2T45DCUTG4 VSSOP DCU 8250 180.0 8.42.253.351.054.08.0 Q3\nSN74AVC2T45YZPR DSBGA YZP 83000 178.0 9.21.022.020.634.08.0 Q1\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 25-Jul-2020\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74AVC2T45DCTR SM8 DCT 83000 182.0 182.0 20.0\nSN74AVC2T45DCTT SM8 DCT 8250 182.0 182.0 20.0\nSN74AVC2T45DCUR VSSOP DCU 83000 182.0 182.0 20.0\nSN74AVC2T45DCUR VSSOP DCU 83000 202.0 201.0 28.0\nSN74AVC2T45DCURG4 VSSOP DCU 83000 202.0 201.0 28.0\nSN74AVC2T45DCUTG4 VSSOP DCU 8250 202.0 201.0 28.0\nSN74AVC2T45YZPR DSBGA YZP 83000 220.0 220.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 25-Jul-2020\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.5\n2X\n1.5\n8X 0.25\n0.173.23.0 TYP\nSEATINGPLANE\n0.10.00.12\nGAGE PLANE\n0-60.90.6B2.42.2\nNOTE 3A\n2.11.9\nNOTE 3\n0.350.20(0.13) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/20141\n458\n0.08 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. Reference JEDEC registration MO-187 variation CA. A  30DETAIL A\nTYPICALSCALE  6.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 25XSYMMSYMM\n1\n4 58SEE SOLDER MASKDETAILS\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (0.85)\n8X (0.3)\n6X (0.5)\n(3.1)(R0.05) TYPVSSOP - 0.9 mm max height DCU0008A\nSMALL OUTLINE PACKAGE\n4225266/A   09/2014\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 25XSYMM\nSYMM1\n4 58\nwww.ti.comPACKAGE OUTLINE\nC\n0.5 MAX\n0.19\n0.15\n1.5\nTYP0.5  TYP\n8X 0.250.210.5\nTYPB EA\nD\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP0.05 C\nB\n1 2\n0.015 C A BSYMM\nSYMM C\nADSCALE  8.000\nD: Max = \nE: Max = 1.918 mm, Min = \n0.918 mm, Min = 1.858 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n8X ( 0.23)(0.5) TYP\n(0.5) TYP\n(0.23)\nMETAL0.05 MAX(0.23)\nSOLDER MASK\nOPENING0.05 MIN\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nD\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nOPENING\nSOLDER MASK\nDEFINEDMETAL UNDERSOLDER MASK\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n8X ( 0.25)(R0.05) TYP\nMETAL\nTYP\n4223082/A   07/2016DSBGA - 0.5 mm max height YZP0008\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\nD\nwww.ti.comPACKAGE OUTLINE\nC\n4.25\n3.75 TYP\n1.31.06X 0.65\n8X 0.300.152X\n1.95\n(0.15) TYP\n0- 80.10.00.25\nGAGE PLANE\n0.60.2A\n3.152.75\nNOTE 3\nB2.92.7\nNOTE 4\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.18\n0.13 C A B54PIN 1 IDAREASEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n(3.8)\n0.07 MAX\nALL AROUND0.07 MINALL AROUND8X (1.1)\n8X (0.4)\n6X (0.65)(R0.05)TYP\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15X1\n458\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METALSOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(3.8)6X (0.65)8X (0.4)8X (1.1)\n4220784/C   06/2021SSOP - 1.3 mm max height DCT0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74AVC2T45DCUR

#### Key Specifications:
- **Voltage Ratings:**
  - VCCA (Supply Voltage A): 1.2V to 3.6V
  - VCCB (Supply Voltage B): 1.2V to 3.6V
  - Maximum Voltage Tolerance on I/O Ports: 4.6V

- **Current Ratings:**
  - Continuous Output Current: ±50 mA
  - Continuous Current through VCCA, VCCB, or GND: ±100 mA

- **Power Consumption:**
  - Typical Static Power Consumption: <0.5 µA (varies with VCC levels)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - VSSOP (8 pins)

- **Special Features:**
  - Dual Supply Rail Design for configurable voltage levels.
  - VCC Isolation Feature: If either VCC input is at GND, both ports are in a high-impedance state.
  - Ioff supports partial-power-down mode operation.
  - ESD Protection: Exceeds JESD 22 standards.

- **Moisture Sensitive Level (MSL):**
  - Level 1 per JEDEC J-STD-020E

#### Description:
The SN74AVC2T45 is a 2-bit, dual-supply bus transceiver designed for level shifting and translation between different voltage domains. It features two separate configurable power-supply rails (VCCA and VCCB), allowing it to interface between various logic levels (1.2V to 3.6V). The device supports bidirectional data transmission and is capable of handling asynchronous communication between two data buses. The direction of data flow is controlled by the DIR pin, which activates either the A-port or B-port outputs.

#### Typical Applications:
- **Smartphones:** Used for interfacing between different voltage logic levels in mobile devices.
- **Servers and Desktop PCs:** Facilitates communication between components operating at different voltage levels.
- **Portable Devices:** Ideal for applications requiring low-voltage bidirectional translation and level shifting.
- **Logic Level Shifting:** Commonly used in scenarios where devices with different operating voltages need to communicate, such as interfacing 3.3V logic with 1.8V logic.

This component is particularly useful in mixed-voltage systems where signal integrity and proper voltage levels are critical for reliable operation.