package require -exact qsys 15.0
set_module_property NAME conv2_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME conv2_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Cyclone V"}
set_module_assignment hls.cosim.name {\3fconv2@@YAXQEAY1O@O@MQEAY2544MQEAMQEAY199M@Z}
set_module_assignment hls.compressed.name {conv2}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL conv2_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "conv2_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/conv2_function_wrapper.sv"
add_fileset_file "conv2_function.sv" SYSTEM_VERILOG PATH "ip/conv2_function.sv"
add_fileset_file "conv2_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10_sr_0.sv"
add_fileset_file "conv2_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11_sr_0.sv"
add_fileset_file "conv2_bb_B12_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12_sr_0.sv"
add_fileset_file "conv2_bb_B13_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13_sr_0.sv"
add_fileset_file "conv2_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2_sr_1.sv"
add_fileset_file "conv2_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3_sr_1.sv"
add_fileset_file "conv2_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4_sr_1.sv"
add_fileset_file "conv2_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5_sr_1.sv"
add_fileset_file "conv2_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6_sr_1.sv"
add_fileset_file "conv2_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7_sr_1.sv"
add_fileset_file "conv2_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8_sr_0.sv"
add_fileset_file "conv2_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9_sr_0.sv"
add_fileset_file "conv2_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B0_runOnce.sv"
add_fileset_file "conv2_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B0_runOnce_stall_region.sv"
add_fileset_file "conv2_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_merge_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "conv2_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_branch.sv"
add_fileset_file "conv2_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_merge.sv"
add_fileset_file "conv2_bb_B10.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10.sv"
add_fileset_file "conv2_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0_reg.sv"
add_fileset_file "conv2_B10_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B10_branch.sv"
add_fileset_file "conv2_B10_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B10_merge.sv"
add_fileset_file "conv2_bb_B11.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11.sv"
add_fileset_file "conv2_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0_reg.sv"
add_fileset_file "conv2_B11_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B11_branch.sv"
add_fileset_file "conv2_B11_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B11_merge.sv"
add_fileset_file "conv2_bb_B12.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12.sv"
add_fileset_file "conv2_bb_B12_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0_reg.sv"
add_fileset_file "conv2_B12_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B12_branch.sv"
add_fileset_file "conv2_B12_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B12_merge.sv"
add_fileset_file "conv2_bb_B13.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13.sv"
add_fileset_file "conv2_bb_B13_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13_stall_region.sv"
add_fileset_file "conv2_i_iowr_bl_return_unnamed_conv210_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_iowr_bl_return_unnamed_conv210_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "conv2_B13_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B13_branch.sv"
add_fileset_file "conv2_B13_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B13_merge.sv"
add_fileset_file "conv2_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B1_start.sv"
add_fileset_file "conv2_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B1_start_stall_region.sv"
add_fileset_file "conv2_i_iord_bl_call_unnamed_conv22_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_iord_bl_call_unnamed_conv22_conv20.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_wt_entry_s_c0_enter36_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv20.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter36_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond63_0.sv"
add_fileset_file "conv2_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_merge_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_6_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_6_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a14a14f32_unnamed_3_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a14a14f32_unnamed_3_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a6a5a5f32_unnamed_4_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a6a5a5f32_unnamed_4_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "conv2_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_branch.sv"
add_fileset_file "conv2_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_merge.sv"
add_fileset_file "conv2_bb_B2.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2.sv"
add_fileset_file "conv2_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2_stall_region.sv"
add_fileset_file "conv2_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter42337_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter42337_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit425_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit425_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000425_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000425_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond1_preh0000c0_enter42337_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond1_preh0000c0_enter42337_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop17_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop17_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop16_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop16_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_push17_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_push17_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv29_push16_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv29_push16_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_3_reg.sv"
add_fileset_file "conv2_B2_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_branch.sv"
add_fileset_file "conv2_B2_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_merge.sv"
add_fileset_file "conv2_bb_B3.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3.sv"
add_fileset_file "conv2_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3_stall_region.sv"
add_fileset_file "conv2_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter42838_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter42838_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit434_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit434_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000434_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000434_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond4_preh0000c0_enter42838_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond4_preh0000c0_enter42838_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3167_pop22_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3167_pop22_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1882_pop25_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1882_pop25_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5672_pop23_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5672_pop23_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1777_pop24_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1777_pop24_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop20_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop20_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop19_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop19_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3167_push22_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3167_push22_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1882_push25_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1882_push25_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5672_push23_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5672_push23_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1777_push24_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1777_push24_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_push20_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_push20_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv26_push19_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv26_push19_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_3_reg.sv"
add_fileset_file "conv2_B3_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_branch.sv"
add_fileset_file "conv2_B3_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_merge.sv"
add_fileset_file "conv2_bb_B4.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4.sv"
add_fileset_file "conv2_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4_stall_region.sv"
add_fileset_file "conv2_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter44439_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter44439_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit462_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit462_conv20.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond7_preh0000c0_enter44439_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond7_preh0000c0_enter44439_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out04335_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out04335_0.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024f32_bias4234_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024f32_bias4234_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2888_pop33_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2888_pop33_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3168_pop29_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3168_pop29_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21100_pop36_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21100_pop36_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1883_pop32_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1883_pop32_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5192_pop34_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5192_pop34_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5673_pop30_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5673_pop30_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1778_pop31_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1778_pop31_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2096_pop35_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2096_pop35_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop26_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop26_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2888_push33_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2888_push33_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3168_push29_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3168_push29_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21100_push36_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21100_push36_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1883_push32_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1883_push32_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5192_push34_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5192_push34_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5673_push30_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5673_push30_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1778_push31_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1778_push31_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_push27_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_push27_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2096_push35_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2096_push35_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv23_push26_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv23_push26_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_3_reg.sv"
add_fileset_file "conv2_B4_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_branch.sv"
add_fileset_file "conv2_B4_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_merge.sv"
add_fileset_file "conv2_bb_B5.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5.sv"
add_fileset_file "conv2_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5_stall_region.sv"
add_fileset_file "conv2_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond10_preheader_s_c0_enter48840_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond10_preheader_s_c0_enter48840_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit529_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit529_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000529_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000529_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond10_pre0000c0_enter48840_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond10_pre0000c0_enter48840_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25117_pop52_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25117_pop52_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2889_pop44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2889_pop44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3169_pop40_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3169_pop40_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28123_pop54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28123_pop54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21101_pop47_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21101_pop47_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1884_pop43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1884_pop43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46120_pop53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46120_pop53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5193_pop45_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5193_pop45_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5674_pop41_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5674_pop41_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1779_pop42_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1779_pop42_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27111_pop50_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27111_pop50_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2097_pop46_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2097_pop46_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv20_pop37_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv20_pop37_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25105_pop48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25105_pop48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34108_pop49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34108_pop49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64114_pop51_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64114_pop51_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25117_push52_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25117_push52_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2889_push44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2889_push44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3169_push40_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3169_push40_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28123_push54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28123_push54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21101_push47_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21101_push47_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1884_push43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1884_push43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46120_push53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46120_push53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5193_push45_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5193_push45_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5674_push41_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5674_push41_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1779_push42_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1779_push42_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27111_push50_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27111_push50_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_push38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_push38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2097_push46_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2097_push46_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv20_push37_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv20_push37_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25105_push48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25105_push48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34108_push49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34108_push49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64114_push51_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64114_push51_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_3_reg.sv"
add_fileset_file "conv2_B5_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_branch.sv"
add_fileset_file "conv2_B5_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_merge.sv"
add_fileset_file "conv2_bb_B6.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6.sv"
add_fileset_file "conv2_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6_stall_region.sv"
add_fileset_file "conv2_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond13_preheader_s_c0_enter58541_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond13_preheader_s_c0_enter58541_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit660_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit660_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000660_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000660_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0003conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0003conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond13_pre0000c0_enter58541_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond13_pre0000c0_enter58541_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22127_pop73_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22127_pop73_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25118_pop70_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25118_pop70_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2890_pop62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2890_pop62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3170_pop58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3170_pop58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39133_pop76_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39133_pop76_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28124_pop72_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28124_pop72_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21102_pop65_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21102_pop65_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1885_pop61_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1885_pop61_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41129_pop74_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41129_pop74_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46121_pop71_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46121_pop71_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5194_pop63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5194_pop63_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5675_pop59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5675_pop59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1780_pop60_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1780_pop60_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27112_pop68_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27112_pop68_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38131_pop75_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38131_pop75_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2098_pop64_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2098_pop64_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv17_pop55_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv17_pop55_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25106_pop66_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25106_pop66_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34109_pop67_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34109_pop67_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64115_pop69_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64115_pop69_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22127_push73_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22127_push73_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25118_push70_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25118_push70_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2890_push62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2890_push62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3170_push58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3170_push58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39133_push76_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39133_push76_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28124_push72_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28124_push72_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21102_push65_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21102_push65_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1885_push61_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1885_push61_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41129_push74_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41129_push74_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46121_push71_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46121_push71_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5194_push63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5194_push63_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5675_push59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5675_push59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1780_push60_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1780_push60_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27112_push68_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27112_push68_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_push56_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_push56_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38131_push75_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38131_push75_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2098_push64_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2098_push64_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv17_push55_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv17_push55_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25106_push66_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25106_push66_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34109_push67_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34109_push67_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64115_push69_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64115_push69_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_3_reg.sv"
add_fileset_file "conv2_B6_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_branch.sv"
add_fileset_file "conv2_B6_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_merge.sv"
add_fileset_file "conv2_bb_B7.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7.sv"
add_fileset_file "conv2_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7_stall_region.sv"
add_fileset_file "conv2_B7_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_body15_s_c0_enter71042_conv298.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_body15_s_c0_enter71042_conv298.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit715_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit715_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000715_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000715_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0004conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0004conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_body15_s_c0_enter71042_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_body15_s_c0_enter71042_conv20.sv"
add_fileset_file "conv2_flt_i_sfc_logic_s_c0_in_for_body150000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/conv2_flt_i_sfc_logic_s_c0_in_for_body150000b0c2463a0054c2a6355y.sv"
add_fileset_file "conv2_flt_i_sfc_logic_s_c0_in_for_body1500003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/conv2_flt_i_sfc_logic_s_c0_in_for_body1500003a0054c2a6344c246w65.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a14a14f32_in04032_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a14a14f32_in04032_0.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a6a5a5f32_kernel4133_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a6a5a5f32_kernel4133_0.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_pn1_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_pn1_0.sv"
add_fileset_file "conv2_readdata_reg_pn1_2.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_pn1_2.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_unnamed_8_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_unnamed_8_conv20.sv"
add_fileset_file "conv2_readdata_reg_unnamed_8_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_unnamed_8_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_unnamed_9_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_unnamed_9_conv20.sv"
add_fileset_file "conv2_readdata_reg_unnamed_9_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_unnamed_9_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_3_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_13_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_13_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_30_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_30_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_27_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_27_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_20_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_20_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_16_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_16_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_15_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_15_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_32_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_32_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_29_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_29_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_22_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_22_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_19_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_19_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_6_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_6_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_14_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_14_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_31_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_31_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_28_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_28_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_21_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_21_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_17_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_17_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_cleanups_pop81_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_cleanups_pop81_2_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_2_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_initerations_pop80_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_initerations_pop80_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_initerations_pop80_4_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_initerations_pop80_4_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_add136_pop103_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_add136_pop103_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_add136_pop103_12_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_add136_pop103_12_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_18_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_18_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_25_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_25_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_8_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_8_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_j_034_pop78_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_j_034_pop78_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_j_034_pop78_5_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_j_034_pop78_5_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_9_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_9_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_pop102_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_pop102_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_pop102_10_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_pop102_10_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_11_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_11_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_7_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_7_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_23_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_23_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_24_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_24_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_26_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_26_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond19137_push104_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond19137_push104_50_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_50_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22128_push97_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22128_push97_69_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_69_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25119_push94_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25119_push94_65_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_65_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2891_push86_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2891_push86_57_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_57_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3171_push82_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3171_push82_53_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_53_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_lastiniteration_85_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_lastiniteration_85_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_52_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_52_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_71_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_71_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_67_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_67_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_59_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_59_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_56_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_56_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi_push79_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi_push79_101_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_101_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp36138_push105_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp36138_push105_51_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_51_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41130_push98_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41130_push98_70_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_70_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46122_push95_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46122_push95_66_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_66_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5195_push87_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5195_push87_58_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_58_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5676_push83_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5676_push83_54_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_54_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond_78_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond_78_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_cleanups_push81_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_cleanups_push81_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_cleanups_push81_93_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_cleanups_push81_93_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_initerations_push80_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_initerations_push80_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_initerations_push80_74_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_initerations_push80_74_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_add136_push103_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_add136_push103_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_add136_push103_48_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_add136_push103_48_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_55_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_55_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_62_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_62_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_41_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_41_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_j_034_push78_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_j_034_push78_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_j_034_push78_76_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_j_034_push78_76_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_43_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_43_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_push102_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_push102_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_push102_45_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_push102_45_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_47_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_47_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_79_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_79_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25107_push90_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25107_push90_60_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_60_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_61_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_61_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_64_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_64_reg.sv"
add_fileset_file "conv2_B7_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_branch.sv"
add_fileset_file "conv2_B7_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_merge.sv"
add_fileset_file "conv2_bb_B8.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8.sv"
add_fileset_file "conv2_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0_reg.sv"
add_fileset_file "conv2_B8_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B8_branch.sv"
add_fileset_file "conv2_B8_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B8_merge.sv"
add_fileset_file "conv2_bb_B9.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9.sv"
add_fileset_file "conv2_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0_reg.sv"
add_fileset_file "conv2_B9_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B9_branch.sv"
add_fileset_file "conv2_B9_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B9_merge.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_1_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_1_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_1_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_3_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_3_sr.sv"
add_fileset_file "conv2_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_0.sv"
add_fileset_file "conv2_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_1.sv"
add_fileset_file "conv2_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_2.sv"
add_fileset_file "conv2_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_3.sv"
add_fileset_file "conv2_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_4.sv"
add_fileset_file "conv2_loop_limiter_5.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_5.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "conv2_internal.v" SYSTEM_VERILOG PATH "conv2_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL conv2_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "windows64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_ecc_pkg.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_pkg.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_mlab_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mlab_fifo.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "hld_memory_depth_quantization_pkg.sv" SYSTEM_VERILOG PATH "ip/hld_memory_depth_quantization_pkg.sv"
add_fileset_file "hld_iord.sv" SYSTEM_VERILOG PATH "ip/hld_iord.sv"
add_fileset_file "hld_iord_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_latency.sv"
add_fileset_file "hld_iord_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iord_stall_valid.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_host.v" SYSTEM_VERILOG PATH "ip/lsu_burst_host.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "hld_iowr.sv" SYSTEM_VERILOG PATH "ip/hld_iowr.sv"
add_fileset_file "hld_iowr_stall_latency.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_latency.sv"
add_fileset_file "hld_iowr_stall_valid.sv" SYSTEM_VERILOG PATH "ip/hld_iowr_stall_valid.sv"
add_fileset_file "hld_loop_profiler.sv" SYSTEM_VERILOG PATH "ip/hld_loop_profiler.sv"
add_fileset_file "hld_sim_latency_tracker.sv" SYSTEM_VERILOG PATH "ip/hld_sim_latency_tracker.sv"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "conv2_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/conv2_function_wrapper.sv"
add_fileset_file "conv2_function.sv" SYSTEM_VERILOG PATH "ip/conv2_function.sv"
add_fileset_file "conv2_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10_sr_0.sv"
add_fileset_file "conv2_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11_sr_0.sv"
add_fileset_file "conv2_bb_B12_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12_sr_0.sv"
add_fileset_file "conv2_bb_B13_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13_sr_0.sv"
add_fileset_file "conv2_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2_sr_1.sv"
add_fileset_file "conv2_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3_sr_1.sv"
add_fileset_file "conv2_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4_sr_1.sv"
add_fileset_file "conv2_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5_sr_1.sv"
add_fileset_file "conv2_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6_sr_1.sv"
add_fileset_file "conv2_bb_B7_sr_1.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7_sr_1.sv"
add_fileset_file "conv2_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8_sr_0.sv"
add_fileset_file "conv2_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9_sr_0.sv"
add_fileset_file "conv2_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B0_runOnce.sv"
add_fileset_file "conv2_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B0_runOnce_stall_region.sv"
add_fileset_file "conv2_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_merge_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "conv2_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_branch.sv"
add_fileset_file "conv2_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B0_runOnce_merge.sv"
add_fileset_file "conv2_bb_B10.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10.sv"
add_fileset_file "conv2_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B10_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_push28_0_reg.sv"
add_fileset_file "conv2_B10_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B10_branch.sv"
add_fileset_file "conv2_B10_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B10_merge.sv"
add_fileset_file "conv2_bb_B11.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11.sv"
add_fileset_file "conv2_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B11_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_push21_0_reg.sv"
add_fileset_file "conv2_B11_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B11_branch.sv"
add_fileset_file "conv2_B11_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B11_merge.sv"
add_fileset_file "conv2_bb_B12.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12.sv"
add_fileset_file "conv2_bb_B12_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B12_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_push18_0_reg.sv"
add_fileset_file "conv2_B12_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B12_branch.sv"
add_fileset_file "conv2_B12_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B12_merge.sv"
add_fileset_file "conv2_bb_B13.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13.sv"
add_fileset_file "conv2_bb_B13_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B13_stall_region.sv"
add_fileset_file "conv2_i_iowr_bl_return_unnamed_conv210_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_iowr_bl_return_unnamed_conv210_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "conv2_B13_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B13_branch.sv"
add_fileset_file "conv2_B13_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B13_merge.sv"
add_fileset_file "conv2_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B1_start.sv"
add_fileset_file "conv2_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B1_start_stall_region.sv"
add_fileset_file "conv2_i_iord_bl_call_unnamed_conv22_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_iord_bl_call_unnamed_conv22_conv20.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_wt_entry_s_c0_enter36_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_conv20.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter36_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter36_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond63_0.sv"
add_fileset_file "conv2_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_merge_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_6_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a10a10f32_unnamed_6_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a14a14f32_unnamed_3_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a14a14f32_unnamed_3_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024a6a5a5f32_unnamed_4_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024a6a5a5f32_unnamed_4_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_source_p1024f32_unnamed_5_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv"
add_fileset_file "conv2_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_branch.sv"
add_fileset_file "conv2_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B1_start_merge.sv"
add_fileset_file "conv2_bb_B2.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2.sv"
add_fileset_file "conv2_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B2_stall_region.sv"
add_fileset_file "conv2_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter42337_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond1_preheader_s_c0_enter42337_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit425_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit425_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000425_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000425_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond1_preh0000c0_enter42337_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond1_preh0000c0_enter42337_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop17_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop17_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop16_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv29_pop16_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_push17_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_push17_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv29_push16_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv29_push16_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop18_3_reg.sv"
add_fileset_file "conv2_B2_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_branch.sv"
add_fileset_file "conv2_B2_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B2_merge.sv"
add_fileset_file "conv2_bb_B3.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3.sv"
add_fileset_file "conv2_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B3_stall_region.sv"
add_fileset_file "conv2_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter42838_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond4_preheader_s_c0_enter42838_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit434_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit434_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000434_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000434_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0001conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond4_preh0000c0_enter42838_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond4_preh0000c0_enter42838_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3167_pop22_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3167_pop22_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1882_pop25_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1882_pop25_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5672_pop23_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5672_pop23_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1777_pop24_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1777_pop24_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop20_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop20_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop19_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv26_pop19_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3167_push22_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3167_push22_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1882_push25_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1882_push25_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5672_push23_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5672_push23_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1777_push24_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1777_push24_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_push20_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_push20_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv26_push19_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv26_push19_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21_3_reg.sv"
add_fileset_file "conv2_B3_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_branch.sv"
add_fileset_file "conv2_B3_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B3_merge.sv"
add_fileset_file "conv2_bb_B4.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4.sv"
add_fileset_file "conv2_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B4_stall_region.sv"
add_fileset_file "conv2_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter44439_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond7_preheader_s_c0_enter44439_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit462_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit462_conv20.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond7_preh0000c0_enter44439_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond7_preh0000c0_enter44439_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out04335_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a10a10f32_out04335_0.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024f32_bias4234_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024f32_bias4234_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2888_pop33_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2888_pop33_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3168_pop29_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3168_pop29_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21100_pop36_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21100_pop36_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1883_pop32_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1883_pop32_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5192_pop34_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5192_pop34_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5673_pop30_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5673_pop30_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1778_pop31_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1778_pop31_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2096_pop35_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2096_pop35_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop26_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i5_fpga_indvars_iv23_pop26_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2888_push33_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2888_push33_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3168_push29_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3168_push29_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21100_push36_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21100_push36_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1883_push32_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1883_push32_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5192_push34_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5192_push34_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5673_push30_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5673_push30_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1778_push31_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1778_push31_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_push27_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_push27_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2096_push35_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2096_push35_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i5_fpga_indvars_iv23_push26_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i5_fpga_indvars_iv23_push26_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28_3_reg.sv"
add_fileset_file "conv2_B4_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_branch.sv"
add_fileset_file "conv2_B4_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B4_merge.sv"
add_fileset_file "conv2_bb_B5.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5.sv"
add_fileset_file "conv2_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B5_stall_region.sv"
add_fileset_file "conv2_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond10_preheader_s_c0_enter48840_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond10_preheader_s_c0_enter48840_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit529_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit529_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000529_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000529_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0002conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond10_pre0000c0_enter48840_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond10_pre0000c0_enter48840_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25117_pop52_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25117_pop52_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2889_pop44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2889_pop44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3169_pop40_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3169_pop40_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28123_pop54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28123_pop54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21101_pop47_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21101_pop47_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1884_pop43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1884_pop43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46120_pop53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46120_pop53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5193_pop45_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5193_pop45_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5674_pop41_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5674_pop41_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1779_pop42_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1779_pop42_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27111_pop50_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27111_pop50_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2097_pop46_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2097_pop46_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv20_pop37_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv20_pop37_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25105_pop48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25105_pop48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34108_pop49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34108_pop49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64114_pop51_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64114_pop51_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25117_push52_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25117_push52_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2889_push44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2889_push44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3169_push40_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3169_push40_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28123_push54_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28123_push54_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21101_push47_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21101_push47_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1884_push43_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1884_push43_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46120_push53_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46120_push53_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5193_push45_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5193_push45_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5674_push41_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5674_push41_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond44_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond44_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1779_push42_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1779_push42_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27111_push50_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27111_push50_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_push38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_push38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2097_push46_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2097_push46_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv20_push37_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv20_push37_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25105_push48_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25105_push48_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34108_push49_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34108_push49_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64114_push51_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64114_push51_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39_3_reg.sv"
add_fileset_file "conv2_B5_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_branch.sv"
add_fileset_file "conv2_B5_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B5_merge.sv"
add_fileset_file "conv2_bb_B6.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6.sv"
add_fileset_file "conv2_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B6_stall_region.sv"
add_fileset_file "conv2_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_cond13_preheader_s_c0_enter58541_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_cond13_preheader_s_c0_enter58541_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit660_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit660_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000660_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000660_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0003conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0003conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_cond13_pre0000c0_enter58541_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_cond13_pre0000c0_enter58541_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22127_pop73_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22127_pop73_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25118_pop70_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25118_pop70_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2890_pop62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2890_pop62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3170_pop58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3170_pop58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39133_pop76_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39133_pop76_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28124_pop72_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28124_pop72_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21102_pop65_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21102_pop65_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1885_pop61_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1885_pop61_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41129_pop74_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41129_pop74_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46121_pop71_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46121_pop71_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5194_pop63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5194_pop63_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5675_pop59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5675_pop59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1780_pop60_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1780_pop60_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27112_pop68_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27112_pop68_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38131_pop75_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38131_pop75_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2098_pop64_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2098_pop64_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv17_pop55_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv17_pop55_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25106_pop66_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25106_pop66_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34109_pop67_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34109_pop67_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64115_pop69_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64115_pop69_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22127_push73_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22127_push73_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25118_push70_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25118_push70_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2890_push62_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2890_push62_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3170_push58_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3170_push58_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39133_push76_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39133_push76_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28124_push72_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28124_push72_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21102_push65_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21102_push65_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1885_push61_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1885_push61_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41129_push74_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41129_push74_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46121_push71_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46121_push71_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5194_push63_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5194_push63_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5675_push59_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5675_push59_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1780_push60_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1780_push60_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27112_push68_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27112_push68_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_push56_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_push56_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38131_push75_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38131_push75_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2098_push64_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2098_push64_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv17_push55_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv17_push55_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25106_push66_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25106_push66_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34109_push67_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34109_push67_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64115_push69_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64115_push69_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57_3_reg.sv"
add_fileset_file "conv2_B6_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_branch.sv"
add_fileset_file "conv2_B6_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B6_merge.sv"
add_fileset_file "conv2_bb_B7.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7.sv"
add_fileset_file "conv2_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B7_stall_region.sv"
add_fileset_file "conv2_B7_merge_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_merge_reg.sv"
add_fileset_file "conv2_i_sfc_s_c0_in_for_body15_s_c0_enter71042_conv298.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_s_c0_in_for_body15_s_c0_enter71042_conv298.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit715_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000_s_c0_exit715_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000715_conv21_data_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0000715_conv21_data_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0004conv21_full_detector.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_sfc_exit_s_c0_out_for_0004conv21_full_detector.sv"
add_fileset_file "conv2_i_sfc_logic_s_c0_in_for_body15_s_c0_enter71042_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_sfc_logic_s_c0_in_for_body15_s_c0_enter71042_conv20.sv"
add_fileset_file "conv2_flt_i_sfc_logic_s_c0_in_for_body150000b0c2463a0054c2a6355y.sv" SYSTEM_VERILOG PATH "ip/conv2_flt_i_sfc_logic_s_c0_in_for_body150000b0c2463a0054c2a6355y.sv"
add_fileset_file "conv2_flt_i_sfc_logic_s_c0_in_for_body1500003a0054c2a6344c246w65.sv" SYSTEM_VERILOG PATH "ip/conv2_flt_i_sfc_logic_s_c0_in_for_body1500003a0054c2a6344c246w65.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a14a14f32_in04032_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a14a14f32_in04032_0.sv"
add_fileset_file "conv2_i_llvm_fpga_ffwd_dest_p1024a6a5a5f32_kernel4133_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_ffwd_dest_p1024a6a5a5f32_kernel4133_0.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_pn1_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_pn1_0.sv"
add_fileset_file "conv2_readdata_reg_pn1_2.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_pn1_2.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_unnamed_8_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_unnamed_8_conv20.sv"
add_fileset_file "conv2_readdata_reg_unnamed_8_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_unnamed_8_conv20.sv"
add_fileset_file "conv2_i_llvm_fpga_mem_unnamed_9_conv20.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_mem_unnamed_9_conv20.sv"
add_fileset_file "conv2_readdata_reg_unnamed_9_conv21.sv" SYSTEM_VERILOG PATH "ip/conv2_readdata_reg_unnamed_9_conv21.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_3_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_3_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_13_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond19137_pop104_13_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_30_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond22128_pop97_30_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_27_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond25119_pop94_27_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_20_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond2891_pop86_20_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_16_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_exitcond3171_pop82_16_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_15_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi2_pop57139_pop106_15_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_32_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi3_pop39134_pop100_32_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_29_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi4_pop28125_pop96_29_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_22_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi5_pop21103_pop89_22_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_19_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi6_pop1886_pop85_19_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_6_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_memdep_phi_pop79_6_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_14_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp36138_pop105_14_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_31_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp41130_pop98_31_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_28_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp46122_pop95_28_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_21_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5195_pop87_21_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_17_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i1_notcmp5676_pop83_17_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_cleanups_pop81_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_cleanups_pop81_2_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_cleanups_pop81_2_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_initerations_pop80_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_initerations_pop80_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i2_initerations_pop80_4_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i2_initerations_pop80_4_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_add136_pop103_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_add136_pop103_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_add136_pop103_12_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_add136_pop103_12_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_18_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_channel_039_pop1781_pop84_18_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_25_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_col_037_pop27113_pop92_25_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_8_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_i_035_pop56135_pop101_8_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_j_034_pop78_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_j_034_pop78_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_j_034_pop78_5_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_j_034_pop78_5_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_9_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_k_036_pop38132_pop99_9_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_pop102_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_pop102_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_pop102_10_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_pop102_10_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_11_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i32_row_038_pop2099_pop88_11_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_7_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i4_fpga_indvars_iv_pop77_7_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_23_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_i64_idxprom25107_pop90_23_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_24_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx34110_pop91_24_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_0.sv"
add_fileset_file "conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_26_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pop_p1024f32_arrayidx64116_pop93_26_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond19137_push104_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond19137_push104_50_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond19137_push104_50_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22128_push97_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond22128_push97_69_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond22128_push97_69_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25119_push94_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond25119_push94_65_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond25119_push94_65_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2891_push86_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond2891_push86_57_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond2891_push86_57_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3171_push82_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_exitcond3171_push82_53_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_exitcond3171_push82_53_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_lastiniteration_85_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_lastiniteration_85_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_52_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_pop57139_push106_52_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_71_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_pop39134_push100_71_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_67_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi4_pop28125_push96_67_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_59_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi5_pop21103_push89_59_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_56_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi6_pop1886_push85_56_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi_push79_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi_push79_101_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi_push79_101_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp36138_push105_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp36138_push105_51_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp36138_push105_51_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41130_push98_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp41130_push98_70_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp41130_push98_70_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46122_push95_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp46122_push95_66_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp46122_push95_66_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5195_push87_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5195_push87_58_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5195_push87_58_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5676_push83_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notcmp5676_push83_54_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notcmp5676_push83_54_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_notexitcond_78_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_notexitcond_78_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_cleanups_push81_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_cleanups_push81_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_cleanups_push81_93_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_cleanups_push81_93_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_initerations_push80_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_initerations_push80_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i2_initerations_push80_74_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i2_initerations_push80_74_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_add136_push103_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_add136_push103_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_add136_push103_48_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_add136_push103_48_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_55_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_channel_039_pop1781_push84_55_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_62_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_col_037_pop27113_push92_62_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_41_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_i_035_pop56135_push101_41_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_j_034_push78_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_j_034_push78_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_j_034_push78_76_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_j_034_push78_76_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_43_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_k_036_pop38132_push99_43_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_push102_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_push102_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_push102_45_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_push102_45_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_47_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i32_row_038_pop2099_push88_47_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_79_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i4_fpga_indvars_iv_push77_79_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25107_push90_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i64_idxprom25107_push90_60_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i64_idxprom25107_push90_60_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_61_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx34110_push91_61_reg.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_64_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_p1024f32_arrayidx64116_push93_64_reg.sv"
add_fileset_file "conv2_B7_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_branch.sv"
add_fileset_file "conv2_B7_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B7_merge.sv"
add_fileset_file "conv2_bb_B8.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8.sv"
add_fileset_file "conv2_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B8_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi2_push57_0_reg.sv"
add_fileset_file "conv2_B8_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B8_branch.sv"
add_fileset_file "conv2_B8_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B8_merge.sv"
add_fileset_file "conv2_bb_B9.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9.sv"
add_fileset_file "conv2_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/conv2_bb_B9_stall_region.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0.sv"
add_fileset_file "conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0_reg.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_push_i1_memdep_phi3_push39_0_reg.sv"
add_fileset_file "conv2_B9_branch.sv" SYSTEM_VERILOG PATH "ip/conv2_B9_branch.sv"
add_fileset_file "conv2_B9_merge.sv" SYSTEM_VERILOG PATH "ip/conv2_B9_merge.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going38_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going38_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going43_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going53_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_2_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_2_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going58_2_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_1_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_1_sr.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going62_1_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going62_1_valid_fifo.sv"
add_fileset_file "conv2_i_llvm_fpga_pipeline_keep_going_3_sr.sv" SYSTEM_VERILOG PATH "ip/conv2_i_llvm_fpga_pipeline_keep_going_3_sr.sv"
add_fileset_file "conv2_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_0.sv"
add_fileset_file "conv2_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_1.sv"
add_fileset_file "conv2_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_2.sv"
add_fileset_file "conv2_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_3.sv"
add_fileset_file "conv2_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_4.sv"
add_fileset_file "conv2_loop_limiter_5.sv" SYSTEM_VERILOG PATH "ip/conv2_loop_limiter_5.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_host_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_host_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_agent_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_endpoint.v"
add_fileset_file "acl_ic_agent_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_rrp.v"
add_fileset_file "acl_ic_agent_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_agent_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "conv2_internal.v" SYSTEM_VERILOG PATH "conv2_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Parameter in0 interface
add_interface in0 conduit sink
set_interface_property in0 associatedClock clock
set_interface_property in0 associatedReset reset
set_interface_assignment in0 hls.cosim.name {in}
add_interface_port in0 in0 data input 64

#### Parameter kernel interface
add_interface kernel conduit sink
set_interface_property kernel associatedClock clock
set_interface_property kernel associatedReset reset
set_interface_assignment kernel hls.cosim.name {kernel}
add_interface_port kernel kernel data input 64

#### Parameter bias interface
add_interface bias conduit sink
set_interface_property bias associatedClock clock
set_interface_property bias associatedReset reset
set_interface_assignment bias hls.cosim.name {bias}
add_interface_port bias bias data input 64

#### Parameter out0 interface
add_interface out0 conduit sink
set_interface_property out0 associatedClock clock
set_interface_property out0 associatedReset reset
set_interface_assignment out0 hls.cosim.name {out}
add_interface_port out0 out0 data input 64

#### Host interface avmm_0_rw with base address 0
add_interface avmm_0_rw avalon start
set_interface_property avmm_0_rw ENABLED true
set_interface_property avmm_0_rw associatedClock clock
set_interface_property avmm_0_rw burstOnBurstBoundariesOnly false
set_interface_property avmm_0_rw doStreamReads false
set_interface_property avmm_0_rw doStreamWrites false
set_interface_property avmm_0_rw linewrapBursts false
set_interface_property avmm_0_rw readWaitTime 0
set_interface_property avmm_0_rw readLatency 1
add_interface_port avmm_0_rw avmm_0_rw_address address output 64
add_interface_port avmm_0_rw avmm_0_rw_byteenable byteenable output 8
add_interface_port avmm_0_rw avmm_0_rw_read read output 1
add_interface_port avmm_0_rw avmm_0_rw_readdata readdata input 64
add_interface_port avmm_0_rw avmm_0_rw_write write output 1
add_interface_port avmm_0_rw avmm_0_rw_writedata writedata output 64

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
