<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>E. Mercer | Genetic Logic Lab</title><link>/author/e.-mercer/</link><atom:link href="/author/e.-mercer/index.xml" rel="self" type="application/rss+xml"/><description>E. Mercer</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Mon, 01 Sep 2003 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>E. Mercer</title><link>/author/e.-mercer/</link></image><item><title>Modular Verification of Timed Circuits Using Automatic Abstraction</title><link>/publication/modular-verification-timed-haozheng-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/modular-verification-timed-haozheng-2003/</guid><description/></item><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item><item><title>A Standard-Cell Self-Timed Multiplier for Energy and Area Critical Synchronous Systems</title><link>/publication/standardcell-selftimed-multiplier-killpack-2001/</link><pubDate>Thu, 01 Mar 2001 00:00:00 +0000</pubDate><guid>/publication/standardcell-selftimed-multiplier-killpack-2001/</guid><description/></item></channel></rss>