
Nucleo-Linetracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d0b8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f04  0800d258  0800d258  0001d258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e15c  0800e15c  00020288  2**0
                  CONTENTS
  4 .ARM          00000008  0800e15c  0800e15c  0001e15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e164  0800e164  00020288  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e164  0800e164  0001e164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e168  0800e168  0001e168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000288  20000000  0800e16c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033cc  20000288  0800e3f4  00020288  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003654  0800e3f4  00023654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020288  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e525  00000000  00000000  000202fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003636  00000000  00000000  0002e820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a0  00000000  00000000  00031e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c97  00000000  00000000  00032ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016fe7  00000000  00000000  00033b8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012331  00000000  00000000  0004ab76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00077082  00000000  00000000  0005cea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053f4  00000000  00000000  000d3f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d9320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000288 	.word	0x20000288
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d240 	.word	0x0800d240

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000028c 	.word	0x2000028c
 80001dc:	0800d240 	.word	0x0800d240

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b984 	b.w	8000f78 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f81a 	bl	8000cb0 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__popcountsi2>:
 8000c88:	0843      	lsrs	r3, r0, #1
 8000c8a:	f003 3355 	and.w	r3, r3, #1431655765	; 0x55555555
 8000c8e:	1ac0      	subs	r0, r0, r3
 8000c90:	0883      	lsrs	r3, r0, #2
 8000c92:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 8000c96:	f000 3033 	and.w	r0, r0, #858993459	; 0x33333333
 8000c9a:	4418      	add	r0, r3
 8000c9c:	eb00 1010 	add.w	r0, r0, r0, lsr #4
 8000ca0:	f000 300f 	and.w	r0, r0, #252645135	; 0xf0f0f0f
 8000ca4:	eb00 2000 	add.w	r0, r0, r0, lsl #8
 8000ca8:	eb00 4000 	add.w	r0, r0, r0, lsl #16
 8000cac:	0e00      	lsrs	r0, r0, #24
 8000cae:	4770      	bx	lr

08000cb0 <__udivmoddi4>:
 8000cb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb4:	9e08      	ldr	r6, [sp, #32]
 8000cb6:	460d      	mov	r5, r1
 8000cb8:	4604      	mov	r4, r0
 8000cba:	460f      	mov	r7, r1
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d14a      	bne.n	8000d56 <__udivmoddi4+0xa6>
 8000cc0:	428a      	cmp	r2, r1
 8000cc2:	4694      	mov	ip, r2
 8000cc4:	d965      	bls.n	8000d92 <__udivmoddi4+0xe2>
 8000cc6:	fab2 f382 	clz	r3, r2
 8000cca:	b143      	cbz	r3, 8000cde <__udivmoddi4+0x2e>
 8000ccc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd0:	f1c3 0220 	rsb	r2, r3, #32
 8000cd4:	409f      	lsls	r7, r3
 8000cd6:	fa20 f202 	lsr.w	r2, r0, r2
 8000cda:	4317      	orrs	r7, r2
 8000cdc:	409c      	lsls	r4, r3
 8000cde:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000ce2:	fa1f f58c 	uxth.w	r5, ip
 8000ce6:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cea:	0c22      	lsrs	r2, r4, #16
 8000cec:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cf4:	fb01 f005 	mul.w	r0, r1, r5
 8000cf8:	4290      	cmp	r0, r2
 8000cfa:	d90a      	bls.n	8000d12 <__udivmoddi4+0x62>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d04:	f080 811c 	bcs.w	8000f40 <__udivmoddi4+0x290>
 8000d08:	4290      	cmp	r0, r2
 8000d0a:	f240 8119 	bls.w	8000f40 <__udivmoddi4+0x290>
 8000d0e:	3902      	subs	r1, #2
 8000d10:	4462      	add	r2, ip
 8000d12:	1a12      	subs	r2, r2, r0
 8000d14:	b2a4      	uxth	r4, r4
 8000d16:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d1e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d22:	fb00 f505 	mul.w	r5, r0, r5
 8000d26:	42a5      	cmp	r5, r4
 8000d28:	d90a      	bls.n	8000d40 <__udivmoddi4+0x90>
 8000d2a:	eb1c 0404 	adds.w	r4, ip, r4
 8000d2e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d32:	f080 8107 	bcs.w	8000f44 <__udivmoddi4+0x294>
 8000d36:	42a5      	cmp	r5, r4
 8000d38:	f240 8104 	bls.w	8000f44 <__udivmoddi4+0x294>
 8000d3c:	4464      	add	r4, ip
 8000d3e:	3802      	subs	r0, #2
 8000d40:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d44:	1b64      	subs	r4, r4, r5
 8000d46:	2100      	movs	r1, #0
 8000d48:	b11e      	cbz	r6, 8000d52 <__udivmoddi4+0xa2>
 8000d4a:	40dc      	lsrs	r4, r3
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	e9c6 4300 	strd	r4, r3, [r6]
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	428b      	cmp	r3, r1
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0xbc>
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	f000 80ed 	beq.w	8000f3a <__udivmoddi4+0x28a>
 8000d60:	2100      	movs	r1, #0
 8000d62:	e9c6 0500 	strd	r0, r5, [r6]
 8000d66:	4608      	mov	r0, r1
 8000d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6c:	fab3 f183 	clz	r1, r3
 8000d70:	2900      	cmp	r1, #0
 8000d72:	d149      	bne.n	8000e08 <__udivmoddi4+0x158>
 8000d74:	42ab      	cmp	r3, r5
 8000d76:	d302      	bcc.n	8000d7e <__udivmoddi4+0xce>
 8000d78:	4282      	cmp	r2, r0
 8000d7a:	f200 80f8 	bhi.w	8000f6e <__udivmoddi4+0x2be>
 8000d7e:	1a84      	subs	r4, r0, r2
 8000d80:	eb65 0203 	sbc.w	r2, r5, r3
 8000d84:	2001      	movs	r0, #1
 8000d86:	4617      	mov	r7, r2
 8000d88:	2e00      	cmp	r6, #0
 8000d8a:	d0e2      	beq.n	8000d52 <__udivmoddi4+0xa2>
 8000d8c:	e9c6 4700 	strd	r4, r7, [r6]
 8000d90:	e7df      	b.n	8000d52 <__udivmoddi4+0xa2>
 8000d92:	b902      	cbnz	r2, 8000d96 <__udivmoddi4+0xe6>
 8000d94:	deff      	udf	#255	; 0xff
 8000d96:	fab2 f382 	clz	r3, r2
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f040 8090 	bne.w	8000ec0 <__udivmoddi4+0x210>
 8000da0:	1a8a      	subs	r2, r1, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f fe8c 	uxth.w	lr, ip
 8000daa:	2101      	movs	r1, #1
 8000dac:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db0:	fb07 2015 	mls	r0, r7, r5, r2
 8000db4:	0c22      	lsrs	r2, r4, #16
 8000db6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dba:	fb0e f005 	mul.w	r0, lr, r5
 8000dbe:	4290      	cmp	r0, r2
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x124>
 8000dc2:	eb1c 0202 	adds.w	r2, ip, r2
 8000dc6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x122>
 8000dcc:	4290      	cmp	r0, r2
 8000dce:	f200 80cb 	bhi.w	8000f68 <__udivmoddi4+0x2b8>
 8000dd2:	4645      	mov	r5, r8
 8000dd4:	1a12      	subs	r2, r2, r0
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ddc:	fb07 2210 	mls	r2, r7, r0, r2
 8000de0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000de4:	fb0e fe00 	mul.w	lr, lr, r0
 8000de8:	45a6      	cmp	lr, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x14e>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000df4:	d202      	bcs.n	8000dfc <__udivmoddi4+0x14c>
 8000df6:	45a6      	cmp	lr, r4
 8000df8:	f200 80bb 	bhi.w	8000f72 <__udivmoddi4+0x2c2>
 8000dfc:	4610      	mov	r0, r2
 8000dfe:	eba4 040e 	sub.w	r4, r4, lr
 8000e02:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e06:	e79f      	b.n	8000d48 <__udivmoddi4+0x98>
 8000e08:	f1c1 0720 	rsb	r7, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e12:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e16:	fa05 f401 	lsl.w	r4, r5, r1
 8000e1a:	fa20 f307 	lsr.w	r3, r0, r7
 8000e1e:	40fd      	lsrs	r5, r7
 8000e20:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e24:	4323      	orrs	r3, r4
 8000e26:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	fb09 5518 	mls	r5, r9, r8, r5
 8000e32:	0c1c      	lsrs	r4, r3, #16
 8000e34:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e38:	fb08 f50e 	mul.w	r5, r8, lr
 8000e3c:	42a5      	cmp	r5, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	fa00 f001 	lsl.w	r0, r0, r1
 8000e46:	d90b      	bls.n	8000e60 <__udivmoddi4+0x1b0>
 8000e48:	eb1c 0404 	adds.w	r4, ip, r4
 8000e4c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e50:	f080 8088 	bcs.w	8000f64 <__udivmoddi4+0x2b4>
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	f240 8085 	bls.w	8000f64 <__udivmoddi4+0x2b4>
 8000e5a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e5e:	4464      	add	r4, ip
 8000e60:	1b64      	subs	r4, r4, r5
 8000e62:	b29d      	uxth	r5, r3
 8000e64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e68:	fb09 4413 	mls	r4, r9, r3, r4
 8000e6c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e70:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x1da>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e80:	d26c      	bcs.n	8000f5c <__udivmoddi4+0x2ac>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	d96a      	bls.n	8000f5c <__udivmoddi4+0x2ac>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	4464      	add	r4, ip
 8000e8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e8e:	fba3 9502 	umull	r9, r5, r3, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	42ac      	cmp	r4, r5
 8000e98:	46c8      	mov	r8, r9
 8000e9a:	46ae      	mov	lr, r5
 8000e9c:	d356      	bcc.n	8000f4c <__udivmoddi4+0x29c>
 8000e9e:	d053      	beq.n	8000f48 <__udivmoddi4+0x298>
 8000ea0:	b156      	cbz	r6, 8000eb8 <__udivmoddi4+0x208>
 8000ea2:	ebb0 0208 	subs.w	r2, r0, r8
 8000ea6:	eb64 040e 	sbc.w	r4, r4, lr
 8000eaa:	fa04 f707 	lsl.w	r7, r4, r7
 8000eae:	40ca      	lsrs	r2, r1
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	4317      	orrs	r7, r2
 8000eb4:	e9c6 7400 	strd	r7, r4, [r6]
 8000eb8:	4618      	mov	r0, r3
 8000eba:	2100      	movs	r1, #0
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec0:	f1c3 0120 	rsb	r1, r3, #32
 8000ec4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ec8:	fa20 f201 	lsr.w	r2, r0, r1
 8000ecc:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed0:	409d      	lsls	r5, r3
 8000ed2:	432a      	orrs	r2, r5
 8000ed4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed8:	fa1f fe8c 	uxth.w	lr, ip
 8000edc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee0:	fb07 1510 	mls	r5, r7, r0, r1
 8000ee4:	0c11      	lsrs	r1, r2, #16
 8000ee6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eea:	fb00 f50e 	mul.w	r5, r0, lr
 8000eee:	428d      	cmp	r5, r1
 8000ef0:	fa04 f403 	lsl.w	r4, r4, r3
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x258>
 8000ef6:	eb1c 0101 	adds.w	r1, ip, r1
 8000efa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000efe:	d22f      	bcs.n	8000f60 <__udivmoddi4+0x2b0>
 8000f00:	428d      	cmp	r5, r1
 8000f02:	d92d      	bls.n	8000f60 <__udivmoddi4+0x2b0>
 8000f04:	3802      	subs	r0, #2
 8000f06:	4461      	add	r1, ip
 8000f08:	1b49      	subs	r1, r1, r5
 8000f0a:	b292      	uxth	r2, r2
 8000f0c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f10:	fb07 1115 	mls	r1, r7, r5, r1
 8000f14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f18:	fb05 f10e 	mul.w	r1, r5, lr
 8000f1c:	4291      	cmp	r1, r2
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x282>
 8000f20:	eb1c 0202 	adds.w	r2, ip, r2
 8000f24:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f28:	d216      	bcs.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2a:	4291      	cmp	r1, r2
 8000f2c:	d914      	bls.n	8000f58 <__udivmoddi4+0x2a8>
 8000f2e:	3d02      	subs	r5, #2
 8000f30:	4462      	add	r2, ip
 8000f32:	1a52      	subs	r2, r2, r1
 8000f34:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f38:	e738      	b.n	8000dac <__udivmoddi4+0xfc>
 8000f3a:	4631      	mov	r1, r6
 8000f3c:	4630      	mov	r0, r6
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xa2>
 8000f40:	4639      	mov	r1, r7
 8000f42:	e6e6      	b.n	8000d12 <__udivmoddi4+0x62>
 8000f44:	4610      	mov	r0, r2
 8000f46:	e6fb      	b.n	8000d40 <__udivmoddi4+0x90>
 8000f48:	4548      	cmp	r0, r9
 8000f4a:	d2a9      	bcs.n	8000ea0 <__udivmoddi4+0x1f0>
 8000f4c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f50:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f54:	3b01      	subs	r3, #1
 8000f56:	e7a3      	b.n	8000ea0 <__udivmoddi4+0x1f0>
 8000f58:	4645      	mov	r5, r8
 8000f5a:	e7ea      	b.n	8000f32 <__udivmoddi4+0x282>
 8000f5c:	462b      	mov	r3, r5
 8000f5e:	e794      	b.n	8000e8a <__udivmoddi4+0x1da>
 8000f60:	4640      	mov	r0, r8
 8000f62:	e7d1      	b.n	8000f08 <__udivmoddi4+0x258>
 8000f64:	46d0      	mov	r8, sl
 8000f66:	e77b      	b.n	8000e60 <__udivmoddi4+0x1b0>
 8000f68:	3d02      	subs	r5, #2
 8000f6a:	4462      	add	r2, ip
 8000f6c:	e732      	b.n	8000dd4 <__udivmoddi4+0x124>
 8000f6e:	4608      	mov	r0, r1
 8000f70:	e70a      	b.n	8000d88 <__udivmoddi4+0xd8>
 8000f72:	4464      	add	r4, ip
 8000f74:	3802      	subs	r0, #2
 8000f76:	e742      	b.n	8000dfe <__udivmoddi4+0x14e>

08000f78 <__aeabi_idiv0>:
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4907      	ldr	r1, [pc, #28]	; (8001018 <__NVIC_EnableIRQ+0x38>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000e100 	.word	0xe000e100

0800101c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	2b00      	cmp	r3, #0
 800102e:	db0a      	blt.n	8001046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	490c      	ldr	r1, [pc, #48]	; (8001068 <__NVIC_SetPriority+0x4c>)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	0112      	lsls	r2, r2, #4
 800103c:	b2d2      	uxtb	r2, r2
 800103e:	440b      	add	r3, r1
 8001040:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001044:	e00a      	b.n	800105c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4908      	ldr	r1, [pc, #32]	; (800106c <__NVIC_SetPriority+0x50>)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 030f 	and.w	r3, r3, #15
 8001052:	3b04      	subs	r3, #4
 8001054:	0112      	lsls	r2, r2, #4
 8001056:	b2d2      	uxtb	r2, r2
 8001058:	440b      	add	r3, r1
 800105a:	761a      	strb	r2, [r3, #24]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	e000e100 	.word	0xe000e100
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	; 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f1c3 0307 	rsb	r3, r3, #7
 800108a:	2b04      	cmp	r3, #4
 800108c:	bf28      	it	cs
 800108e:	2304      	movcs	r3, #4
 8001090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3304      	adds	r3, #4
 8001096:	2b06      	cmp	r3, #6
 8001098:	d902      	bls.n	80010a0 <NVIC_EncodePriority+0x30>
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3b03      	subs	r3, #3
 800109e:	e000      	b.n	80010a2 <NVIC_EncodePriority+0x32>
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43da      	mvns	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	401a      	ands	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fa01 f303 	lsl.w	r3, r1, r3
 80010c2:	43d9      	mvns	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	4313      	orrs	r3, r2
         );
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3724      	adds	r7, #36	; 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010d6:	b480      	push	{r7}
 80010d8:	b089      	sub	sp, #36	; 0x24
 80010da:	af00      	add	r7, sp, #0
 80010dc:	60f8      	str	r0, [r7, #12]
 80010de:	60b9      	str	r1, [r7, #8]
 80010e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	332c      	adds	r3, #44	; 0x2c
 80010e6:	4619      	mov	r1, r3
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010ee:	f44f 7240 	mov.w	r2, #768	; 0x300
 80010f2:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	fa92 f2a2 	rbit	r2, r2
 80010fa:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	fab2 f282 	clz	r2, r2
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	40d3      	lsrs	r3, r2
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	440b      	add	r3, r1
 800110a:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	68bb      	ldr	r3, [r7, #8]
 8001112:	f003 031f 	and.w	r3, r3, #31
 8001116:	211f      	movs	r1, #31
 8001118:	fa01 f303 	lsl.w	r3, r1, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	401a      	ands	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f003 011f 	and.w	r1, r3, #31
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	f003 031f 	and.w	r3, r3, #31
 800112c:	fa01 f303 	lsl.w	r3, r1, r3
 8001130:	431a      	orrs	r2, r3
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001136:	bf00      	nop
 8001138:	3724      	adds	r7, #36	; 0x24
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8001142:	b480      	push	{r7}
 8001144:	b083      	sub	sp, #12
 8001146:	af00      	add	r7, sp, #0
 8001148:	6078      	str	r0, [r7, #4]
 800114a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	431a      	orrs	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	609a      	str	r2, [r3, #8]
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001168:	b480      	push	{r7}
 800116a:	b08d      	sub	sp, #52	; 0x34
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	330c      	adds	r3, #12
 8001178:	4619      	mov	r1, r3
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001180:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001184:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	fa92 f2a2 	rbit	r2, r2
 800118c:	617a      	str	r2, [r7, #20]
  return result;
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	fab2 f282 	clz	r2, r2
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	40d3      	lsrs	r3, r2
 8001198:	009b      	lsls	r3, r3, #2
 800119a:	440b      	add	r3, r1
 800119c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 800119e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	68bb      	ldr	r3, [r7, #8]
 80011a4:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80011a8:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80011ac:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ae:	6a39      	ldr	r1, [r7, #32]
 80011b0:	fa91 f1a1 	rbit	r1, r1
 80011b4:	61f9      	str	r1, [r7, #28]
  return result;
 80011b6:	69f9      	ldr	r1, [r7, #28]
 80011b8:	fab1 f181 	clz	r1, r1
 80011bc:	b2c9      	uxtb	r1, r1
 80011be:	40cb      	lsrs	r3, r1
 80011c0:	2107      	movs	r1, #7
 80011c2:	fa01 f303 	lsl.w	r3, r1, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	401a      	ands	r2, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80011d0:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80011d4:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011d8:	fa91 f1a1 	rbit	r1, r1
 80011dc:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 80011de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80011e0:	fab1 f181 	clz	r1, r1
 80011e4:	b2c9      	uxtb	r1, r1
 80011e6:	40cb      	lsrs	r3, r1
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	fa01 f303 	lsl.w	r3, r1, r3
 80011ee:	431a      	orrs	r2, r3
 80011f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011f2:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 80011f4:	bf00      	nop
 80011f6:	3734      	adds	r7, #52	; 0x34
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	601a      	str	r2, [r3, #0]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	68db      	ldr	r3, [r3, #12]
 800124e:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	431a      	orrs	r2, r3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	60da      	str	r2, [r3, #12]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	68db      	ldr	r3, [r3, #12]
 8001272:	f023 0201 	bic.w	r2, r3, #1
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	60da      	str	r2, [r3, #12]
}
 800127a:	bf00      	nop
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <LL_RCC_HSI_Enable+0x1c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a04      	ldr	r2, [pc, #16]	; (80012a4 <LL_RCC_HSI_Enable+0x1c>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6013      	str	r3, [r2, #0]
}
 8001298:	bf00      	nop
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800

080012a8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <LL_RCC_HSI_IsReady+0x20>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	bf0c      	ite	eq
 80012b8:	2301      	moveq	r3, #1
 80012ba:	2300      	movne	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
}
 80012be:	4618      	mov	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	40023800 	.word	0x40023800

080012cc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80012d4:	4b07      	ldr	r3, [pc, #28]	; (80012f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	00db      	lsls	r3, r3, #3
 80012e0:	4904      	ldr	r1, [pc, #16]	; (80012f4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80012e2:	4313      	orrs	r3, r2
 80012e4:	600b      	str	r3, [r1, #0]
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40023800 	.word	0x40023800

080012f8 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001300:	4b06      	ldr	r3, [pc, #24]	; (800131c <LL_RCC_SetSysClkSource+0x24>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f023 0203 	bic.w	r2, r3, #3
 8001308:	4904      	ldr	r1, [pc, #16]	; (800131c <LL_RCC_SetSysClkSource+0x24>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4313      	orrs	r3, r2
 800130e:	608b      	str	r3, [r1, #8]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	40023800 	.word	0x40023800

08001320 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001324:	4b04      	ldr	r3, [pc, #16]	; (8001338 <LL_RCC_GetSysClkSource+0x18>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 030c 	and.w	r3, r3, #12
}
 800132c:	4618      	mov	r0, r3
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800

0800133c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001344:	4b06      	ldr	r3, [pc, #24]	; (8001360 <LL_RCC_SetAHBPrescaler+0x24>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800134c:	4904      	ldr	r1, [pc, #16]	; (8001360 <LL_RCC_SetAHBPrescaler+0x24>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	4313      	orrs	r3, r2
 8001352:	608b      	str	r3, [r1, #8]
}
 8001354:	bf00      	nop
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	40023800 	.word	0x40023800

08001364 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <LL_RCC_SetAPB1Prescaler+0x24>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001374:	4904      	ldr	r1, [pc, #16]	; (8001388 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	608b      	str	r3, [r1, #8]
}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	40023800 	.word	0x40023800

0800138c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001394:	4b06      	ldr	r3, [pc, #24]	; (80013b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800139c:	4904      	ldr	r1, [pc, #16]	; (80013b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4313      	orrs	r3, r2
 80013a2:	608b      	str	r3, [r1, #8]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	40023800 	.word	0x40023800

080013b4 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80013bc:	4b07      	ldr	r3, [pc, #28]	; (80013dc <LL_RCC_SetTIMPrescaler+0x28>)
 80013be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013c2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80013c6:	4905      	ldr	r1, [pc, #20]	; (80013dc <LL_RCC_SetTIMPrescaler+0x28>)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	4313      	orrs	r3, r2
 80013cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	40023800 	.word	0x40023800

080013e0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80013e4:	4b05      	ldr	r3, [pc, #20]	; (80013fc <LL_RCC_PLL_Enable+0x1c>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a04      	ldr	r2, [pc, #16]	; (80013fc <LL_RCC_PLL_Enable+0x1c>)
 80013ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013ee:	6013      	str	r3, [r2, #0]
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800

08001400 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001404:	4b07      	ldr	r3, [pc, #28]	; (8001424 <LL_RCC_PLL_IsReady+0x24>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001410:	bf0c      	ite	eq
 8001412:	2301      	moveq	r3, #1
 8001414:	2300      	movne	r3, #0
 8001416:	b2db      	uxtb	r3, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	60f8      	str	r0, [r7, #12]
 8001430:	60b9      	str	r1, [r7, #8]
 8001432:	607a      	str	r2, [r7, #4]
 8001434:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001436:	4b0d      	ldr	r3, [pc, #52]	; (800146c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001438:	685a      	ldr	r2, [r3, #4]
 800143a:	4b0d      	ldr	r3, [pc, #52]	; (8001470 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800143c:	4013      	ands	r3, r2
 800143e:	68f9      	ldr	r1, [r7, #12]
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	4311      	orrs	r1, r2
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	0192      	lsls	r2, r2, #6
 8001448:	430a      	orrs	r2, r1
 800144a:	4908      	ldr	r1, [pc, #32]	; (800146c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800144c:	4313      	orrs	r3, r2
 800144e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001450:	4b06      	ldr	r3, [pc, #24]	; (800146c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001458:	4904      	ldr	r1, [pc, #16]	; (800146c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	4313      	orrs	r3, r2
 800145e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001460:	bf00      	nop
 8001462:	3714      	adds	r7, #20
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	40023800 	.word	0x40023800
 8001470:	ffbf8000 	.word	0xffbf8000

08001474 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800147e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001480:	4907      	ldr	r1, [pc, #28]	; (80014a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4313      	orrs	r3, r2
 8001486:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001488:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800148a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4013      	ands	r3, r2
 8001490:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	bf00      	nop
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	40023800 	.word	0x40023800

080014a4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80014ac:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b0:	4907      	ldr	r1, [pc, #28]	; (80014d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80014b8:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80014ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4013      	ands	r3, r2
 80014c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	40023800 	.word	0x40023800

080014d4 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <LL_APB2_GRP1_EnableClock+0x2c>)
 80014de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014e0:	4907      	ldr	r1, [pc, #28]	; (8001500 <LL_APB2_GRP1_EnableClock+0x2c>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4313      	orrs	r3, r2
 80014e6:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80014e8:	4b05      	ldr	r3, [pc, #20]	; (8001500 <LL_APB2_GRP1_EnableClock+0x2c>)
 80014ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	4013      	ands	r3, r2
 80014f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014f2:	68fb      	ldr	r3, [r7, #12]
}
 80014f4:	bf00      	nop
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr
 8001500:	40023800 	.word	0x40023800

08001504 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800150e:	4a13      	ldr	r2, [pc, #76]	; (800155c <LL_SYSCFG_SetEXTISource+0x58>)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	3302      	adds	r3, #2
 8001516:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	0c1b      	lsrs	r3, r3, #16
 800151e:	43db      	mvns	r3, r3
 8001520:	ea02 0103 	and.w	r1, r2, r3
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	0c1b      	lsrs	r3, r3, #16
 8001528:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	fa93 f3a3 	rbit	r3, r3
 8001530:	60bb      	str	r3, [r7, #8]
  return result;
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	fab3 f383 	clz	r3, r3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	461a      	mov	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	fa03 f202 	lsl.w	r2, r3, r2
 8001542:	4806      	ldr	r0, [pc, #24]	; (800155c <LL_SYSCFG_SetEXTISource+0x58>)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	430a      	orrs	r2, r1
 800154a:	3302      	adds	r3, #2
 800154c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	40013800 	.word	0x40013800

08001560 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <LL_FLASH_SetLatency+0x24>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f023 0207 	bic.w	r2, r3, #7
 8001570:	4904      	ldr	r1, [pc, #16]	; (8001584 <LL_FLASH_SetLatency+0x24>)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4313      	orrs	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
}
 8001578:	bf00      	nop
 800157a:	370c      	adds	r7, #12
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40023c00 	.word	0x40023c00

08001588 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800158c:	4b04      	ldr	r3, [pc, #16]	; (80015a0 <LL_FLASH_GetLatency+0x18>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0307 	and.w	r3, r3, #7
}
 8001594:	4618      	mov	r0, r3
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40023c00 	.word	0x40023c00

080015a4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80015b4:	4904      	ldr	r1, [pc, #16]	; (80015c8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	40007000 	.word	0x40007000

080015cc <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 80015d0:	4b07      	ldr	r3, [pc, #28]	; (80015f0 <LL_PWR_IsActiveFlag_VOS+0x24>)
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015dc:	bf0c      	ite	eq
 80015de:	2301      	moveq	r3, #1
 80015e0:	2300      	movne	r3, #0
 80015e2:	b2db      	uxtb	r3, r3
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40007000 	.word	0x40007000

080015f4 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	f023 0210 	bic.w	r2, r3, #16
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	431a      	orrs	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	605a      	str	r2, [r3, #4]
}
 800160e:	bf00      	nop
 8001610:	370c      	adds	r7, #12
 8001612:	46bd      	mov	sp, r7
 8001614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001618:	4770      	bx	lr

0800161a <LL_TIM_SetOnePulseMode>:
  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
 8001622:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f023 0208 	bic.w	r2, r3, #8
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	431a      	orrs	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	601a      	str	r2, [r3, #0]
}
 8001634:	bf00      	nop
 8001636:	370c      	adds	r7, #12
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	601a      	str	r2, [r3, #0]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_TIM_OC_DisableFast>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d01c      	beq.n	80016aa <LL_TIM_OC_DisableFast+0x4a>
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b04      	cmp	r3, #4
 8001674:	d017      	beq.n	80016a6 <LL_TIM_OC_DisableFast+0x46>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	2b10      	cmp	r3, #16
 800167a:	d012      	beq.n	80016a2 <LL_TIM_OC_DisableFast+0x42>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	2b40      	cmp	r3, #64	; 0x40
 8001680:	d00d      	beq.n	800169e <LL_TIM_OC_DisableFast+0x3e>
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001688:	d007      	beq.n	800169a <LL_TIM_OC_DisableFast+0x3a>
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001690:	d101      	bne.n	8001696 <LL_TIM_OC_DisableFast+0x36>
 8001692:	2305      	movs	r3, #5
 8001694:	e00a      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 8001696:	2306      	movs	r3, #6
 8001698:	e008      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 800169a:	2304      	movs	r3, #4
 800169c:	e006      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 800169e:	2303      	movs	r3, #3
 80016a0:	e004      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 80016a2:	2302      	movs	r3, #2
 80016a4:	e002      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <LL_TIM_OC_DisableFast+0x4c>
 80016aa:	2300      	movs	r3, #0
 80016ac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3318      	adds	r3, #24
 80016b2:	4619      	mov	r1, r3
 80016b4:	7bfb      	ldrb	r3, [r7, #15]
 80016b6:	4a0b      	ldr	r2, [pc, #44]	; (80016e4 <LL_TIM_OC_DisableFast+0x84>)
 80016b8:	5cd3      	ldrb	r3, [r2, r3]
 80016ba:	440b      	add	r3, r1
 80016bc:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	4908      	ldr	r1, [pc, #32]	; (80016e8 <LL_TIM_OC_DisableFast+0x88>)
 80016c6:	5ccb      	ldrb	r3, [r1, r3]
 80016c8:	4619      	mov	r1, r3
 80016ca:	2304      	movs	r3, #4
 80016cc:	408b      	lsls	r3, r1
 80016ce:	43db      	mvns	r3, r3
 80016d0:	401a      	ands	r2, r3
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	601a      	str	r2, [r3, #0]

}
 80016d6:	bf00      	nop
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	0800db34 	.word	0x0800db34
 80016e8:	0800db3c 	.word	0x0800db3c

080016ec <LL_TIM_OC_EnablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH3
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b085      	sub	sp, #20
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d01c      	beq.n	8001736 <LL_TIM_OC_EnablePreload+0x4a>
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	2b04      	cmp	r3, #4
 8001700:	d017      	beq.n	8001732 <LL_TIM_OC_EnablePreload+0x46>
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	2b10      	cmp	r3, #16
 8001706:	d012      	beq.n	800172e <LL_TIM_OC_EnablePreload+0x42>
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	2b40      	cmp	r3, #64	; 0x40
 800170c:	d00d      	beq.n	800172a <LL_TIM_OC_EnablePreload+0x3e>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001714:	d007      	beq.n	8001726 <LL_TIM_OC_EnablePreload+0x3a>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800171c:	d101      	bne.n	8001722 <LL_TIM_OC_EnablePreload+0x36>
 800171e:	2305      	movs	r3, #5
 8001720:	e00a      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 8001722:	2306      	movs	r3, #6
 8001724:	e008      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 8001726:	2304      	movs	r3, #4
 8001728:	e006      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 800172a:	2303      	movs	r3, #3
 800172c:	e004      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 800172e:	2302      	movs	r3, #2
 8001730:	e002      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <LL_TIM_OC_EnablePreload+0x4c>
 8001736:	2300      	movs	r3, #0
 8001738:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3318      	adds	r3, #24
 800173e:	4619      	mov	r1, r3
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	4a0a      	ldr	r2, [pc, #40]	; (800176c <LL_TIM_OC_EnablePreload+0x80>)
 8001744:	5cd3      	ldrb	r3, [r2, r3]
 8001746:	440b      	add	r3, r1
 8001748:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	4907      	ldr	r1, [pc, #28]	; (8001770 <LL_TIM_OC_EnablePreload+0x84>)
 8001752:	5ccb      	ldrb	r3, [r1, r3]
 8001754:	4619      	mov	r1, r3
 8001756:	2308      	movs	r3, #8
 8001758:	408b      	lsls	r3, r1
 800175a:	431a      	orrs	r2, r3
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	601a      	str	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	0800db34 	.word	0x0800db34
 8001770:	0800db3c 	.word	0x0800db3c

08001774 <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 8001774:	b480      	push	{r7}
 8001776:	b087      	sub	sp, #28
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	2b01      	cmp	r3, #1
 8001784:	d01c      	beq.n	80017c0 <LL_TIM_IC_SetActiveInput+0x4c>
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	2b04      	cmp	r3, #4
 800178a:	d017      	beq.n	80017bc <LL_TIM_IC_SetActiveInput+0x48>
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	2b10      	cmp	r3, #16
 8001790:	d012      	beq.n	80017b8 <LL_TIM_IC_SetActiveInput+0x44>
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	2b40      	cmp	r3, #64	; 0x40
 8001796:	d00d      	beq.n	80017b4 <LL_TIM_IC_SetActiveInput+0x40>
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800179e:	d007      	beq.n	80017b0 <LL_TIM_IC_SetActiveInput+0x3c>
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017a6:	d101      	bne.n	80017ac <LL_TIM_IC_SetActiveInput+0x38>
 80017a8:	2305      	movs	r3, #5
 80017aa:	e00a      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017ac:	2306      	movs	r3, #6
 80017ae:	e008      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017b0:	2304      	movs	r3, #4
 80017b2:	e006      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017b4:	2303      	movs	r3, #3
 80017b6:	e004      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017b8:	2302      	movs	r3, #2
 80017ba:	e002      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017bc:	2301      	movs	r3, #1
 80017be:	e000      	b.n	80017c2 <LL_TIM_IC_SetActiveInput+0x4e>
 80017c0:	2300      	movs	r3, #0
 80017c2:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	3318      	adds	r3, #24
 80017c8:	4619      	mov	r1, r3
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	4a0e      	ldr	r2, [pc, #56]	; (8001808 <LL_TIM_IC_SetActiveInput+0x94>)
 80017ce:	5cd3      	ldrb	r3, [r2, r3]
 80017d0:	440b      	add	r3, r1
 80017d2:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
 80017da:	490c      	ldr	r1, [pc, #48]	; (800180c <LL_TIM_IC_SetActiveInput+0x98>)
 80017dc:	5ccb      	ldrb	r3, [r1, r3]
 80017de:	4619      	mov	r1, r3
 80017e0:	2303      	movs	r3, #3
 80017e2:	408b      	lsls	r3, r1
 80017e4:	43db      	mvns	r3, r3
 80017e6:	401a      	ands	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	0c1b      	lsrs	r3, r3, #16
 80017ec:	7df9      	ldrb	r1, [r7, #23]
 80017ee:	4807      	ldr	r0, [pc, #28]	; (800180c <LL_TIM_IC_SetActiveInput+0x98>)
 80017f0:	5c41      	ldrb	r1, [r0, r1]
 80017f2:	408b      	lsls	r3, r1
 80017f4:	431a      	orrs	r2, r3
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	601a      	str	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	371c      	adds	r7, #28
 80017fe:	46bd      	mov	sp, r7
 8001800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	0800db34 	.word	0x0800db34
 800180c:	0800db44 	.word	0x0800db44

08001810 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8001810:	b480      	push	{r7}
 8001812:	b087      	sub	sp, #28
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d01c      	beq.n	800185c <LL_TIM_IC_SetPrescaler+0x4c>
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2b04      	cmp	r3, #4
 8001826:	d017      	beq.n	8001858 <LL_TIM_IC_SetPrescaler+0x48>
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	2b10      	cmp	r3, #16
 800182c:	d012      	beq.n	8001854 <LL_TIM_IC_SetPrescaler+0x44>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2b40      	cmp	r3, #64	; 0x40
 8001832:	d00d      	beq.n	8001850 <LL_TIM_IC_SetPrescaler+0x40>
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800183a:	d007      	beq.n	800184c <LL_TIM_IC_SetPrescaler+0x3c>
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001842:	d101      	bne.n	8001848 <LL_TIM_IC_SetPrescaler+0x38>
 8001844:	2305      	movs	r3, #5
 8001846:	e00a      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 8001848:	2306      	movs	r3, #6
 800184a:	e008      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 800184c:	2304      	movs	r3, #4
 800184e:	e006      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 8001850:	2303      	movs	r3, #3
 8001852:	e004      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 8001854:	2302      	movs	r3, #2
 8001856:	e002      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 8001858:	2301      	movs	r3, #1
 800185a:	e000      	b.n	800185e <LL_TIM_IC_SetPrescaler+0x4e>
 800185c:	2300      	movs	r3, #0
 800185e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	3318      	adds	r3, #24
 8001864:	4619      	mov	r1, r3
 8001866:	7dfb      	ldrb	r3, [r7, #23]
 8001868:	4a0e      	ldr	r2, [pc, #56]	; (80018a4 <LL_TIM_IC_SetPrescaler+0x94>)
 800186a:	5cd3      	ldrb	r3, [r2, r3]
 800186c:	440b      	add	r3, r1
 800186e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	7dfb      	ldrb	r3, [r7, #23]
 8001876:	490c      	ldr	r1, [pc, #48]	; (80018a8 <LL_TIM_IC_SetPrescaler+0x98>)
 8001878:	5ccb      	ldrb	r3, [r1, r3]
 800187a:	4619      	mov	r1, r3
 800187c:	230c      	movs	r3, #12
 800187e:	408b      	lsls	r3, r1
 8001880:	43db      	mvns	r3, r3
 8001882:	401a      	ands	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	0c1b      	lsrs	r3, r3, #16
 8001888:	7df9      	ldrb	r1, [r7, #23]
 800188a:	4807      	ldr	r0, [pc, #28]	; (80018a8 <LL_TIM_IC_SetPrescaler+0x98>)
 800188c:	5c41      	ldrb	r1, [r0, r1]
 800188e:	408b      	lsls	r3, r1
 8001890:	431a      	orrs	r2, r3
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	601a      	str	r2, [r3, #0]
}
 8001896:	bf00      	nop
 8001898:	371c      	adds	r7, #28
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	0800db34 	.word	0x0800db34
 80018a8:	0800db44 	.word	0x0800db44

080018ac <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b087      	sub	sp, #28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	60f8      	str	r0, [r7, #12]
 80018b4:	60b9      	str	r1, [r7, #8]
 80018b6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d01c      	beq.n	80018f8 <LL_TIM_IC_SetFilter+0x4c>
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	2b04      	cmp	r3, #4
 80018c2:	d017      	beq.n	80018f4 <LL_TIM_IC_SetFilter+0x48>
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	2b10      	cmp	r3, #16
 80018c8:	d012      	beq.n	80018f0 <LL_TIM_IC_SetFilter+0x44>
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	2b40      	cmp	r3, #64	; 0x40
 80018ce:	d00d      	beq.n	80018ec <LL_TIM_IC_SetFilter+0x40>
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018d6:	d007      	beq.n	80018e8 <LL_TIM_IC_SetFilter+0x3c>
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018de:	d101      	bne.n	80018e4 <LL_TIM_IC_SetFilter+0x38>
 80018e0:	2305      	movs	r3, #5
 80018e2:	e00a      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018e4:	2306      	movs	r3, #6
 80018e6:	e008      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018e8:	2304      	movs	r3, #4
 80018ea:	e006      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018ec:	2303      	movs	r3, #3
 80018ee:	e004      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e002      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018f4:	2301      	movs	r3, #1
 80018f6:	e000      	b.n	80018fa <LL_TIM_IC_SetFilter+0x4e>
 80018f8:	2300      	movs	r3, #0
 80018fa:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	3318      	adds	r3, #24
 8001900:	4619      	mov	r1, r3
 8001902:	7dfb      	ldrb	r3, [r7, #23]
 8001904:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <LL_TIM_IC_SetFilter+0x94>)
 8001906:	5cd3      	ldrb	r3, [r2, r3]
 8001908:	440b      	add	r3, r1
 800190a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	7dfb      	ldrb	r3, [r7, #23]
 8001912:	490c      	ldr	r1, [pc, #48]	; (8001944 <LL_TIM_IC_SetFilter+0x98>)
 8001914:	5ccb      	ldrb	r3, [r1, r3]
 8001916:	4619      	mov	r1, r3
 8001918:	23f0      	movs	r3, #240	; 0xf0
 800191a:	408b      	lsls	r3, r1
 800191c:	43db      	mvns	r3, r3
 800191e:	401a      	ands	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	0c1b      	lsrs	r3, r3, #16
 8001924:	7df9      	ldrb	r1, [r7, #23]
 8001926:	4807      	ldr	r0, [pc, #28]	; (8001944 <LL_TIM_IC_SetFilter+0x98>)
 8001928:	5c41      	ldrb	r1, [r0, r1]
 800192a:	408b      	lsls	r3, r1
 800192c:	431a      	orrs	r2, r3
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	601a      	str	r2, [r3, #0]
}
 8001932:	bf00      	nop
 8001934:	371c      	adds	r7, #28
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	0800db34 	.word	0x0800db34
 8001944:	0800db44 	.word	0x0800db44

08001948 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8001948:	b480      	push	{r7}
 800194a:	b087      	sub	sp, #28
 800194c:	af00      	add	r7, sp, #0
 800194e:	60f8      	str	r0, [r7, #12]
 8001950:	60b9      	str	r1, [r7, #8]
 8001952:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d01c      	beq.n	8001994 <LL_TIM_IC_SetPolarity+0x4c>
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	2b04      	cmp	r3, #4
 800195e:	d017      	beq.n	8001990 <LL_TIM_IC_SetPolarity+0x48>
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	2b10      	cmp	r3, #16
 8001964:	d012      	beq.n	800198c <LL_TIM_IC_SetPolarity+0x44>
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	2b40      	cmp	r3, #64	; 0x40
 800196a:	d00d      	beq.n	8001988 <LL_TIM_IC_SetPolarity+0x40>
 800196c:	68bb      	ldr	r3, [r7, #8]
 800196e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001972:	d007      	beq.n	8001984 <LL_TIM_IC_SetPolarity+0x3c>
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800197a:	d101      	bne.n	8001980 <LL_TIM_IC_SetPolarity+0x38>
 800197c:	2305      	movs	r3, #5
 800197e:	e00a      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 8001980:	2306      	movs	r3, #6
 8001982:	e008      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 8001984:	2304      	movs	r3, #4
 8001986:	e006      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 8001988:	2303      	movs	r3, #3
 800198a:	e004      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 800198c:	2302      	movs	r3, #2
 800198e:	e002      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <LL_TIM_IC_SetPolarity+0x4e>
 8001994:	2300      	movs	r3, #0
 8001996:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	6a1a      	ldr	r2, [r3, #32]
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	490b      	ldr	r1, [pc, #44]	; (80019cc <LL_TIM_IC_SetPolarity+0x84>)
 80019a0:	5ccb      	ldrb	r3, [r1, r3]
 80019a2:	4619      	mov	r1, r3
 80019a4:	230a      	movs	r3, #10
 80019a6:	408b      	lsls	r3, r1
 80019a8:	43db      	mvns	r3, r3
 80019aa:	401a      	ands	r2, r3
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
 80019ae:	4907      	ldr	r1, [pc, #28]	; (80019cc <LL_TIM_IC_SetPolarity+0x84>)
 80019b0:	5ccb      	ldrb	r3, [r1, r3]
 80019b2:	4619      	mov	r1, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	408b      	lsls	r3, r1
 80019b8:	431a      	orrs	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 80019be:	bf00      	nop
 80019c0:	371c      	adds	r7, #28
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	0800db4c 	.word	0x0800db4c

080019d0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80019e2:	f023 0307 	bic.w	r3, r3, #7
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	431a      	orrs	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	609a      	str	r2, [r3, #8]
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f023 0207 	bic.w	r2, r3, #7
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	431a      	orrs	r2, r3
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	609a      	str	r2, [r3, #8]
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	431a      	orrs	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	605a      	str	r2, [r3, #4]
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr

08001a46 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001a46:	b480      	push	{r7}
 8001a48:	b083      	sub	sp, #12
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	609a      	str	r2, [r3, #8]
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr

08001a66 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b083      	sub	sp, #12
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	60da      	str	r2, [r3, #12]
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	691b      	ldr	r3, [r3, #16]
 8001a92:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	695b      	ldr	r3, [r3, #20]
 8001a9e:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	615a      	str	r2, [r3, #20]
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b089      	sub	sp, #36	; 0x24
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	60f8      	str	r0, [r7, #12]
 8001aba:	60b9      	str	r1, [r7, #8]
 8001abc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	fa93 f3a3 	rbit	r3, r3
 8001acc:	613b      	str	r3, [r7, #16]
  return result;
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	fab3 f383 	clz	r3, r3
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	005b      	lsls	r3, r3, #1
 8001ad8:	2103      	movs	r1, #3
 8001ada:	fa01 f303 	lsl.w	r3, r1, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	401a      	ands	r2, r3
 8001ae2:	68bb      	ldr	r3, [r7, #8]
 8001ae4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	fa93 f3a3 	rbit	r3, r3
 8001aec:	61bb      	str	r3, [r7, #24]
  return result;
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	fab3 f383 	clz	r3, r3
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	6879      	ldr	r1, [r7, #4]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	431a      	orrs	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	601a      	str	r2, [r3, #0]
}
 8001b04:	bf00      	nop
 8001b06:	3724      	adds	r7, #36	; 0x24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b089      	sub	sp, #36	; 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	fa93 f3a3 	rbit	r3, r3
 8001b2a:	613b      	str	r3, [r7, #16]
  return result;
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	fab3 f383 	clz	r3, r3
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	2103      	movs	r1, #3
 8001b38:	fa01 f303 	lsl.w	r3, r1, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	401a      	ands	r2, r3
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	fa93 f3a3 	rbit	r3, r3
 8001b4a:	61bb      	str	r3, [r7, #24]
  return result;
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	fab3 f383 	clz	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	60da      	str	r2, [r3, #12]
}
 8001b62:	bf00      	nop
 8001b64:	3724      	adds	r7, #36	; 0x24
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr

08001b6e <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	041a      	lsls	r2, r3, #16
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	619a      	str	r2, [r3, #24]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001b90:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b94:	f7ff fc9e 	bl	80014d4 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001b98:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001b9c:	f7ff fc82 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ba0:	2007      	movs	r0, #7
 8001ba2:	f7ff f9eb 	bl	8000f7c <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ba6:	f000 f81b 	bl	8001be0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001baa:	f000 fc69 	bl	8002480 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001bae:	f000 f865 	bl	8001c7c <MX_ADC1_Init>
  MX_I2C3_Init();
 8001bb2:	f000 f8e1 	bl	8001d78 <MX_I2C3_Init>
  MX_TIM2_Init();
 8001bb6:	f000 f9a1 	bl	8001efc <MX_TIM2_Init>
  MX_TIM3_Init();
 8001bba:	f000 f9d7 	bl	8001f6c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001bbe:	f000 fa4f 	bl	8002060 <MX_TIM4_Init>
  MX_TIM5_Init();
 8001bc2:	f000 fac7 	bl	8002154 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001bc6:	f000 fc0b 	bl	80023e0 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8001bca:	f000 fb03 	bl	80021d4 <MX_TIM9_Init>
  MX_SPI2_Init();
 8001bce:	f000 f941 	bl	8001e54 <MX_SPI2_Init>
  MX_TIM10_Init();
 8001bd2:	f000 fb39 	bl	8002248 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001bd6:	f000 fb9d 	bl	8002314 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  Init();
 8001bda:	f005 fce3 	bl	80075a4 <Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001bde:	e7fe      	b.n	8001bde <main+0x52>

08001be0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 8001be4:	2003      	movs	r0, #3
 8001be6:	f7ff fcbb 	bl	8001560 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8001bea:	bf00      	nop
 8001bec:	f7ff fccc 	bl	8001588 <LL_FLASH_GetLatency>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d1fa      	bne.n	8001bec <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001bf6:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8001bfa:	f7ff fcd3 	bl	80015a4 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8001bfe:	2010      	movs	r0, #16
 8001c00:	f7ff fb64 	bl	80012cc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8001c04:	f7ff fb40 	bl	8001288 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001c08:	bf00      	nop
 8001c0a:	f7ff fb4d 	bl	80012a8 <LL_RCC_HSI_IsReady>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d1fa      	bne.n	8001c0a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 8001c14:	2300      	movs	r3, #0
 8001c16:	2264      	movs	r2, #100	; 0x64
 8001c18:	2108      	movs	r1, #8
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	f7ff fc04 	bl	8001428 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001c20:	f7ff fbde 	bl	80013e0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001c24:	bf00      	nop
 8001c26:	f7ff fbeb 	bl	8001400 <LL_RCC_PLL_IsReady>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d1fa      	bne.n	8001c26 <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001c30:	bf00      	nop
 8001c32:	f7ff fccb 	bl	80015cc <LL_PWR_IsActiveFlag_VOS>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d0fa      	beq.n	8001c32 <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001c3c:	2000      	movs	r0, #0
 8001c3e:	f7ff fb7d 	bl	800133c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001c42:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c46:	f7ff fb8d 	bl	8001364 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	f7ff fb9e 	bl	800138c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001c50:	2002      	movs	r0, #2
 8001c52:	f7ff fb51 	bl	80012f8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001c56:	bf00      	nop
 8001c58:	f7ff fb62 	bl	8001320 <LL_RCC_GetSysClkSource>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b08      	cmp	r3, #8
 8001c60:	d1fa      	bne.n	8001c58 <SystemClock_Config+0x78>
  {

  }
  LL_Init1msTick(100000000);
 8001c62:	4805      	ldr	r0, [pc, #20]	; (8001c78 <SystemClock_Config+0x98>)
 8001c64:	f003 f8f8 	bl	8004e58 <LL_Init1msTick>
  LL_SetSystemCoreClock(100000000);
 8001c68:	4803      	ldr	r0, [pc, #12]	; (8001c78 <SystemClock_Config+0x98>)
 8001c6a:	f003 f903 	bl	8004e74 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001c6e:	2000      	movs	r0, #0
 8001c70:	f7ff fba0 	bl	80013b4 <LL_RCC_SetTIMPrescaler>
}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	05f5e100 	.word	0x05f5e100

08001c7c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b090      	sub	sp, #64	; 0x40
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001c82:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
 8001c8a:	605a      	str	r2, [r3, #4]
 8001c8c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001c8e:	f107 0320 	add.w	r3, r7, #32
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
 8001c9c:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
 8001cb0:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001cb2:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001cb6:	f7ff fc0d 	bl	80014d4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f7ff fbda 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f7ff fbd7 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  PB0   ------> ADC1_IN8
  */
  GPIO_InitStruct.Pin = ADC_Sensor1_Pin|ADC_Sensor2_Pin;
 8001cc6:	23c0      	movs	r3, #192	; 0xc0
 8001cc8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4823      	ldr	r0, [pc, #140]	; (8001d64 <MX_ADC1_Init+0xe8>)
 8001cd8:	f001 ffb4 	bl	8003c44 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_Battery_Pin;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001ce0:	2303      	movs	r3, #3
 8001ce2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(ADC_Battery_GPIO_Port, &GPIO_InitStruct);
 8001ce8:	1d3b      	adds	r3, r7, #4
 8001cea:	4619      	mov	r1, r3
 8001cec:	481e      	ldr	r0, [pc, #120]	; (8001d68 <MX_ADC1_Init+0xec>)
 8001cee:	f001 ffa9 	bl	8003c44 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001cfe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d02:	4619      	mov	r1, r3
 8001d04:	4819      	ldr	r0, [pc, #100]	; (8001d6c <MX_ADC1_Init+0xf0>)
 8001d06:	f001 fd13 	bl	8003730 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001d16:	2300      	movs	r3, #0
 8001d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	633b      	str	r3, [r7, #48]	; 0x30
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001d1e:	f107 0320 	add.w	r3, r7, #32
 8001d22:	4619      	mov	r1, r3
 8001d24:	4811      	ldr	r0, [pc, #68]	; (8001d6c <MX_ADC1_Init+0xf0>)
 8001d26:	f001 fd2f 	bl	8003788 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 8001d2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d2e:	480f      	ldr	r0, [pc, #60]	; (8001d6c <MX_ADC1_Init+0xf0>)
 8001d30:	f7ff fa07 	bl	8001142 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d38:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001d3a:	f107 031c 	add.w	r3, r7, #28
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480b      	ldr	r0, [pc, #44]	; (8001d70 <MX_ADC1_Init+0xf4>)
 8001d42:	f001 fcd7 	bl	80036f4 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 8001d46:	4a0b      	ldr	r2, [pc, #44]	; (8001d74 <MX_ADC1_Init+0xf8>)
 8001d48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d4c:	4807      	ldr	r0, [pc, #28]	; (8001d6c <MX_ADC1_Init+0xf0>)
 8001d4e:	f7ff f9c2 	bl	80010d6 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_28CYCLES);
 8001d52:	2202      	movs	r2, #2
 8001d54:	4907      	ldr	r1, [pc, #28]	; (8001d74 <MX_ADC1_Init+0xf8>)
 8001d56:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_ADC1_Init+0xf0>)
 8001d58:	f7ff fa06 	bl	8001168 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	3740      	adds	r7, #64	; 0x40
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40020000 	.word	0x40020000
 8001d68:	40020400 	.word	0x40020400
 8001d6c:	40012000 	.word	0x40012000
 8001d70:	40012300 	.word	0x40012300
 8001d74:	03200006 	.word	0x03200006

08001d78 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08e      	sub	sp, #56	; 0x38
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001d7e:	f107 0318 	add.w	r3, r7, #24
 8001d82:	2220      	movs	r2, #32
 8001d84:	2100      	movs	r1, #0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f009 f91e 	bl	800afc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d8c:	463b      	mov	r3, r7
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
 8001d98:	611a      	str	r2, [r3, #16]
 8001d9a:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d9c:	2004      	movs	r0, #4
 8001d9e:	f7ff fb69 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001da2:	2001      	movs	r0, #1
 8001da4:	f7ff fb66 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC9   ------> I2C3_SDA
  PA8   ------> I2C3_SCL
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8001da8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dac:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001dae:	2302      	movs	r3, #2
 8001db0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001db6:	2301      	movs	r3, #1
 8001db8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001dbe:	2304      	movs	r3, #4
 8001dc0:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	481f      	ldr	r0, [pc, #124]	; (8001e44 <MX_I2C3_Init+0xcc>)
 8001dc8:	f001 ff3c 	bl	8003c44 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001de2:	2304      	movs	r3, #4
 8001de4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de6:	463b      	mov	r3, r7
 8001de8:	4619      	mov	r1, r3
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <MX_I2C3_Init+0xd0>)
 8001dec:	f001 ff2a 	bl	8003c44 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 8001df0:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001df4:	f7ff fb56 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 8001df8:	4814      	ldr	r0, [pc, #80]	; (8001e4c <MX_I2C3_Init+0xd4>)
 8001dfa:	f7ff fa34 	bl	8001266 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 8001dfe:	4813      	ldr	r0, [pc, #76]	; (8001e4c <MX_I2C3_Init+0xd4>)
 8001e00:	f7ff fa0e 	bl	8001220 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 8001e04:	4811      	ldr	r0, [pc, #68]	; (8001e4c <MX_I2C3_Init+0xd4>)
 8001e06:	f7ff f9fb 	bl	8001200 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001e0e:	4b10      	ldr	r3, [pc, #64]	; (8001e50 <MX_I2C3_Init+0xd8>)
 8001e10:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e1e:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001e20:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e24:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 8001e26:	f107 0318 	add.w	r3, r7, #24
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4807      	ldr	r0, [pc, #28]	; (8001e4c <MX_I2C3_Init+0xd4>)
 8001e2e:	f002 f889 	bl	8003f44 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 8001e32:	2100      	movs	r1, #0
 8001e34:	4805      	ldr	r0, [pc, #20]	; (8001e4c <MX_I2C3_Init+0xd4>)
 8001e36:	f7ff fa03 	bl	8001240 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	3738      	adds	r7, #56	; 0x38
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	40020800 	.word	0x40020800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40005c00 	.word	0x40005c00
 8001e50:	000186a0 	.word	0x000186a0

08001e54 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b090      	sub	sp, #64	; 0x40
 8001e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001e5a:	f107 0318 	add.w	r3, r7, #24
 8001e5e:	2228      	movs	r2, #40	; 0x28
 8001e60:	2100      	movs	r1, #0
 8001e62:	4618      	mov	r0, r3
 8001e64:	f009 f8b0 	bl	800afc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e68:	463b      	mov	r3, r7
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
 8001e74:	611a      	str	r2, [r3, #16]
 8001e76:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001e78:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e7c:	f7ff fb12 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001e80:	2002      	movs	r0, #2
 8001e82:	f7ff faf7 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB10   ------> SPI2_SCK
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_15;
 8001e86:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001e8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001e9c:	2305      	movs	r3, #5
 8001e9e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea0:	463b      	mov	r3, r7
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4813      	ldr	r0, [pc, #76]	; (8001ef4 <MX_SPI2_Init+0xa0>)
 8001ea6:	f001 fecd 	bl	8003c44 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001eae:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001eb2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001ec0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001ed2:	230a      	movs	r3, #10
 8001ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001ed6:	f107 0318 	add.w	r3, r7, #24
 8001eda:	4619      	mov	r1, r3
 8001edc:	4806      	ldr	r0, [pc, #24]	; (8001ef8 <MX_SPI2_Init+0xa4>)
 8001ede:	f002 f9c8 	bl	8004272 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	4804      	ldr	r0, [pc, #16]	; (8001ef8 <MX_SPI2_Init+0xa4>)
 8001ee6:	f7ff fb85 	bl	80015f4 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	3740      	adds	r7, #64	; 0x40
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40020400 	.word	0x40020400
 8001ef8:	40003800 	.word	0x40003800

08001efc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]
 8001f0c:	60da      	str	r2, [r3, #12]
 8001f0e:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001f10:	2001      	movs	r0, #1
 8001f12:	f7ff fac7 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001f16:	2363      	movs	r3, #99	; 0x63
 8001f18:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 4294967295;
 8001f1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001f22:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001f24:	2300      	movs	r3, #0
 8001f26:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f30:	f002 fa64 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001f34:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f38:	f7ff fb82 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f42:	f7ff fd45 	bl	80019d0 <LL_TIM_SetClockSource>
  LL_TIM_SetOnePulseMode(TIM2, LL_TIM_ONEPULSEMODE_SINGLE);
 8001f46:	2108      	movs	r1, #8
 8001f48:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f4c:	f7ff fb65 	bl	800161a <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001f50:	2100      	movs	r1, #0
 8001f52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f56:	f7ff fd63 	bl	8001a20 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001f5a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001f5e:	f7ff fd72 	bl	8001a46 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f62:	bf00      	nop
 8001f64:	3718      	adds	r7, #24
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b08c      	sub	sp, #48	; 0x30
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001f72:	f107 031c 	add.w	r3, r7, #28
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f82:	1d3b      	adds	r3, r7, #4
 8001f84:	2200      	movs	r2, #0
 8001f86:	601a      	str	r2, [r3, #0]
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	611a      	str	r2, [r3, #16]
 8001f90:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001f92:	2002      	movs	r0, #2
 8001f94:	f7ff fa86 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001f98:	2004      	movs	r0, #4
 8001f9a:	f7ff fa6b 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PC6   ------> TIM3_CH1
  PC7   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = MotorR_Encoder1_Pin|MotorR_Encoder2_Pin;
 8001f9e:	23c0      	movs	r3, #192	; 0xc0
 8001fa0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb6:	1d3b      	adds	r3, r7, #4
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4827      	ldr	r0, [pc, #156]	; (8002058 <MX_TIM3_Init+0xec>)
 8001fbc:	f001 fe42 	bl	8003c44 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X2_TI1);
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	4826      	ldr	r0, [pc, #152]	; (800205c <MX_TIM3_Init+0xf0>)
 8001fc4:	f7ff fd19 	bl	80019fa <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001fc8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001fcc:	2101      	movs	r1, #1
 8001fce:	4823      	ldr	r0, [pc, #140]	; (800205c <MX_TIM3_Init+0xf0>)
 8001fd0:	f7ff fbd0 	bl	8001774 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	4820      	ldr	r0, [pc, #128]	; (800205c <MX_TIM3_Init+0xf0>)
 8001fda:	f7ff fc19 	bl	8001810 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	481e      	ldr	r0, [pc, #120]	; (800205c <MX_TIM3_Init+0xf0>)
 8001fe4:	f7ff fc62 	bl	80018ac <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2101      	movs	r1, #1
 8001fec:	481b      	ldr	r0, [pc, #108]	; (800205c <MX_TIM3_Init+0xf0>)
 8001fee:	f7ff fcab 	bl	8001948 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8001ff2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001ff6:	2110      	movs	r1, #16
 8001ff8:	4818      	ldr	r0, [pc, #96]	; (800205c <MX_TIM3_Init+0xf0>)
 8001ffa:	f7ff fbbb 	bl	8001774 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8001ffe:	2200      	movs	r2, #0
 8002000:	2110      	movs	r1, #16
 8002002:	4816      	ldr	r0, [pc, #88]	; (800205c <MX_TIM3_Init+0xf0>)
 8002004:	f7ff fc04 	bl	8001810 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002008:	2200      	movs	r2, #0
 800200a:	2110      	movs	r1, #16
 800200c:	4813      	ldr	r0, [pc, #76]	; (800205c <MX_TIM3_Init+0xf0>)
 800200e:	f7ff fc4d 	bl	80018ac <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002012:	2200      	movs	r2, #0
 8002014:	2110      	movs	r1, #16
 8002016:	4811      	ldr	r0, [pc, #68]	; (800205c <MX_TIM3_Init+0xf0>)
 8002018:	f7ff fc96 	bl	8001948 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002024:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002028:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800202a:	2300      	movs	r3, #0
 800202c:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 800202e:	f107 031c 	add.w	r3, r7, #28
 8002032:	4619      	mov	r1, r3
 8002034:	4809      	ldr	r0, [pc, #36]	; (800205c <MX_TIM3_Init+0xf0>)
 8002036:	f002 f9e1 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 800203a:	4808      	ldr	r0, [pc, #32]	; (800205c <MX_TIM3_Init+0xf0>)
 800203c:	f7ff fb00 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8002040:	2100      	movs	r1, #0
 8002042:	4806      	ldr	r0, [pc, #24]	; (800205c <MX_TIM3_Init+0xf0>)
 8002044:	f7ff fcec 	bl	8001a20 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8002048:	4804      	ldr	r0, [pc, #16]	; (800205c <MX_TIM3_Init+0xf0>)
 800204a:	f7ff fcfc 	bl	8001a46 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */

}
 800204e:	bf00      	nop
 8002050:	3730      	adds	r7, #48	; 0x30
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	40020800 	.word	0x40020800
 800205c:	40000400 	.word	0x40000400

08002060 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08c      	sub	sp, #48	; 0x30
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002076:	1d3b      	adds	r3, r7, #4
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	605a      	str	r2, [r3, #4]
 800207e:	609a      	str	r2, [r3, #8]
 8002080:	60da      	str	r2, [r3, #12]
 8002082:	611a      	str	r2, [r3, #16]
 8002084:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8002086:	2004      	movs	r0, #4
 8002088:	f7ff fa0c 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800208c:	2002      	movs	r0, #2
 800208e:	f7ff f9f1 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = MotorL_Encoder1_Pin|MotorL_Encoder2_Pin;
 8002092:	23c0      	movs	r3, #192	; 0xc0
 8002094:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002096:	2302      	movs	r3, #2
 8002098:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800209e:	2300      	movs	r3, #0
 80020a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80020a2:	2302      	movs	r3, #2
 80020a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020aa:	1d3b      	adds	r3, r7, #4
 80020ac:	4619      	mov	r1, r3
 80020ae:	4827      	ldr	r0, [pc, #156]	; (800214c <MX_TIM4_Init+0xec>)
 80020b0:	f001 fdc8 	bl	8003c44 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
 80020b4:	2101      	movs	r1, #1
 80020b6:	4826      	ldr	r0, [pc, #152]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020b8:	f7ff fc9f 	bl	80019fa <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80020bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020c0:	2101      	movs	r1, #1
 80020c2:	4823      	ldr	r0, [pc, #140]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020c4:	f7ff fb56 	bl	8001774 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80020c8:	2200      	movs	r2, #0
 80020ca:	2101      	movs	r1, #1
 80020cc:	4820      	ldr	r0, [pc, #128]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020ce:	f7ff fb9f 	bl	8001810 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 80020d2:	2200      	movs	r2, #0
 80020d4:	2101      	movs	r1, #1
 80020d6:	481e      	ldr	r0, [pc, #120]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020d8:	f7ff fbe8 	bl	80018ac <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 80020dc:	2200      	movs	r2, #0
 80020de:	2101      	movs	r1, #1
 80020e0:	481b      	ldr	r0, [pc, #108]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020e2:	f7ff fc31 	bl	8001948 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80020e6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80020ea:	2110      	movs	r1, #16
 80020ec:	4818      	ldr	r0, [pc, #96]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020ee:	f7ff fb41 	bl	8001774 <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2110      	movs	r1, #16
 80020f6:	4816      	ldr	r0, [pc, #88]	; (8002150 <MX_TIM4_Init+0xf0>)
 80020f8:	f7ff fb8a 	bl	8001810 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2110      	movs	r1, #16
 8002100:	4813      	ldr	r0, [pc, #76]	; (8002150 <MX_TIM4_Init+0xf0>)
 8002102:	f7ff fbd3 	bl	80018ac <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 8002106:	2200      	movs	r2, #0
 8002108:	2110      	movs	r1, #16
 800210a:	4811      	ldr	r0, [pc, #68]	; (8002150 <MX_TIM4_Init+0xf0>)
 800210c:	f7ff fc1c 	bl	8001948 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002110:	2300      	movs	r3, #0
 8002112:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002114:	2300      	movs	r3, #0
 8002116:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002118:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800211e:	2300      	movs	r3, #0
 8002120:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002122:	f107 031c 	add.w	r3, r7, #28
 8002126:	4619      	mov	r1, r3
 8002128:	4809      	ldr	r0, [pc, #36]	; (8002150 <MX_TIM4_Init+0xf0>)
 800212a:	f002 f967 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 800212e:	4808      	ldr	r0, [pc, #32]	; (8002150 <MX_TIM4_Init+0xf0>)
 8002130:	f7ff fa86 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8002134:	2100      	movs	r1, #0
 8002136:	4806      	ldr	r0, [pc, #24]	; (8002150 <MX_TIM4_Init+0xf0>)
 8002138:	f7ff fc72 	bl	8001a20 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 800213c:	4804      	ldr	r0, [pc, #16]	; (8002150 <MX_TIM4_Init+0xf0>)
 800213e:	f7ff fc82 	bl	8001a46 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002142:	bf00      	nop
 8002144:	3730      	adds	r7, #48	; 0x30
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40020400 	.word	0x40020400
 8002150:	40000800 	.word	0x40000800

08002154 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b086      	sub	sp, #24
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8002168:	2008      	movs	r0, #8
 800216a:	f7ff f99b 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800216e:	f7fe ff29 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8002172:	4603      	mov	r3, r0
 8002174:	2200      	movs	r2, #0
 8002176:	2100      	movs	r1, #0
 8002178:	4618      	mov	r0, r3
 800217a:	f7fe ff79 	bl	8001070 <NVIC_EncodePriority>
 800217e:	4603      	mov	r3, r0
 8002180:	4619      	mov	r1, r3
 8002182:	2032      	movs	r0, #50	; 0x32
 8002184:	f7fe ff4a 	bl	800101c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8002188:	2032      	movs	r0, #50	; 0x32
 800218a:	f7fe ff29 	bl	8000fe0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8002196:	f242 730f 	movw	r3, #9999	; 0x270f
 800219a:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800219c:	2300      	movs	r3, #0
 800219e:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 80021a0:	1d3b      	adds	r3, r7, #4
 80021a2:	4619      	mov	r1, r3
 80021a4:	480a      	ldr	r0, [pc, #40]	; (80021d0 <MX_TIM5_Init+0x7c>)
 80021a6:	f002 f929 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 80021aa:	4809      	ldr	r0, [pc, #36]	; (80021d0 <MX_TIM5_Init+0x7c>)
 80021ac:	f7ff fa48 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 80021b0:	2100      	movs	r1, #0
 80021b2:	4807      	ldr	r0, [pc, #28]	; (80021d0 <MX_TIM5_Init+0x7c>)
 80021b4:	f7ff fc0c 	bl	80019d0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 80021b8:	2100      	movs	r1, #0
 80021ba:	4805      	ldr	r0, [pc, #20]	; (80021d0 <MX_TIM5_Init+0x7c>)
 80021bc:	f7ff fc30 	bl	8001a20 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 80021c0:	4803      	ldr	r0, [pc, #12]	; (80021d0 <MX_TIM5_Init+0x7c>)
 80021c2:	f7ff fc40 	bl	8001a46 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	3718      	adds	r7, #24
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
 80021ce:	bf00      	nop
 80021d0:	40000c00 	.word	0x40000c00

080021d4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b086      	sub	sp, #24
 80021d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80021da:	1d3b      	adds	r3, r7, #4
 80021dc:	2200      	movs	r2, #0
 80021de:	601a      	str	r2, [r3, #0]
 80021e0:	605a      	str	r2, [r3, #4]
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	60da      	str	r2, [r3, #12]
 80021e6:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM9);
 80021e8:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80021ec:	f7ff f972 	bl	80014d4 <LL_APB2_GRP1_EnableClock>

  /* TIM9 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 1));
 80021f0:	f7fe fee8 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 80021f4:	4603      	mov	r3, r0
 80021f6:	2201      	movs	r2, #1
 80021f8:	2100      	movs	r1, #0
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe ff38 	bl	8001070 <NVIC_EncodePriority>
 8002200:	4603      	mov	r3, r0
 8002202:	4619      	mov	r1, r3
 8002204:	2018      	movs	r0, #24
 8002206:	f7fe ff09 	bl	800101c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800220a:	2018      	movs	r0, #24
 800220c:	f7fe fee8 	bl	8000fe0 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002210:	2300      	movs	r3, #0
 8002212:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002214:	2300      	movs	r3, #0
 8002216:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 49999;
 8002218:	f24c 334f 	movw	r3, #49999	; 0xc34f
 800221c:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800221e:	2300      	movs	r3, #0
 8002220:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM9, &TIM_InitStruct);
 8002222:	1d3b      	adds	r3, r7, #4
 8002224:	4619      	mov	r1, r3
 8002226:	4807      	ldr	r0, [pc, #28]	; (8002244 <MX_TIM9_Init+0x70>)
 8002228:	f002 f8e8 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM9);
 800222c:	4805      	ldr	r0, [pc, #20]	; (8002244 <MX_TIM9_Init+0x70>)
 800222e:	f7ff fa07 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM9, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002232:	2100      	movs	r1, #0
 8002234:	4803      	ldr	r0, [pc, #12]	; (8002244 <MX_TIM9_Init+0x70>)
 8002236:	f7ff fbcb 	bl	80019d0 <LL_TIM_SetClockSource>
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	3718      	adds	r7, #24
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40014000 	.word	0x40014000

08002248 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b094      	sub	sp, #80	; 0x50
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800224e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
 800225c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800225e:	f107 031c 	add.w	r3, r7, #28
 8002262:	2220      	movs	r2, #32
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f008 feae 	bl	800afc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
 8002276:	60da      	str	r2, [r3, #12]
 8002278:	611a      	str	r2, [r3, #16]
 800227a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM10);
 800227c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002280:	f7ff f928 	bl	80014d4 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002288:	2300      	movs	r3, #0
 800228a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 800228c:	f241 3387 	movw	r3, #4999	; 0x1387
 8002290:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002292:	2300      	movs	r3, #0
 8002294:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM10, &TIM_InitStruct);
 8002296:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800229a:	4619      	mov	r1, r3
 800229c:	481b      	ldr	r0, [pc, #108]	; (800230c <MX_TIM10_Init+0xc4>)
 800229e:	f002 f8ad 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM10);
 80022a2:	481a      	ldr	r0, [pc, #104]	; (800230c <MX_TIM10_Init+0xc4>)
 80022a4:	f7ff f9cc 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM10, LL_TIM_CHANNEL_CH1);
 80022a8:	2101      	movs	r1, #1
 80022aa:	4818      	ldr	r0, [pc, #96]	; (800230c <MX_TIM10_Init+0xc4>)
 80022ac:	f7ff fa1e 	bl	80016ec <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80022b0:	2360      	movs	r3, #96	; 0x60
 80022b2:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80022b8:	2300      	movs	r3, #0
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80022bc:	2300      	movs	r3, #0
 80022be:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM10, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 80022c4:	f107 031c 	add.w	r3, r7, #28
 80022c8:	461a      	mov	r2, r3
 80022ca:	2101      	movs	r1, #1
 80022cc:	480f      	ldr	r0, [pc, #60]	; (800230c <MX_TIM10_Init+0xc4>)
 80022ce:	f002 f90f 	bl	80044f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM10, LL_TIM_CHANNEL_CH1);
 80022d2:	2101      	movs	r1, #1
 80022d4:	480d      	ldr	r0, [pc, #52]	; (800230c <MX_TIM10_Init+0xc4>)
 80022d6:	f7ff f9c3 	bl	8001660 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80022da:	2002      	movs	r0, #2
 80022dc:	f7ff f8ca 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**TIM10 GPIO Configuration
  PB8   ------> TIM10_CH1
  */
  GPIO_InitStruct.Pin = MotorL_PWM_Pin;
 80022e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022e4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022e6:	2302      	movs	r3, #2
 80022e8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80022ea:	2300      	movs	r3, #0
 80022ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80022f2:	2302      	movs	r3, #2
 80022f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 80022f6:	2303      	movs	r3, #3
 80022f8:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorL_PWM_GPIO_Port, &GPIO_InitStruct);
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	4619      	mov	r1, r3
 80022fe:	4804      	ldr	r0, [pc, #16]	; (8002310 <MX_TIM10_Init+0xc8>)
 8002300:	f001 fca0 	bl	8003c44 <LL_GPIO_Init>

}
 8002304:	bf00      	nop
 8002306:	3750      	adds	r7, #80	; 0x50
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40014400 	.word	0x40014400
 8002310:	40020400 	.word	0x40020400

08002314 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b094      	sub	sp, #80	; 0x50
 8002318:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800231a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	605a      	str	r2, [r3, #4]
 8002324:	609a      	str	r2, [r3, #8]
 8002326:	60da      	str	r2, [r3, #12]
 8002328:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	2220      	movs	r2, #32
 8002330:	2100      	movs	r1, #0
 8002332:	4618      	mov	r0, r3
 8002334:	f008 fe48 	bl	800afc8 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002338:	1d3b      	adds	r3, r7, #4
 800233a:	2200      	movs	r2, #0
 800233c:	601a      	str	r2, [r3, #0]
 800233e:	605a      	str	r2, [r3, #4]
 8002340:	609a      	str	r2, [r3, #8]
 8002342:	60da      	str	r2, [r3, #12]
 8002344:	611a      	str	r2, [r3, #16]
 8002346:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM11);
 8002348:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800234c:	f7ff f8c2 	bl	80014d4 <LL_APB2_GRP1_EnableClock>

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002354:	2300      	movs	r3, #0
 8002356:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 4999;
 8002358:	f241 3387 	movw	r3, #4999	; 0x1387
 800235c:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800235e:	2300      	movs	r3, #0
 8002360:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM11, &TIM_InitStruct);
 8002362:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002366:	4619      	mov	r1, r3
 8002368:	481b      	ldr	r0, [pc, #108]	; (80023d8 <MX_TIM11_Init+0xc4>)
 800236a:	f002 f847 	bl	80043fc <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM11);
 800236e:	481a      	ldr	r0, [pc, #104]	; (80023d8 <MX_TIM11_Init+0xc4>)
 8002370:	f7ff f966 	bl	8001640 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM11, LL_TIM_CHANNEL_CH1);
 8002374:	2101      	movs	r1, #1
 8002376:	4818      	ldr	r0, [pc, #96]	; (80023d8 <MX_TIM11_Init+0xc4>)
 8002378:	f7ff f9b8 	bl	80016ec <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 800237c:	2360      	movs	r3, #96	; 0x60
 800237e:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8002380:	2300      	movs	r3, #0
 8002382:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8002384:	2300      	movs	r3, #0
 8002386:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 800238c:	2300      	movs	r3, #0
 800238e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM11, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	461a      	mov	r2, r3
 8002396:	2101      	movs	r1, #1
 8002398:	480f      	ldr	r0, [pc, #60]	; (80023d8 <MX_TIM11_Init+0xc4>)
 800239a:	f002 f8a9 	bl	80044f0 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM11, LL_TIM_CHANNEL_CH1);
 800239e:	2101      	movs	r1, #1
 80023a0:	480d      	ldr	r0, [pc, #52]	; (80023d8 <MX_TIM11_Init+0xc4>)
 80023a2:	f7ff f95d 	bl	8001660 <LL_TIM_OC_DisableFast>
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80023a6:	2002      	movs	r0, #2
 80023a8:	f7ff f864 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**TIM11 GPIO Configuration
  PB9   ------> TIM11_CH1
  */
  GPIO_InitStruct.Pin = MotorR_PWM_Pin;
 80023ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023b0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80023b2:	2302      	movs	r3, #2
 80023b4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80023b6:	2300      	movs	r3, #0
 80023b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80023be:	2302      	movs	r3, #2
 80023c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 80023c2:	2303      	movs	r3, #3
 80023c4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(MotorR_PWM_GPIO_Port, &GPIO_InitStruct);
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4804      	ldr	r0, [pc, #16]	; (80023dc <MX_TIM11_Init+0xc8>)
 80023cc:	f001 fc3a 	bl	8003c44 <LL_GPIO_Init>

}
 80023d0:	bf00      	nop
 80023d2:	3750      	adds	r7, #80	; 0x50
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	40014800 	.word	0x40014800
 80023dc:	40020400 	.word	0x40020400

080023e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b08e      	sub	sp, #56	; 0x38
 80023e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80023e6:	f107 031c 	add.w	r3, r7, #28
 80023ea:	2200      	movs	r2, #0
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	605a      	str	r2, [r3, #4]
 80023f0:	609a      	str	r2, [r3, #8]
 80023f2:	60da      	str	r2, [r3, #12]
 80023f4:	611a      	str	r2, [r3, #16]
 80023f6:	615a      	str	r2, [r3, #20]
 80023f8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fa:	1d3b      	adds	r3, r7, #4
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
 8002408:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800240a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800240e:	f7ff f849 	bl	80014a4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8002412:	2001      	movs	r0, #1
 8002414:	f7ff f82e 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002418:	230c      	movs	r3, #12
 800241a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800241c:	2302      	movs	r3, #2
 800241e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002420:	2303      	movs	r3, #3
 8002422:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002428:	2300      	movs	r3, #0
 800242a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800242c:	2307      	movs	r3, #7
 800242e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002430:	1d3b      	adds	r3, r7, #4
 8002432:	4619      	mov	r1, r3
 8002434:	4810      	ldr	r0, [pc, #64]	; (8002478 <MX_USART2_UART_Init+0x98>)
 8002436:	f001 fc05 	bl	8003c44 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800243a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800243e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002440:	2300      	movs	r3, #0
 8002442:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002444:	2300      	movs	r3, #0
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002448:	2300      	movs	r3, #0
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800244c:	230c      	movs	r3, #12
 800244e:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002450:	2300      	movs	r3, #0
 8002452:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002454:	2300      	movs	r3, #0
 8002456:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002458:	f107 031c 	add.w	r3, r7, #28
 800245c:	4619      	mov	r1, r3
 800245e:	4807      	ldr	r0, [pc, #28]	; (800247c <MX_USART2_UART_Init+0x9c>)
 8002460:	f002 fc7c 	bl	8004d5c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002464:	4805      	ldr	r0, [pc, #20]	; (800247c <MX_USART2_UART_Init+0x9c>)
 8002466:	f7ff fb0e 	bl	8001a86 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800246a:	4804      	ldr	r0, [pc, #16]	; (800247c <MX_USART2_UART_Init+0x9c>)
 800246c:	f7ff fafb 	bl	8001a66 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	3738      	adds	r7, #56	; 0x38
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40020000 	.word	0x40020000
 800247c:	40004400 	.word	0x40004400

08002480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b088      	sub	sp, #32
 8002484:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8002486:	f107 0318 	add.w	r3, r7, #24
 800248a:	2200      	movs	r2, #0
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
 800249c:	611a      	str	r2, [r3, #16]
 800249e:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80024a0:	2004      	movs	r0, #4
 80024a2:	f7fe ffe7 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80024a6:	2080      	movs	r0, #128	; 0x80
 80024a8:	f7fe ffe4 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80024ac:	2001      	movs	r0, #1
 80024ae:	f7fe ffe1 	bl	8001474 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80024b2:	2002      	movs	r0, #2
 80024b4:	f7fe ffde 	bl	8001474 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 80024b8:	213f      	movs	r1, #63	; 0x3f
 80024ba:	483a      	ldr	r0, [pc, #232]	; (80025a4 <MX_GPIO_Init+0x124>)
 80024bc:	f7ff fb57 	bl	8001b6e <LL_GPIO_ResetOutputPin>
                          |MotorR_1_Pin|MotorR_2_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, OLED_DC_Pin|LD2_Pin);
 80024c0:	2130      	movs	r1, #48	; 0x30
 80024c2:	4839      	ldr	r0, [pc, #228]	; (80025a8 <MX_GPIO_Init+0x128>)
 80024c4:	f7ff fb53 	bl	8001b6e <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin);
 80024c8:	2134      	movs	r1, #52	; 0x34
 80024ca:	4838      	ldr	r0, [pc, #224]	; (80025ac <MX_GPIO_Init+0x12c>)
 80024cc:	f7ff fb4f 	bl	8001b6e <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 80024d0:	4937      	ldr	r1, [pc, #220]	; (80025b0 <MX_GPIO_Init+0x130>)
 80024d2:	2002      	movs	r0, #2
 80024d4:	f7ff f816 	bl	8001504 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 80024d8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024dc:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 80024de:	2301      	movs	r3, #1
 80024e0:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 80024e2:	2300      	movs	r3, #0
 80024e4:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80024e6:	2302      	movs	r3, #2
 80024e8:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 80024ea:	f107 0318 	add.w	r3, r7, #24
 80024ee:	4618      	mov	r0, r3
 80024f0:	f001 fa24 	bl	800393c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80024f4:	2200      	movs	r2, #0
 80024f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80024fa:	482a      	ldr	r0, [pc, #168]	; (80025a4 <MX_GPIO_Init+0x124>)
 80024fc:	f7ff fb08 	bl	8001b10 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8002500:	2200      	movs	r2, #0
 8002502:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002506:	4827      	ldr	r0, [pc, #156]	; (80025a4 <MX_GPIO_Init+0x124>)
 8002508:	f7ff fad3 	bl	8001ab2 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 800250c:	233f      	movs	r3, #63	; 0x3f
 800250e:	603b      	str	r3, [r7, #0]
                          |MotorR_1_Pin|MotorR_2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002510:	2301      	movs	r3, #1
 8002512:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002514:	2300      	movs	r3, #0
 8002516:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002518:	2300      	movs	r3, #0
 800251a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800251c:	2302      	movs	r3, #2
 800251e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002520:	463b      	mov	r3, r7
 8002522:	4619      	mov	r1, r3
 8002524:	481f      	ldr	r0, [pc, #124]	; (80025a4 <MX_GPIO_Init+0x124>)
 8002526:	f001 fb8d 	bl	8003c44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 800252a:	2310      	movs	r3, #16
 800252c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800252e:	2301      	movs	r3, #1
 8002530:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002536:	2300      	movs	r3, #0
 8002538:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800253a:	2302      	movs	r3, #2
 800253c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 800253e:	463b      	mov	r3, r7
 8002540:	4619      	mov	r1, r3
 8002542:	4819      	ldr	r0, [pc, #100]	; (80025a8 <MX_GPIO_Init+0x128>)
 8002544:	f001 fb7e 	bl	8003c44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8002548:	2320      	movs	r3, #32
 800254a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800254c:	2301      	movs	r3, #1
 800254e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002550:	2300      	movs	r3, #0
 8002552:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002554:	2300      	movs	r3, #0
 8002556:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002558:	2300      	movs	r3, #0
 800255a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800255c:	463b      	mov	r3, r7
 800255e:	4619      	mov	r1, r3
 8002560:	4811      	ldr	r0, [pc, #68]	; (80025a8 <MX_GPIO_Init+0x128>)
 8002562:	f001 fb6f 	bl	8003c44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_CS_Pin|MotorL_1_Pin|MotorL_2_Pin;
 8002566:	2334      	movs	r3, #52	; 0x34
 8002568:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800256a:	2301      	movs	r3, #1
 800256c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800256e:	2300      	movs	r3, #0
 8002570:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8002576:	2302      	movs	r3, #2
 8002578:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800257a:	463b      	mov	r3, r7
 800257c:	4619      	mov	r1, r3
 800257e:	480b      	ldr	r0, [pc, #44]	; (80025ac <MX_GPIO_Init+0x12c>)
 8002580:	f001 fb60 	bl	8003c44 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin|SW_3_Pin;
 8002584:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002588:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800258a:	2300      	movs	r3, #0
 800258c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800258e:	2301      	movs	r3, #1
 8002590:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002592:	463b      	mov	r3, r7
 8002594:	4619      	mov	r1, r3
 8002596:	4803      	ldr	r0, [pc, #12]	; (80025a4 <MX_GPIO_Init+0x124>)
 8002598:	f001 fb54 	bl	8003c44 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800259c:	bf00      	nop
 800259e:	3720      	adds	r7, #32
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40020800 	.word	0x40020800
 80025a8:	40020000 	.word	0x40020000
 80025ac:	40020400 	.word	0x40020400
 80025b0:	00f00003 	.word	0x00f00003

080025b4 <LL_ADC_REG_SetSequencerRanks>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b089      	sub	sp, #36	; 0x24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	332c      	adds	r3, #44	; 0x2c
 80025c4:	4619      	mov	r1, r3
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025cc:	f44f 7240 	mov.w	r2, #768	; 0x300
 80025d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	fa92 f2a2 	rbit	r2, r2
 80025d8:	617a      	str	r2, [r7, #20]
  return result;
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	fab2 f282 	clz	r2, r2
 80025e0:	b2d2      	uxtb	r2, r2
 80025e2:	40d3      	lsrs	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	440b      	add	r3, r1
 80025e8:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(*preg,
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f003 031f 	and.w	r3, r3, #31
 80025f4:	211f      	movs	r1, #31
 80025f6:	fa01 f303 	lsl.w	r3, r1, r3
 80025fa:	43db      	mvns	r3, r3
 80025fc:	401a      	ands	r2, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f003 011f 	and.w	r1, r3, #31
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	f003 031f 	and.w	r3, r3, #31
 800260a:	fa01 f303 	lsl.w	r3, r1, r3
 800260e:	431a      	orrs	r2, r3
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	601a      	str	r2, [r3, #0]
}
 8002614:	bf00      	nop
 8002616:	3724      	adds	r7, #36	; 0x24
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	609a      	str	r2, [r3, #8]
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800264c:	b29b      	uxth	r3, r3
}
 800264e:	4618      	mov	r0, r3
 8002650:	370c      	adds	r7, #12
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr

0800265a <LL_ADC_IsActiveFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOCS
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(ADC_TypeDef *ADCx)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	2b02      	cmp	r3, #2
 800266c:	bf0c      	ite	eq
 800266e:	2301      	moveq	r3, #1
 8002670:	2300      	movne	r3, #0
 8002672:	b2db      	uxtb	r3, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	370c      	adds	r7, #12
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <LL_ADC_ClearFlag_EOCS>:
  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOCS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
{
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f06f 0202 	mvn.w	r2, #2
 800268e:	601a      	str	r2, [r3, #0]
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f06f 0201 	mvn.w	r2, #1
 80026aa:	611a      	str	r2, [r3, #16]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <Custom_GPIO_Set>:
 *  Custom_GPIO_Set   .c      static .
 *  C inline function     ,      .
 */

static inline void Custom_GPIO_Set(GPIO_TypeDef *GPIOx, uint32_t PinMask,
		uint32_t value) {
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
	 *             CPU    .
	 * Custom_GPIO_Set          .
	 *       if     GPIO   .
	 */

	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	695a      	ldr	r2, [r3, #20]
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	43db      	mvns	r3, r3
 80026cc:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d002      	beq.n	80026da <Custom_GPIO_Set+0x22>
 80026d4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026d8:	e000      	b.n	80026dc <Custom_GPIO_Set+0x24>
 80026da:	2100      	movs	r1, #0
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	400b      	ands	r3, r1
 80026e0:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	615a      	str	r2, [r3, #20]
		LL_GPIO_SetOutputPin(GPIOx, PinMask);
	}else{
		LL_GPIO_ResetOutputPin(GPIOx, PinMask);
	}
#endif
}
 80026e6:	bf00      	nop
 80026e8:	3714      	adds	r7, #20
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
	...

080026f4 <ADC_Read>:
void	Sensor_Stop();
void	Sensor_Calibration();



__STATIC_INLINE uint16_t	ADC_Read() {
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80026fa:	b672      	cpsid	i
}
 80026fc:	bf00      	nop
	uint16_t adcValue;
	__disable_irq();
	LL_ADC_ClearFlag_EOCS(ADC1);
 80026fe:	480e      	ldr	r0, [pc, #56]	; (8002738 <ADC_Read+0x44>)
 8002700:	f7ff ffbe 	bl	8002680 <LL_ADC_ClearFlag_EOCS>
	LL_ADC_REG_StartConversionSWStart(ADC1);
 8002704:	480c      	ldr	r0, [pc, #48]	; (8002738 <ADC_Read+0x44>)
 8002706:	f7ff ff8b 	bl	8002620 <LL_ADC_REG_StartConversionSWStart>
	while (!LL_ADC_IsActiveFlag_EOCS(ADC1));
 800270a:	bf00      	nop
 800270c:	480a      	ldr	r0, [pc, #40]	; (8002738 <ADC_Read+0x44>)
 800270e:	f7ff ffa4 	bl	800265a <LL_ADC_IsActiveFlag_EOCS>
 8002712:	4603      	mov	r3, r0
 8002714:	2b00      	cmp	r3, #0
 8002716:	d0f9      	beq.n	800270c <ADC_Read+0x18>
	adcValue = LL_ADC_REG_ReadConversionData12(ADC1);
 8002718:	4807      	ldr	r0, [pc, #28]	; (8002738 <ADC_Read+0x44>)
 800271a:	f7ff ff91 	bl	8002640 <LL_ADC_REG_ReadConversionData12>
 800271e:	4603      	mov	r3, r0
 8002720:	80fb      	strh	r3, [r7, #6]
	LL_ADC_ClearFlag_EOCS(ADC1);
 8002722:	4805      	ldr	r0, [pc, #20]	; (8002738 <ADC_Read+0x44>)
 8002724:	f7ff ffac 	bl	8002680 <LL_ADC_ClearFlag_EOCS>
  __ASM volatile ("cpsie i" : : : "memory");
 8002728:	b662      	cpsie	i
}
 800272a:	bf00      	nop
	__enable_irq();
	return adcValue;
 800272c:	88fb      	ldrh	r3, [r7, #6]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40012000 	.word	0x40012000

0800273c <Make_Sensor_Raw_Vals>:





__STATIC_INLINE void	Make_Sensor_Raw_Vals(uint8_t idx) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	4603      	mov	r3, r0
 8002744:	71fb      	strb	r3, [r7, #7]

	// IR LED 
	GPIOC->ODR = (GPIOC->ODR & ~0x07) | idx | 0x08;
 8002746:	4b72      	ldr	r3, [pc, #456]	; (8002910 <Make_Sensor_Raw_Vals+0x1d4>)
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f023 0207 	bic.w	r2, r3, #7
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	4313      	orrs	r3, r2
 8002752:	4a6f      	ldr	r2, [pc, #444]	; (8002910 <Make_Sensor_Raw_Vals+0x1d4>)
 8002754:	f043 0308 	orr.w	r3, r3, #8
 8002758:	6153      	str	r3, [r2, #20]
	uint16_t sensorMidianLeft[3];
	uint16_t sensorMidianRight[3];



	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 800275a:	4a6e      	ldr	r2, [pc, #440]	; (8002914 <Make_Sensor_Raw_Vals+0x1d8>)
 800275c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002760:	486d      	ldr	r0, [pc, #436]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 8002762:	f7ff ff27 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianLeft[0] = ADC_Read();
 8002766:	f7ff ffc5 	bl	80026f4 <ADC_Read>
 800276a:	4603      	mov	r3, r0
 800276c:	823b      	strh	r3, [r7, #16]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 800276e:	4a6b      	ldr	r2, [pc, #428]	; (800291c <Make_Sensor_Raw_Vals+0x1e0>)
 8002770:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002774:	4868      	ldr	r0, [pc, #416]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 8002776:	f7ff ff1d 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianRight[0] = ADC_Read();
 800277a:	f7ff ffbb 	bl	80026f4 <ADC_Read>
 800277e:	4603      	mov	r3, r0
 8002780:	813b      	strh	r3, [r7, #8]



	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 8002782:	4a64      	ldr	r2, [pc, #400]	; (8002914 <Make_Sensor_Raw_Vals+0x1d8>)
 8002784:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002788:	4863      	ldr	r0, [pc, #396]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 800278a:	f7ff ff13 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianLeft[0] = ADC_Read();
 800278e:	f7ff ffb1 	bl	80026f4 <ADC_Read>
 8002792:	4603      	mov	r3, r0
 8002794:	823b      	strh	r3, [r7, #16]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 8002796:	4a61      	ldr	r2, [pc, #388]	; (800291c <Make_Sensor_Raw_Vals+0x1e0>)
 8002798:	f44f 7100 	mov.w	r1, #512	; 0x200
 800279c:	485e      	ldr	r0, [pc, #376]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 800279e:	f7ff ff09 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianRight[0] = ADC_Read();
 80027a2:	f7ff ffa7 	bl	80026f4 <ADC_Read>
 80027a6:	4603      	mov	r3, r0
 80027a8:	813b      	strh	r3, [r7, #8]



	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 80027aa:	4a5a      	ldr	r2, [pc, #360]	; (8002914 <Make_Sensor_Raw_Vals+0x1d8>)
 80027ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027b0:	4859      	ldr	r0, [pc, #356]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 80027b2:	f7ff feff 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianLeft[1] = ADC_Read();
 80027b6:	f7ff ff9d 	bl	80026f4 <ADC_Read>
 80027ba:	4603      	mov	r3, r0
 80027bc:	827b      	strh	r3, [r7, #18]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 80027be:	4a57      	ldr	r2, [pc, #348]	; (800291c <Make_Sensor_Raw_Vals+0x1e0>)
 80027c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027c4:	4854      	ldr	r0, [pc, #336]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 80027c6:	f7ff fef5 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianRight[1] = ADC_Read();
 80027ca:	f7ff ff93 	bl	80026f4 <ADC_Read>
 80027ce:	4603      	mov	r3, r0
 80027d0:	817b      	strh	r3, [r7, #10]



	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_7);
 80027d2:	4a50      	ldr	r2, [pc, #320]	; (8002914 <Make_Sensor_Raw_Vals+0x1d8>)
 80027d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027d8:	484f      	ldr	r0, [pc, #316]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 80027da:	f7ff feeb 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianLeft[2] = ADC_Read();
 80027de:	f7ff ff89 	bl	80026f4 <ADC_Read>
 80027e2:	4603      	mov	r3, r0
 80027e4:	82bb      	strh	r3, [r7, #20]

	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 80027e6:	4a4d      	ldr	r2, [pc, #308]	; (800291c <Make_Sensor_Raw_Vals+0x1e0>)
 80027e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027ec:	484a      	ldr	r0, [pc, #296]	; (8002918 <Make_Sensor_Raw_Vals+0x1dc>)
 80027ee:	f7ff fee1 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	sensorMidianRight[2] = ADC_Read();
 80027f2:	f7ff ff7f 	bl	80026f4 <ADC_Read>
 80027f6:	4603      	mov	r3, r0
 80027f8:	81bb      	strh	r3, [r7, #12]



	if (sensorMidianLeft[0] > sensorMidianLeft[1]) {
 80027fa:	8a3a      	ldrh	r2, [r7, #16]
 80027fc:	8a7b      	ldrh	r3, [r7, #18]
 80027fe:	429a      	cmp	r2, r3
 8002800:	d90e      	bls.n	8002820 <Make_Sensor_Raw_Vals+0xe4>
		INT_SWAP(sensorMidianLeft[0], sensorMidianLeft[1]);
 8002802:	8a3a      	ldrh	r2, [r7, #16]
 8002804:	8a7b      	ldrh	r3, [r7, #18]
 8002806:	4053      	eors	r3, r2
 8002808:	b29b      	uxth	r3, r3
 800280a:	823b      	strh	r3, [r7, #16]
 800280c:	8a7a      	ldrh	r2, [r7, #18]
 800280e:	8a3b      	ldrh	r3, [r7, #16]
 8002810:	4053      	eors	r3, r2
 8002812:	b29b      	uxth	r3, r3
 8002814:	827b      	strh	r3, [r7, #18]
 8002816:	8a3a      	ldrh	r2, [r7, #16]
 8002818:	8a7b      	ldrh	r3, [r7, #18]
 800281a:	4053      	eors	r3, r2
 800281c:	b29b      	uxth	r3, r3
 800281e:	823b      	strh	r3, [r7, #16]
	}
	if (sensorMidianLeft[1] > sensorMidianLeft[2]) {
 8002820:	8a7a      	ldrh	r2, [r7, #18]
 8002822:	8abb      	ldrh	r3, [r7, #20]
 8002824:	429a      	cmp	r2, r3
 8002826:	d90e      	bls.n	8002846 <Make_Sensor_Raw_Vals+0x10a>
		INT_SWAP(sensorMidianLeft[1], sensorMidianLeft[2]);
 8002828:	8a7a      	ldrh	r2, [r7, #18]
 800282a:	8abb      	ldrh	r3, [r7, #20]
 800282c:	4053      	eors	r3, r2
 800282e:	b29b      	uxth	r3, r3
 8002830:	827b      	strh	r3, [r7, #18]
 8002832:	8aba      	ldrh	r2, [r7, #20]
 8002834:	8a7b      	ldrh	r3, [r7, #18]
 8002836:	4053      	eors	r3, r2
 8002838:	b29b      	uxth	r3, r3
 800283a:	82bb      	strh	r3, [r7, #20]
 800283c:	8a7a      	ldrh	r2, [r7, #18]
 800283e:	8abb      	ldrh	r3, [r7, #20]
 8002840:	4053      	eors	r3, r2
 8002842:	b29b      	uxth	r3, r3
 8002844:	827b      	strh	r3, [r7, #18]
	}
	if (sensorMidianLeft[0] > sensorMidianLeft[1]) {
 8002846:	8a3a      	ldrh	r2, [r7, #16]
 8002848:	8a7b      	ldrh	r3, [r7, #18]
 800284a:	429a      	cmp	r2, r3
 800284c:	d90e      	bls.n	800286c <Make_Sensor_Raw_Vals+0x130>
		INT_SWAP(sensorMidianLeft[0], sensorMidianLeft[1]);
 800284e:	8a3a      	ldrh	r2, [r7, #16]
 8002850:	8a7b      	ldrh	r3, [r7, #18]
 8002852:	4053      	eors	r3, r2
 8002854:	b29b      	uxth	r3, r3
 8002856:	823b      	strh	r3, [r7, #16]
 8002858:	8a7a      	ldrh	r2, [r7, #18]
 800285a:	8a3b      	ldrh	r3, [r7, #16]
 800285c:	4053      	eors	r3, r2
 800285e:	b29b      	uxth	r3, r3
 8002860:	827b      	strh	r3, [r7, #18]
 8002862:	8a3a      	ldrh	r2, [r7, #16]
 8002864:	8a7b      	ldrh	r3, [r7, #18]
 8002866:	4053      	eors	r3, r2
 8002868:	b29b      	uxth	r3, r3
 800286a:	823b      	strh	r3, [r7, #16]
	}



	if (sensorMidianRight[0] > sensorMidianRight[1]) {
 800286c:	893a      	ldrh	r2, [r7, #8]
 800286e:	897b      	ldrh	r3, [r7, #10]
 8002870:	429a      	cmp	r2, r3
 8002872:	d90e      	bls.n	8002892 <Make_Sensor_Raw_Vals+0x156>
		INT_SWAP(sensorMidianRight[0], sensorMidianRight[1]);
 8002874:	893a      	ldrh	r2, [r7, #8]
 8002876:	897b      	ldrh	r3, [r7, #10]
 8002878:	4053      	eors	r3, r2
 800287a:	b29b      	uxth	r3, r3
 800287c:	813b      	strh	r3, [r7, #8]
 800287e:	897a      	ldrh	r2, [r7, #10]
 8002880:	893b      	ldrh	r3, [r7, #8]
 8002882:	4053      	eors	r3, r2
 8002884:	b29b      	uxth	r3, r3
 8002886:	817b      	strh	r3, [r7, #10]
 8002888:	893a      	ldrh	r2, [r7, #8]
 800288a:	897b      	ldrh	r3, [r7, #10]
 800288c:	4053      	eors	r3, r2
 800288e:	b29b      	uxth	r3, r3
 8002890:	813b      	strh	r3, [r7, #8]
	}
	if (sensorMidianRight[1] > sensorMidianRight[2]) {
 8002892:	897a      	ldrh	r2, [r7, #10]
 8002894:	89bb      	ldrh	r3, [r7, #12]
 8002896:	429a      	cmp	r2, r3
 8002898:	d90e      	bls.n	80028b8 <Make_Sensor_Raw_Vals+0x17c>
		INT_SWAP(sensorMidianRight[1], sensorMidianRight[2]);
 800289a:	897a      	ldrh	r2, [r7, #10]
 800289c:	89bb      	ldrh	r3, [r7, #12]
 800289e:	4053      	eors	r3, r2
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	817b      	strh	r3, [r7, #10]
 80028a4:	89ba      	ldrh	r2, [r7, #12]
 80028a6:	897b      	ldrh	r3, [r7, #10]
 80028a8:	4053      	eors	r3, r2
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	81bb      	strh	r3, [r7, #12]
 80028ae:	897a      	ldrh	r2, [r7, #10]
 80028b0:	89bb      	ldrh	r3, [r7, #12]
 80028b2:	4053      	eors	r3, r2
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	817b      	strh	r3, [r7, #10]
	}
	if (sensorMidianRight[0] > sensorMidianRight[1]) {
 80028b8:	893a      	ldrh	r2, [r7, #8]
 80028ba:	897b      	ldrh	r3, [r7, #10]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d90e      	bls.n	80028de <Make_Sensor_Raw_Vals+0x1a2>
		INT_SWAP(sensorMidianRight[0], sensorMidianRight[1]);
 80028c0:	893a      	ldrh	r2, [r7, #8]
 80028c2:	897b      	ldrh	r3, [r7, #10]
 80028c4:	4053      	eors	r3, r2
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	813b      	strh	r3, [r7, #8]
 80028ca:	897a      	ldrh	r2, [r7, #10]
 80028cc:	893b      	ldrh	r3, [r7, #8]
 80028ce:	4053      	eors	r3, r2
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	817b      	strh	r3, [r7, #10]
 80028d4:	893a      	ldrh	r2, [r7, #8]
 80028d6:	897b      	ldrh	r3, [r7, #10]
 80028d8:	4053      	eors	r3, r2
 80028da:	b29b      	uxth	r3, r3
 80028dc:	813b      	strh	r3, [r7, #8]
	}



	sensorRawVals[idx] = sensorMidianLeft[1] >> 4;
 80028de:	8a7b      	ldrh	r3, [r7, #18]
 80028e0:	091b      	lsrs	r3, r3, #4
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	b2d1      	uxtb	r1, r2
 80028e8:	4a0d      	ldr	r2, [pc, #52]	; (8002920 <Make_Sensor_Raw_Vals+0x1e4>)
 80028ea:	54d1      	strb	r1, [r2, r3]
	sensorRawVals[idx + 8] = sensorMidianRight[1] >> 4;
 80028ec:	897b      	ldrh	r3, [r7, #10]
 80028ee:	091b      	lsrs	r3, r3, #4
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	3308      	adds	r3, #8
 80028f6:	b2d1      	uxtb	r1, r2
 80028f8:	4a09      	ldr	r2, [pc, #36]	; (8002920 <Make_Sensor_Raw_Vals+0x1e4>)
 80028fa:	54d1      	strb	r1, [r2, r3]

	//  IR LED 
	GPIOC->ODR &= ~0x08;
 80028fc:	4b04      	ldr	r3, [pc, #16]	; (8002910 <Make_Sensor_Raw_Vals+0x1d4>)
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	4a03      	ldr	r2, [pc, #12]	; (8002910 <Make_Sensor_Raw_Vals+0x1d4>)
 8002902:	f023 0308 	bic.w	r3, r3, #8
 8002906:	6153      	str	r3, [r2, #20]
}
 8002908:	bf00      	nop
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40020800 	.word	0x40020800
 8002914:	03500007 	.word	0x03500007
 8002918:	40012000 	.word	0x40012000
 800291c:	03200006 	.word	0x03200006
 8002920:	200034d0 	.word	0x200034d0

08002924 <Make_Sensor_Norm_Vals>:




// normalized value 
__STATIC_INLINE void	Make_Sensor_Norm_Vals(uint8_t idx) {
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	71fb      	strb	r3, [r7, #7]


 	sensorNormVals[idx] = ( (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]) \
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	4a1e      	ldr	r2, [pc, #120]	; (80029ac <Make_Sensor_Norm_Vals+0x88>)
 8002932:	5cd3      	ldrb	r3, [r2, r3]
 8002934:	b2db      	uxtb	r3, r3
 8002936:	4619      	mov	r1, r3
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	4a1d      	ldr	r2, [pc, #116]	; (80029b0 <Make_Sensor_Norm_Vals+0x8c>)
 800293c:	5cd3      	ldrb	r3, [r2, r3]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	1aca      	subs	r2, r1, r3
 8002942:	4613      	mov	r3, r2
 8002944:	021b      	lsls	r3, r3, #8
 8002946:	1a9b      	subs	r3, r3, r2
 8002948:	79fa      	ldrb	r2, [r7, #7]
 800294a:	491a      	ldr	r1, [pc, #104]	; (80029b4 <Make_Sensor_Norm_Vals+0x90>)
 800294c:	5c8a      	ldrb	r2, [r1, r2]
 800294e:	b2d2      	uxtb	r2, r2
 8002950:	fb93 f3f2 	sdiv	r3, r3, r2
 		& ( (sensorRawVals[idx] < blackMaxs[idx] ? 1 : 0) - 0x01 )  ) \
 8002954:	b25b      	sxtb	r3, r3
 8002956:	79fa      	ldrb	r2, [r7, #7]
 8002958:	4914      	ldr	r1, [pc, #80]	; (80029ac <Make_Sensor_Norm_Vals+0x88>)
 800295a:	5c8a      	ldrb	r2, [r1, r2]
 800295c:	b2d1      	uxtb	r1, r2
 800295e:	79fa      	ldrb	r2, [r7, #7]
 8002960:	4813      	ldr	r0, [pc, #76]	; (80029b0 <Make_Sensor_Norm_Vals+0x8c>)
 8002962:	5c82      	ldrb	r2, [r0, r2]
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	4291      	cmp	r1, r2
 8002968:	d201      	bcs.n	800296e <Make_Sensor_Norm_Vals+0x4a>
 800296a:	2200      	movs	r2, #0
 800296c:	e001      	b.n	8002972 <Make_Sensor_Norm_Vals+0x4e>
 800296e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002972:	4013      	ands	r3, r2
 8002974:	b25b      	sxtb	r3, r3
 		| ( (sensorRawVals[idx] < whiteMaxs[idx] ? 1 : 0) - 0x01 );
 8002976:	79fa      	ldrb	r2, [r7, #7]
 8002978:	490c      	ldr	r1, [pc, #48]	; (80029ac <Make_Sensor_Norm_Vals+0x88>)
 800297a:	5c8a      	ldrb	r2, [r1, r2]
 800297c:	b2d1      	uxtb	r1, r2
 800297e:	79fa      	ldrb	r2, [r7, #7]
 8002980:	480d      	ldr	r0, [pc, #52]	; (80029b8 <Make_Sensor_Norm_Vals+0x94>)
 8002982:	5c82      	ldrb	r2, [r0, r2]
 8002984:	b2d2      	uxtb	r2, r2
 8002986:	4291      	cmp	r1, r2
 8002988:	d201      	bcs.n	800298e <Make_Sensor_Norm_Vals+0x6a>
 800298a:	2200      	movs	r2, #0
 800298c:	e001      	b.n	8002992 <Make_Sensor_Norm_Vals+0x6e>
 800298e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002992:	4313      	orrs	r3, r2
 8002994:	b25a      	sxtb	r2, r3
 	sensorNormVals[idx] = ( (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]) \
 8002996:	79fb      	ldrb	r3, [r7, #7]
 		| ( (sensorRawVals[idx] < whiteMaxs[idx] ? 1 : 0) - 0x01 );
 8002998:	b2d1      	uxtb	r1, r2
 	sensorNormVals[idx] = ( (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]) \
 800299a:	4a08      	ldr	r2, [pc, #32]	; (80029bc <Make_Sensor_Norm_Vals+0x98>)
 800299c:	54d1      	strb	r1, [r2, r3]
//		sensorNormVals[idx] = 255;
//	}
//	else {
//		sensorNormVals[idx] = (255 * (sensorRawVals[idx] - blackMaxs[idx]) / normalizeCoef[idx]);
//	}
}
 800299e:	bf00      	nop
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	200034d0 	.word	0x200034d0
 80029b0:	2000006c 	.word	0x2000006c
 80029b4:	200034f0 	.word	0x200034f0
 80029b8:	2000005c 	.word	0x2000005c
 80029bc:	200034e0 	.word	0x200034e0

080029c0 <Make_Sensor_State>:



// sensor state 
__STATIC_INLINE void	Make_Sensor_State(uint8_t idx) {
 80029c0:	b480      	push	{r7}
 80029c2:	b085      	sub	sp, #20
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	4603      	mov	r3, r0
 80029c8:	71fb      	strb	r3, [r7, #7]

	uint8_t stateMaskingIdx = IR_SENSOR_LEN - 1 - idx;
 80029ca:	79fb      	ldrb	r3, [r7, #7]
 80029cc:	f1c3 030f 	rsb	r3, r3, #15
 80029d0:	73fb      	strb	r3, [r7, #15]

	irSensorState = ( irSensorState & ~(0x01 << stateMaskingIdx) ) | ( (sensorNormVals[idx] > threshold ? 1 : 0) << stateMaskingIdx );
 80029d2:	7bfb      	ldrb	r3, [r7, #15]
 80029d4:	2201      	movs	r2, #1
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	b21b      	sxth	r3, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	b21a      	sxth	r2, r3
 80029e0:	4b10      	ldr	r3, [pc, #64]	; (8002a24 <Make_Sensor_State+0x64>)
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	b21b      	sxth	r3, r3
 80029e8:	4013      	ands	r3, r2
 80029ea:	b21a      	sxth	r2, r3
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	490e      	ldr	r1, [pc, #56]	; (8002a28 <Make_Sensor_State+0x68>)
 80029f0:	5ccb      	ldrb	r3, [r1, r3]
 80029f2:	b2d9      	uxtb	r1, r3
 80029f4:	4b0d      	ldr	r3, [pc, #52]	; (8002a2c <Make_Sensor_State+0x6c>)
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	4299      	cmp	r1, r3
 80029fc:	bf8c      	ite	hi
 80029fe:	2301      	movhi	r3, #1
 8002a00:	2300      	movls	r3, #0
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	4619      	mov	r1, r3
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0c:	b21b      	sxth	r3, r3
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	b21b      	sxth	r3, r3
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	4b03      	ldr	r3, [pc, #12]	; (8002a24 <Make_Sensor_State+0x64>)
 8002a16:	801a      	strh	r2, [r3, #0]
//		irSensorState |= 0x01 << stateMaskingIdx;
//	}
//	else {
//		irSensorState &= ~(0x01 << stateMaskingIdx);
//	}
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	20003500 	.word	0x20003500
 8002a28:	200034e0 	.word	0x200034e0
 8002a2c:	2000007c 	.word	0x2000007c

08002a30 <Make_Voltage_Raw_Val>:



__STATIC_INLINE float	Make_Voltage_Raw_Val() {
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
	LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_8);
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <Make_Voltage_Raw_Val+0x38>)
 8002a36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002a3a:	480c      	ldr	r0, [pc, #48]	; (8002a6c <Make_Voltage_Raw_Val+0x3c>)
 8002a3c:	f7ff fdba 	bl	80025b4 <LL_ADC_REG_SetSequencerRanks>
	return 3.3f * 21.f * (float)ADC_Read() / 4096.f;
 8002a40:	f7ff fe58 	bl	80026f4 <ADC_Read>
 8002a44:	4603      	mov	r3, r0
 8002a46:	ee07 3a90 	vmov	s15, r3
 8002a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a4e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002a70 <Make_Voltage_Raw_Val+0x40>
 8002a52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a56:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002a74 <Make_Voltage_Raw_Val+0x44>
 8002a5a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002a5e:	eef0 7a66 	vmov.f32	s15, s13
}
 8002a62:	eeb0 0a67 	vmov.f32	s0, s15
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	03800008 	.word	0x03800008
 8002a6c:	40012000 	.word	0x40012000
 8002a70:	428a9999 	.word	0x428a9999
 8002a74:	45800000 	.word	0x45800000

08002a78 <Make_Battery_Voltage>:



__STATIC_INLINE void	Make_Battery_Voltage() {
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
	static uint8_t	sensingVoltageIdx = 0;
	static float	sensingVoltageMidian[3];


	switch(sensingVoltageIdx) {
 8002a7e:	4b39      	ldr	r3, [pc, #228]	; (8002b64 <Make_Battery_Voltage+0xec>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b02      	cmp	r3, #2
 8002a84:	dc02      	bgt.n	8002a8c <Make_Battery_Voltage+0x14>
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	da03      	bge.n	8002a92 <Make_Battery_Voltage+0x1a>
			sensingVoltage = sensingVoltageMidian[1];
			sensingVoltageIdx = 0;

			break;
	}
}
 8002a8a:	e067      	b.n	8002b5c <Make_Battery_Voltage+0xe4>
	switch(sensingVoltageIdx) {
 8002a8c:	2b03      	cmp	r3, #3
 8002a8e:	d013      	beq.n	8002ab8 <Make_Battery_Voltage+0x40>
}
 8002a90:	e064      	b.n	8002b5c <Make_Battery_Voltage+0xe4>
			sensingVoltageMidian[sensingVoltageIdx] = Make_Voltage_Raw_Val();
 8002a92:	4b34      	ldr	r3, [pc, #208]	; (8002b64 <Make_Battery_Voltage+0xec>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	461c      	mov	r4, r3
 8002a98:	f7ff ffca 	bl	8002a30 <Make_Voltage_Raw_Val>
 8002a9c:	eef0 7a40 	vmov.f32	s15, s0
 8002aa0:	4a31      	ldr	r2, [pc, #196]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002aa2:	00a3      	lsls	r3, r4, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	edc3 7a00 	vstr	s15, [r3]
			sensingVoltageIdx++;
 8002aaa:	4b2e      	ldr	r3, [pc, #184]	; (8002b64 <Make_Battery_Voltage+0xec>)
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	3301      	adds	r3, #1
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	4b2c      	ldr	r3, [pc, #176]	; (8002b64 <Make_Battery_Voltage+0xec>)
 8002ab4:	701a      	strb	r2, [r3, #0]
			break;
 8002ab6:	e051      	b.n	8002b5c <Make_Battery_Voltage+0xe4>
			if (sensingVoltageMidian[0] > sensingVoltageMidian[1]) {
 8002ab8:	4b2b      	ldr	r3, [pc, #172]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002aba:	ed93 7a00 	vldr	s14, [r3]
 8002abe:	4b2a      	ldr	r3, [pc, #168]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ac0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ac4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ac8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002acc:	dd09      	ble.n	8002ae2 <Make_Battery_Voltage+0x6a>
				FLOAT_SWAP(sensingVoltageMidian[0], sensingVoltageMidian[1]);
 8002ace:	4b26      	ldr	r3, [pc, #152]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	60fb      	str	r3, [r7, #12]
 8002ad4:	4b24      	ldr	r3, [pc, #144]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	4a23      	ldr	r2, [pc, #140]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4a22      	ldr	r2, [pc, #136]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6053      	str	r3, [r2, #4]
			if (sensingVoltageMidian[1] > sensingVoltageMidian[2]) {
 8002ae2:	4b21      	ldr	r3, [pc, #132]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002ae4:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ae8:	4b1f      	ldr	r3, [pc, #124]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002aea:	edd3 7a02 	vldr	s15, [r3, #8]
 8002aee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002af6:	dd09      	ble.n	8002b0c <Make_Battery_Voltage+0x94>
				FLOAT_SWAP(sensingVoltageMidian[1], sensingVoltageMidian[2]);
 8002af8:	4b1b      	ldr	r3, [pc, #108]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	4b1a      	ldr	r3, [pc, #104]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b04:	6053      	str	r3, [r2, #4]
 8002b06:	4a18      	ldr	r2, [pc, #96]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	6093      	str	r3, [r2, #8]
			if (sensingVoltageMidian[0] > sensingVoltageMidian[1]) {
 8002b0c:	4b16      	ldr	r3, [pc, #88]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b0e:	ed93 7a00 	vldr	s14, [r3]
 8002b12:	4b15      	ldr	r3, [pc, #84]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b14:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b20:	dd09      	ble.n	8002b36 <Make_Battery_Voltage+0xbe>
				FLOAT_SWAP(sensingVoltageMidian[0], sensingVoltageMidian[1]);
 8002b22:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	607b      	str	r3, [r7, #4]
 8002b28:	4b0f      	ldr	r3, [pc, #60]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	4a0e      	ldr	r2, [pc, #56]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	4a0d      	ldr	r2, [pc, #52]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6053      	str	r3, [r2, #4]
			if (sensingVoltageMidian[1] == 0) {
 8002b36:	4b0c      	ldr	r3, [pc, #48]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b38:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b3c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b44:	d102      	bne.n	8002b4c <Make_Battery_Voltage+0xd4>
				sensingVoltageMidian[1] = 0.001f;
 8002b46:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b48:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <Make_Battery_Voltage+0xf4>)
 8002b4a:	605a      	str	r2, [r3, #4]
			sensingVoltage = sensingVoltageMidian[1];
 8002b4c:	4b06      	ldr	r3, [pc, #24]	; (8002b68 <Make_Battery_Voltage+0xf0>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4a07      	ldr	r2, [pc, #28]	; (8002b70 <Make_Battery_Voltage+0xf8>)
 8002b52:	6013      	str	r3, [r2, #0]
			sensingVoltageIdx = 0;
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <Make_Battery_Voltage+0xec>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	701a      	strb	r2, [r3, #0]
			break;
 8002b5a:	bf00      	nop
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd90      	pop	{r4, r7, pc}
 8002b64:	200002a9 	.word	0x200002a9
 8002b68:	200002ac 	.word	0x200002ac
 8002b6c:	3a83126f 	.word	0x3a83126f
 8002b70:	20003504 	.word	0x20003504

08002b74 <Sensor_TIM5_IRQ>:





__STATIC_INLINE void	Sensor_TIM5_IRQ() {
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	DWT->CYCCNT = 0;
 8002b78:	4b1f      	ldr	r3, [pc, #124]	; (8002bf8 <Sensor_TIM5_IRQ+0x84>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	605a      	str	r2, [r3, #4]

	static uint8_t	tim5Idx = 0;

	Make_Sensor_Raw_Vals(tim5Idx);
 8002b7e:	4b1f      	ldr	r3, [pc, #124]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff fdda 	bl	800273c <Make_Sensor_Raw_Vals>

	Make_Sensor_Norm_Vals(tim5Idx);
 8002b88:	4b1c      	ldr	r3, [pc, #112]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff fec9 	bl	8002924 <Make_Sensor_Norm_Vals>
	Make_Sensor_Norm_Vals(tim5Idx + 8);
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	3308      	adds	r3, #8
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff fec2 	bl	8002924 <Make_Sensor_Norm_Vals>

	Make_Sensor_State(tim5Idx);
 8002ba0:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff ff0b 	bl	80029c0 <Make_Sensor_State>
	Make_Sensor_State(tim5Idx + 8);
 8002baa:	4b14      	ldr	r3, [pc, #80]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	3308      	adds	r3, #8
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ff04 	bl	80029c0 <Make_Sensor_State>

	if (tim5Idx & 0x01) {
 8002bb8:	4b10      	ldr	r3, [pc, #64]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <Sensor_TIM5_IRQ+0x54>
		Make_Battery_Voltage();
 8002bc4:	f7ff ff58 	bl	8002a78 <Make_Battery_Voltage>
	}


//	    { 0, 2, 4, 6, 1, 3, 5, 7 };
//	 
	tim5Idx += 2;
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	3302      	adds	r3, #2
 8002bce:	b2da      	uxtb	r2, r3
 8002bd0:	4b0a      	ldr	r3, [pc, #40]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bd2:	701a      	strb	r2, [r3, #0]

	if (tim5Idx == 9) {
 8002bd4:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	2b09      	cmp	r3, #9
 8002bda:	d103      	bne.n	8002be4 <Sensor_TIM5_IRQ+0x70>
		tim5Idx = 0;
 8002bdc:	4b07      	ldr	r3, [pc, #28]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	701a      	strb	r2, [r3, #0]
	}
	else if (tim5Idx == 8) {
		tim5Idx = 1;
	}
}
 8002be2:	e006      	b.n	8002bf2 <Sensor_TIM5_IRQ+0x7e>
	else if (tim5Idx == 8) {
 8002be4:	4b05      	ldr	r3, [pc, #20]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b08      	cmp	r3, #8
 8002bea:	d102      	bne.n	8002bf2 <Sensor_TIM5_IRQ+0x7e>
		tim5Idx = 1;
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <Sensor_TIM5_IRQ+0x88>)
 8002bee:	2201      	movs	r2, #1
 8002bf0:	701a      	strb	r2, [r3, #0]
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	e0001000 	.word	0xe0001000
 8002bfc:	200002a8 	.word	0x200002a8

08002c00 <Motor_Speed_Control>:
//	return gap;
//}



__STATIC_INLINE void	Motor_Speed_Control(float speedL, float speedR) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b094      	sub	sp, #80	; 0x50
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	ed87 0a01 	vstr	s0, [r7, #4]
 8002c0a:	edc7 0a00 	vstr	s1, [r7]

	float curVoltage = sensingVoltage;
 8002c0e:	4bc8      	ldr	r3, [pc, #800]	; (8002f30 <Motor_Speed_Control+0x330>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c

	t_encoder curEncoderValueL = TIM4->CNT;
 8002c14:	4bc7      	ldr	r3, [pc, #796]	; (8002f34 <Motor_Speed_Control+0x334>)
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	t_encoder curEncoderValueR = TIM3->CNT;
 8002c1c:	4bc6      	ldr	r3, [pc, #792]	; (8002f38 <Motor_Speed_Control+0x338>)
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

	float velocityCmdL = RADIAN_PER_M * speedL;
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f7fd fc97 	bl	8000558 <__aeabi_f2d>
 8002c2a:	a3bf      	add	r3, pc, #764	; (adr r3, 8002f28 <Motor_Speed_Control+0x328>)
 8002c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c30:	f7fd fcea 	bl	8000608 <__aeabi_dmul>
 8002c34:	4602      	mov	r2, r0
 8002c36:	460b      	mov	r3, r1
 8002c38:	4610      	mov	r0, r2
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	f7fd ffbc 	bl	8000bb8 <__aeabi_d2f>
 8002c40:	4603      	mov	r3, r0
 8002c42:	647b      	str	r3, [r7, #68]	; 0x44
	float velocityCmdR = RADIAN_PER_M * speedR;
 8002c44:	6838      	ldr	r0, [r7, #0]
 8002c46:	f7fd fc87 	bl	8000558 <__aeabi_f2d>
 8002c4a:	a3b7      	add	r3, pc, #732	; (adr r3, 8002f28 <Motor_Speed_Control+0x328>)
 8002c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c50:	f7fd fcda 	bl	8000608 <__aeabi_dmul>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	4610      	mov	r0, r2
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	f7fd ffac 	bl	8000bb8 <__aeabi_d2f>
 8002c60:	4603      	mov	r3, r0
 8002c62:	643b      	str	r3, [r7, #64]	; 0x40

	positionCmdL += velocityCmdL * MOTOR_CONTROL_INTERVAL_S;
 8002c64:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002c68:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002c6c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c70:	4bb3      	ldr	r3, [pc, #716]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002c72:	edd3 7a00 	vldr	s15, [r3]
 8002c76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c7a:	4bb1      	ldr	r3, [pc, #708]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002c7c:	edc3 7a00 	vstr	s15, [r3]
	positionCmdR += velocityCmdR * MOTOR_CONTROL_INTERVAL_S;
 8002c80:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002c84:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002c88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c8c:	4bad      	ldr	r3, [pc, #692]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002c8e:	edd3 7a00 	vldr	s15, [r3]
 8002c92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c96:	4bab      	ldr	r3, [pc, #684]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002c98:	edc3 7a00 	vstr	s15, [r3]

	float velocityL = (t_encoder)(curEncoderValueL - prevEncoderValueL) * RADIAN_PER_TICK / MOTOR_CONTROL_INTERVAL_S;
 8002c9c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8002ca0:	4ba9      	ldr	r3, [pc, #676]	; (8002f48 <Motor_Speed_Control+0x348>)
 8002ca2:	881b      	ldrh	r3, [r3, #0]
 8002ca4:	b21b      	sxth	r3, r3
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	b21b      	sxth	r3, r3
 8002cae:	ee07 3a90 	vmov	s15, r3
 8002cb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cb6:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002f4c <Motor_Speed_Control+0x34c>
 8002cba:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cbe:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002cc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cc6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float velocityR = (t_encoder)(curEncoderValueR - prevEncoderValueR) * RADIAN_PER_TICK / MOTOR_CONTROL_INTERVAL_S;
 8002cca:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8002cce:	4ba0      	ldr	r3, [pc, #640]	; (8002f50 <Motor_Speed_Control+0x350>)
 8002cd0:	881b      	ldrh	r3, [r3, #0]
 8002cd2:	b21b      	sxth	r3, r3
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	b21b      	sxth	r3, r3
 8002cdc:	ee07 3a90 	vmov	s15, r3
 8002ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ce4:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002f4c <Motor_Speed_Control+0x34c>
 8002ce8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002cec:	eddf 6a93 	vldr	s13, [pc, #588]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002cf0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002cf4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

	positionL += velocityL * MOTOR_CONTROL_INTERVAL_S;
 8002cf8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002cfc:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002d00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d04:	4b93      	ldr	r3, [pc, #588]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d06:	edd3 7a00 	vldr	s15, [r3]
 8002d0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d0e:	4b91      	ldr	r3, [pc, #580]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d10:	edc3 7a00 	vstr	s15, [r3]
//		if (positionCmdL - positionL < 0) {
//			positionCmdL = positionL - RADIAN_PER_TICK * ENCODER_VALUE_PER_CIRCLE / 2.f;
//		}
//	}

	positionR += velocityR * MOTOR_CONTROL_INTERVAL_S;
 8002d14:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002d18:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8002f3c <Motor_Speed_Control+0x33c>
 8002d1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002d20:	4b8d      	ldr	r3, [pc, #564]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002d22:	edd3 7a00 	vldr	s15, [r3]
 8002d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d2a:	4b8b      	ldr	r3, [pc, #556]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002d2c:	edc3 7a00 	vstr	s15, [r3]
//			positionCmdR = positionR - RADIAN_PER_TICK * ENCODER_VALUE_PER_CIRCLE / 2.f;
//		}
//	}

	// anti windup
	positionCmdL = GET_MIN(positionCmdL, positionL + 0.5f);
 8002d30:	4b88      	ldr	r3, [pc, #544]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d32:	edd3 7a00 	vldr	s15, [r3]
 8002d36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d3e:	4b80      	ldr	r3, [pc, #512]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002d40:	edd3 7a00 	vldr	s15, [r3]
 8002d44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d4c:	dd03      	ble.n	8002d56 <Motor_Speed_Control+0x156>
 8002d4e:	4b7c      	ldr	r3, [pc, #496]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002d50:	edd3 7a00 	vldr	s15, [r3]
 8002d54:	e006      	b.n	8002d64 <Motor_Speed_Control+0x164>
 8002d56:	4b7f      	ldr	r3, [pc, #508]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d58:	edd3 7a00 	vldr	s15, [r3]
 8002d5c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002d64:	4b76      	ldr	r3, [pc, #472]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002d66:	edc3 7a00 	vstr	s15, [r3]
	positionCmdL = GET_MAX(positionCmdL, positionL - 0.5f);
 8002d6a:	4b7a      	ldr	r3, [pc, #488]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d6c:	edd3 7a00 	vldr	s15, [r3]
 8002d70:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d74:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002d78:	4b71      	ldr	r3, [pc, #452]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002d7a:	edd3 7a00 	vldr	s15, [r3]
 8002d7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d86:	d503      	bpl.n	8002d90 <Motor_Speed_Control+0x190>
 8002d88:	4b6d      	ldr	r3, [pc, #436]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002d8a:	edd3 7a00 	vldr	s15, [r3]
 8002d8e:	e006      	b.n	8002d9e <Motor_Speed_Control+0x19e>
 8002d90:	4b70      	ldr	r3, [pc, #448]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002d92:	edd3 7a00 	vldr	s15, [r3]
 8002d96:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002d9e:	4b68      	ldr	r3, [pc, #416]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002da0:	edc3 7a00 	vstr	s15, [r3]

	positionCmdR = GET_MIN(positionCmdR, positionR + 0.5f);
 8002da4:	4b6c      	ldr	r3, [pc, #432]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002da6:	edd3 7a00 	vldr	s15, [r3]
 8002daa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dae:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002db2:	4b64      	ldr	r3, [pc, #400]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002db4:	edd3 7a00 	vldr	s15, [r3]
 8002db8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc0:	dd03      	ble.n	8002dca <Motor_Speed_Control+0x1ca>
 8002dc2:	4b60      	ldr	r3, [pc, #384]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002dc4:	edd3 7a00 	vldr	s15, [r3]
 8002dc8:	e006      	b.n	8002dd8 <Motor_Speed_Control+0x1d8>
 8002dca:	4b63      	ldr	r3, [pc, #396]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002dcc:	edd3 7a00 	vldr	s15, [r3]
 8002dd0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dd4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002dd8:	4b5a      	ldr	r3, [pc, #360]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002dda:	edc3 7a00 	vstr	s15, [r3]
	positionCmdR = GET_MAX(positionCmdR, positionR - 0.5f);
 8002dde:	4b5e      	ldr	r3, [pc, #376]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002de0:	edd3 7a00 	vldr	s15, [r3]
 8002de4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002de8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002dec:	4b55      	ldr	r3, [pc, #340]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002dee:	edd3 7a00 	vldr	s15, [r3]
 8002df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dfa:	d503      	bpl.n	8002e04 <Motor_Speed_Control+0x204>
 8002dfc:	4b51      	ldr	r3, [pc, #324]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002dfe:	edd3 7a00 	vldr	s15, [r3]
 8002e02:	e006      	b.n	8002e12 <Motor_Speed_Control+0x212>
 8002e04:	4b54      	ldr	r3, [pc, #336]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002e06:	edd3 7a00 	vldr	s15, [r3]
 8002e0a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002e0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002e12:	4b4c      	ldr	r3, [pc, #304]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002e14:	edc3 7a00 	vstr	s15, [r3]


	float positionErrL = positionL - positionCmdL;
 8002e18:	4b4e      	ldr	r3, [pc, #312]	; (8002f54 <Motor_Speed_Control+0x354>)
 8002e1a:	ed93 7a00 	vldr	s14, [r3]
 8002e1e:	4b48      	ldr	r3, [pc, #288]	; (8002f40 <Motor_Speed_Control+0x340>)
 8002e20:	edd3 7a00 	vldr	s15, [r3]
 8002e24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e28:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float positionErrR = positionR - positionCmdR;
 8002e2c:	4b4a      	ldr	r3, [pc, #296]	; (8002f58 <Motor_Speed_Control+0x358>)
 8002e2e:	ed93 7a00 	vldr	s14, [r3]
 8002e32:	4b44      	ldr	r3, [pc, #272]	; (8002f44 <Motor_Speed_Control+0x344>)
 8002e34:	edd3 7a00 	vldr	s15, [r3]
 8002e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e3c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	float velocityErrL = velocityL - velocityCmdL;
 8002e40:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002e44:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e4c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float velocityErrR = velocityR - velocityCmdR;
 8002e50:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002e54:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002e58:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	float currentL = -(positionErrL * pCoef + velocityErrL * dCoef);
 8002e60:	4b3e      	ldr	r3, [pc, #248]	; (8002f5c <Motor_Speed_Control+0x35c>)
 8002e62:	ed93 7a00 	vldr	s14, [r3]
 8002e66:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e6e:	4b3c      	ldr	r3, [pc, #240]	; (8002f60 <Motor_Speed_Control+0x360>)
 8002e70:	edd3 6a00 	vldr	s13, [r3]
 8002e74:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002e78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e80:	eef1 7a67 	vneg.f32	s15, s15
 8002e84:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float currentR = -(positionErrR * pCoef + velocityErrR * dCoef);
 8002e88:	4b34      	ldr	r3, [pc, #208]	; (8002f5c <Motor_Speed_Control+0x35c>)
 8002e8a:	ed93 7a00 	vldr	s14, [r3]
 8002e8e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002e92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e96:	4b32      	ldr	r3, [pc, #200]	; (8002f60 <Motor_Speed_Control+0x360>)
 8002e98:	edd3 6a00 	vldr	s13, [r3]
 8002e9c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002ea0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ea4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ea8:	eef1 7a67 	vneg.f32	s15, s15
 8002eac:	edc7 7a08 	vstr	s15, [r7, #32]

	float voltL = currentL * MOTOR_RESISTANCE + velocityL * MOTOR_KE;
 8002eb0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002eb4:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002f64 <Motor_Speed_Control+0x364>
 8002eb8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ebc:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002ec0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8002f68 <Motor_Speed_Control+0x368>
 8002ec4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ecc:	edc7 7a07 	vstr	s15, [r7, #28]
	float voltR = currentR * MOTOR_RESISTANCE + velocityR * MOTOR_KE;
 8002ed0:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ed4:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002f64 <Motor_Speed_Control+0x364>
 8002ed8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002edc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002ee0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8002f68 <Motor_Speed_Control+0x368>
 8002ee4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002ee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eec:	edc7 7a06 	vstr	s15, [r7, #24]

	float dutyRatioL = voltL / curVoltage;
 8002ef0:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ef4:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002ef8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002efc:	edc7 7a05 	vstr	s15, [r7, #20]
	float dutyRatioR = voltR / curVoltage;
 8002f00:	edd7 6a06 	vldr	s13, [r7, #24]
 8002f04:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f0c:	edc7 7a04 	vstr	s15, [r7, #16]

	uint32_t levelCCR_L = ABS(dutyRatioL) * levelMaxCCR;
 8002f10:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f14:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f1c:	d526      	bpl.n	8002f6c <Motor_Speed_Control+0x36c>
 8002f1e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f22:	eef1 7a67 	vneg.f32	s15, s15
 8002f26:	e023      	b.n	8002f70 <Motor_Speed_Control+0x370>
 8002f28:	52242ab6 	.word	0x52242ab6
 8002f2c:	4041f1a6 	.word	0x4041f1a6
 8002f30:	20003504 	.word	0x20003504
 8002f34:	40000800 	.word	0x40000800
 8002f38:	40000400 	.word	0x40000400
 8002f3c:	3a03126f 	.word	0x3a03126f
 8002f40:	20001450 	.word	0x20001450
 8002f44:	20001458 	.word	0x20001458
 8002f48:	20001460 	.word	0x20001460
 8002f4c:	3a000000 	.word	0x3a000000
 8002f50:	20001462 	.word	0x20001462
 8002f54:	20001454 	.word	0x20001454
 8002f58:	2000145c 	.word	0x2000145c
 8002f5c:	20000004 	.word	0x20000004
 8002f60:	20000008 	.word	0x20000008
 8002f64:	40e47ae1 	.word	0x40e47ae1
 8002f68:	3d072b02 	.word	0x3d072b02
 8002f6c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002f70:	4b53      	ldr	r3, [pc, #332]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	ee07 3a10 	vmov	s14, r3
 8002f78:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f84:	ee17 3a90 	vmov	r3, s15
 8002f88:	60fb      	str	r3, [r7, #12]
	levelCCR_L = GET_MIN(levelCCR_L, levelMaxCCR);
 8002f8a:	4b4d      	ldr	r3, [pc, #308]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	68fa      	ldr	r2, [r7, #12]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d201      	bcs.n	8002f98 <Motor_Speed_Control+0x398>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	e001      	b.n	8002f9c <Motor_Speed_Control+0x39c>
 8002f98:	4b49      	ldr	r3, [pc, #292]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	60fb      	str	r3, [r7, #12]

	uint32_t levelCCR_R = ABS(dutyRatioR) * levelMaxCCR;
 8002f9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fa2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fa6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002faa:	d504      	bpl.n	8002fb6 <Motor_Speed_Control+0x3b6>
 8002fac:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fb0:	eef1 7a67 	vneg.f32	s15, s15
 8002fb4:	e001      	b.n	8002fba <Motor_Speed_Control+0x3ba>
 8002fb6:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fba:	4b41      	ldr	r3, [pc, #260]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	ee07 3a10 	vmov	s14, r3
 8002fc2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002fc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fce:	ee17 3a90 	vmov	r3, s15
 8002fd2:	60bb      	str	r3, [r7, #8]
	levelCCR_R = GET_MIN(levelCCR_R, levelMaxCCR);
 8002fd4:	4b3a      	ldr	r3, [pc, #232]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	68ba      	ldr	r2, [r7, #8]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d201      	bcs.n	8002fe2 <Motor_Speed_Control+0x3e2>
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	e001      	b.n	8002fe6 <Motor_Speed_Control+0x3e6>
 8002fe2:	4b37      	ldr	r3, [pc, #220]	; (80030c0 <Motor_Speed_Control+0x4c0>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	60bb      	str	r3, [r7, #8]

	TIM10->CCR1 = levelCCR_L;
 8002fe8:	4a36      	ldr	r2, [pc, #216]	; (80030c4 <Motor_Speed_Control+0x4c4>)
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6353      	str	r3, [r2, #52]	; 0x34
	TIM11->CCR1 = levelCCR_R;
 8002fee:	4a36      	ldr	r2, [pc, #216]	; (80030c8 <Motor_Speed_Control+0x4c8>)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	6353      	str	r3, [r2, #52]	; 0x34


	Custom_GPIO_Set(GPIOB, 1 << 4, dutyRatioL > 0 ? 1 : 0); // PB4
 8002ff4:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003000:	bfcc      	ite	gt
 8003002:	2301      	movgt	r3, #1
 8003004:	2300      	movle	r3, #0
 8003006:	b2db      	uxtb	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	2110      	movs	r1, #16
 800300c:	482f      	ldr	r0, [pc, #188]	; (80030cc <Motor_Speed_Control+0x4cc>)
 800300e:	f7ff fb53 	bl	80026b8 <Custom_GPIO_Set>
	Custom_GPIO_Set(GPIOB, 1 << 5, dutyRatioL < 0 ? 1 : 0); // PB5
 8003012:	edd7 7a05 	vldr	s15, [r7, #20]
 8003016:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800301a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800301e:	bf4c      	ite	mi
 8003020:	2301      	movmi	r3, #1
 8003022:	2300      	movpl	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	461a      	mov	r2, r3
 8003028:	2120      	movs	r1, #32
 800302a:	4828      	ldr	r0, [pc, #160]	; (80030cc <Motor_Speed_Control+0x4cc>)
 800302c:	f7ff fb44 	bl	80026b8 <Custom_GPIO_Set>

	Custom_GPIO_Set(GPIOC, 1 << 4, dutyRatioR < 0 ? 1 : 0); // PC4
 8003030:	edd7 7a04 	vldr	s15, [r7, #16]
 8003034:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303c:	bf4c      	ite	mi
 800303e:	2301      	movmi	r3, #1
 8003040:	2300      	movpl	r3, #0
 8003042:	b2db      	uxtb	r3, r3
 8003044:	461a      	mov	r2, r3
 8003046:	2110      	movs	r1, #16
 8003048:	4821      	ldr	r0, [pc, #132]	; (80030d0 <Motor_Speed_Control+0x4d0>)
 800304a:	f7ff fb35 	bl	80026b8 <Custom_GPIO_Set>
	Custom_GPIO_Set(GPIOC, 1 << 5, dutyRatioR > 0 ? 1 : 0); // PC5
 800304e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003052:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305a:	bfcc      	ite	gt
 800305c:	2301      	movgt	r3, #1
 800305e:	2300      	movle	r3, #0
 8003060:	b2db      	uxtb	r3, r3
 8003062:	461a      	mov	r2, r3
 8003064:	2120      	movs	r1, #32
 8003066:	481a      	ldr	r0, [pc, #104]	; (80030d0 <Motor_Speed_Control+0x4d0>)
 8003068:	f7ff fb26 	bl	80026b8 <Custom_GPIO_Set>


	curTick_L += (t_encoder)(curEncoderValueL - prevEncoderValueL);
 800306c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8003070:	4b18      	ldr	r3, [pc, #96]	; (80030d4 <Motor_Speed_Control+0x4d4>)
 8003072:	881b      	ldrh	r3, [r3, #0]
 8003074:	b21b      	sxth	r3, r3
 8003076:	b29b      	uxth	r3, r3
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	b29b      	uxth	r3, r3
 800307c:	b21b      	sxth	r3, r3
 800307e:	461a      	mov	r2, r3
 8003080:	4b15      	ldr	r3, [pc, #84]	; (80030d8 <Motor_Speed_Control+0x4d8>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4413      	add	r3, r2
 8003086:	4a14      	ldr	r2, [pc, #80]	; (80030d8 <Motor_Speed_Control+0x4d8>)
 8003088:	6013      	str	r3, [r2, #0]
	curTick_R += (t_encoder)(curEncoderValueR - prevEncoderValueR);
 800308a:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 800308e:	4b13      	ldr	r3, [pc, #76]	; (80030dc <Motor_Speed_Control+0x4dc>)
 8003090:	881b      	ldrh	r3, [r3, #0]
 8003092:	b21b      	sxth	r3, r3
 8003094:	b29b      	uxth	r3, r3
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	b29b      	uxth	r3, r3
 800309a:	b21b      	sxth	r3, r3
 800309c:	461a      	mov	r2, r3
 800309e:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <Motor_Speed_Control+0x4e0>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4413      	add	r3, r2
 80030a4:	4a0e      	ldr	r2, [pc, #56]	; (80030e0 <Motor_Speed_Control+0x4e0>)
 80030a6:	6013      	str	r3, [r2, #0]

	prevEncoderValueL = curEncoderValueL;
 80030a8:	4a0a      	ldr	r2, [pc, #40]	; (80030d4 <Motor_Speed_Control+0x4d4>)
 80030aa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80030ae:	8013      	strh	r3, [r2, #0]
	prevEncoderValueR = curEncoderValueR;
 80030b0:	4a0a      	ldr	r2, [pc, #40]	; (80030dc <Motor_Speed_Control+0x4dc>)
 80030b2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80030b6:	8013      	strh	r3, [r2, #0]

}
 80030b8:	bf00      	nop
 80030ba:	3750      	adds	r7, #80	; 0x50
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	2000144c 	.word	0x2000144c
 80030c4:	40014400 	.word	0x40014400
 80030c8:	40014800 	.word	0x40014800
 80030cc:	40020400 	.word	0x40020400
 80030d0:	40020800 	.word	0x40020800
 80030d4:	20001460 	.word	0x20001460
 80030d8:	20001478 	.word	0x20001478
 80030dc:	20001462 	.word	0x20001462
 80030e0:	2000147c 	.word	0x2000147c

080030e4 <Drive_Speed_Accele_Control>:




//    
__STATIC_INLINE void	Drive_Speed_Accele_Control() {
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0

	if (curSpeed == targetSpeed) {
 80030e8:	4b45      	ldr	r3, [pc, #276]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 80030ea:	ed93 7a00 	vldr	s14, [r3]
 80030ee:	4b45      	ldr	r3, [pc, #276]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 80030f0:	edd3 7a00 	vldr	s15, [r3]
 80030f4:	eeb4 7a67 	vcmp.f32	s14, s15
 80030f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fc:	d104      	bne.n	8003108 <Drive_Speed_Accele_Control+0x24>

		//  targetSpeed   , curAccele 0 
		//     targetSpeed        , curAccele 0 
		curAccele = 0.f;
 80030fe:	4b42      	ldr	r3, [pc, #264]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 8003100:	f04f 0200 	mov.w	r2, #0
 8003104:	601a      	str	r2, [r3, #0]
	else {

		//  
		curSpeed = GET_MAX(curSpeed - decele * MOTOR_CONTROL_INTERVAL_S, targetSpeed);
	}
}
 8003106:	e076      	b.n	80031f6 <Drive_Speed_Accele_Control+0x112>
	else if (curSpeed < targetSpeed) {
 8003108:	4b3d      	ldr	r3, [pc, #244]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 800310a:	ed93 7a00 	vldr	s14, [r3]
 800310e:	4b3d      	ldr	r3, [pc, #244]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 8003110:	edd3 7a00 	vldr	s15, [r3]
 8003114:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311c:	d544      	bpl.n	80031a8 <Drive_Speed_Accele_Control+0xc4>
		curAccele = GET_MIN(curAccele + JERK_COEF, targetAccele);
 800311e:	4b3a      	ldr	r3, [pc, #232]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 8003120:	edd3 7a00 	vldr	s15, [r3]
 8003124:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800320c <Drive_Speed_Accele_Control+0x128>
 8003128:	ee37 7a87 	vadd.f32	s14, s15, s14
 800312c:	4b38      	ldr	r3, [pc, #224]	; (8003210 <Drive_Speed_Accele_Control+0x12c>)
 800312e:	edd3 7a00 	vldr	s15, [r3]
 8003132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313a:	d507      	bpl.n	800314c <Drive_Speed_Accele_Control+0x68>
 800313c:	4b32      	ldr	r3, [pc, #200]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800320c <Drive_Speed_Accele_Control+0x128>
 8003146:	ee77 7a87 	vadd.f32	s15, s15, s14
 800314a:	e002      	b.n	8003152 <Drive_Speed_Accele_Control+0x6e>
 800314c:	4b30      	ldr	r3, [pc, #192]	; (8003210 <Drive_Speed_Accele_Control+0x12c>)
 800314e:	edd3 7a00 	vldr	s15, [r3]
 8003152:	4b2d      	ldr	r3, [pc, #180]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 8003154:	edc3 7a00 	vstr	s15, [r3]
		curSpeed = GET_MIN(curSpeed + curAccele * MOTOR_CONTROL_INTERVAL_S, targetSpeed);
 8003158:	4b2b      	ldr	r3, [pc, #172]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 800315a:	edd3 7a00 	vldr	s15, [r3]
 800315e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003214 <Drive_Speed_Accele_Control+0x130>
 8003162:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003166:	4b26      	ldr	r3, [pc, #152]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 8003168:	edd3 7a00 	vldr	s15, [r3]
 800316c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003170:	4b24      	ldr	r3, [pc, #144]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 8003172:	edd3 7a00 	vldr	s15, [r3]
 8003176:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800317e:	d50c      	bpl.n	800319a <Drive_Speed_Accele_Control+0xb6>
 8003180:	4b21      	ldr	r3, [pc, #132]	; (8003208 <Drive_Speed_Accele_Control+0x124>)
 8003182:	edd3 7a00 	vldr	s15, [r3]
 8003186:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003214 <Drive_Speed_Accele_Control+0x130>
 800318a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800318e:	4b1c      	ldr	r3, [pc, #112]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 8003190:	edd3 7a00 	vldr	s15, [r3]
 8003194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003198:	e002      	b.n	80031a0 <Drive_Speed_Accele_Control+0xbc>
 800319a:	4b1a      	ldr	r3, [pc, #104]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 800319c:	edd3 7a00 	vldr	s15, [r3]
 80031a0:	4b17      	ldr	r3, [pc, #92]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 80031a2:	edc3 7a00 	vstr	s15, [r3]
}
 80031a6:	e026      	b.n	80031f6 <Drive_Speed_Accele_Control+0x112>
		curSpeed = GET_MAX(curSpeed - decele * MOTOR_CONTROL_INTERVAL_S, targetSpeed);
 80031a8:	4b15      	ldr	r3, [pc, #84]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 80031aa:	ed93 7a00 	vldr	s14, [r3]
 80031ae:	4b1a      	ldr	r3, [pc, #104]	; (8003218 <Drive_Speed_Accele_Control+0x134>)
 80031b0:	edd3 7a00 	vldr	s15, [r3]
 80031b4:	eddf 6a17 	vldr	s13, [pc, #92]	; 8003214 <Drive_Speed_Accele_Control+0x130>
 80031b8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80031c0:	4b10      	ldr	r3, [pc, #64]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 80031c2:	edd3 7a00 	vldr	s15, [r3]
 80031c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ce:	dd0c      	ble.n	80031ea <Drive_Speed_Accele_Control+0x106>
 80031d0:	4b0b      	ldr	r3, [pc, #44]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 80031d2:	ed93 7a00 	vldr	s14, [r3]
 80031d6:	4b10      	ldr	r3, [pc, #64]	; (8003218 <Drive_Speed_Accele_Control+0x134>)
 80031d8:	edd3 7a00 	vldr	s15, [r3]
 80031dc:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003214 <Drive_Speed_Accele_Control+0x130>
 80031e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80031e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031e8:	e002      	b.n	80031f0 <Drive_Speed_Accele_Control+0x10c>
 80031ea:	4b06      	ldr	r3, [pc, #24]	; (8003204 <Drive_Speed_Accele_Control+0x120>)
 80031ec:	edd3 7a00 	vldr	s15, [r3]
 80031f0:	4b03      	ldr	r3, [pc, #12]	; (8003200 <Drive_Speed_Accele_Control+0x11c>)
 80031f2:	edc3 7a00 	vstr	s15, [r3]
}
 80031f6:	bf00      	nop
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	20001474 	.word	0x20001474
 8003204:	2000002c 	.word	0x2000002c
 8003208:	20000024 	.word	0x20000024
 800320c:	3e4ccccd 	.word	0x3e4ccccd
 8003210:	20000020 	.word	0x20000020
 8003214:	3a03126f 	.word	0x3a03126f
 8003218:	20000028 	.word	0x20000028

0800321c <Make_Limited_Position>:




//limitedPositionVal  
__STATIC_INLINE void	Make_Limited_Position() {
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0

	int32_t absPositionVal = ABS(positionVal - curInlineVal);
 8003222:	4b1c      	ldr	r3, [pc, #112]	; (8003294 <Make_Limited_Position+0x78>)
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	4b1c      	ldr	r3, [pc, #112]	; (8003298 <Make_Limited_Position+0x7c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	da05      	bge.n	800323c <Make_Limited_Position+0x20>
 8003230:	4b19      	ldr	r3, [pc, #100]	; (8003298 <Make_Limited_Position+0x7c>)
 8003232:	681a      	ldr	r2, [r3, #0]
 8003234:	4b17      	ldr	r3, [pc, #92]	; (8003294 <Make_Limited_Position+0x78>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	e004      	b.n	8003246 <Make_Limited_Position+0x2a>
 800323c:	4b15      	ldr	r3, [pc, #84]	; (8003294 <Make_Limited_Position+0x78>)
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b15      	ldr	r3, [pc, #84]	; (8003298 <Make_Limited_Position+0x7c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	607b      	str	r3, [r7, #4]

	//      curve decel 
	if (limitedPositionVal < absPositionVal) {
 8003248:	4b14      	ldr	r3, [pc, #80]	; (800329c <Make_Limited_Position+0x80>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	687a      	ldr	r2, [r7, #4]
 800324e:	429a      	cmp	r2, r3
 8003250:	dd0d      	ble.n	800326e <Make_Limited_Position+0x52>

		limitedPositionVal = GET_MIN(limitedPositionVal + 50, absPositionVal);
 8003252:	4b12      	ldr	r3, [pc, #72]	; (800329c <Make_Limited_Position+0x80>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	3332      	adds	r3, #50	; 0x32
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	dd03      	ble.n	8003266 <Make_Limited_Position+0x4a>
 800325e:	4b0f      	ldr	r3, [pc, #60]	; (800329c <Make_Limited_Position+0x80>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3332      	adds	r3, #50	; 0x32
 8003264:	e000      	b.n	8003268 <Make_Limited_Position+0x4c>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a0c      	ldr	r2, [pc, #48]	; (800329c <Make_Limited_Position+0x80>)
 800326a:	6013      	str	r3, [r2, #0]
	//      
	else {

		limitedPositionVal = GET_MAX(limitedPositionVal - 25, absPositionVal);
	}
}
 800326c:	e00c      	b.n	8003288 <Make_Limited_Position+0x6c>
		limitedPositionVal = GET_MAX(limitedPositionVal - 25, absPositionVal);
 800326e:	4b0b      	ldr	r3, [pc, #44]	; (800329c <Make_Limited_Position+0x80>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	3b19      	subs	r3, #25
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	429a      	cmp	r2, r3
 8003278:	da03      	bge.n	8003282 <Make_Limited_Position+0x66>
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <Make_Limited_Position+0x80>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	3b19      	subs	r3, #25
 8003280:	e000      	b.n	8003284 <Make_Limited_Position+0x68>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a05      	ldr	r2, [pc, #20]	; (800329c <Make_Limited_Position+0x80>)
 8003286:	6013      	str	r3, [r2, #0]
}
 8003288:	bf00      	nop
 800328a:	370c      	adds	r7, #12
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr
 8003294:	20001464 	.word	0x20001464
 8003298:	20001484 	.word	0x20001484
 800329c:	20001468 	.word	0x20001468

080032a0 <Make_Inline_Val>:


__STATIC_INLINE void	Make_Inline_Val(float finalSpeed) {
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	ed87 0a01 	vstr	s0, [r7, #4]
	 * l(m)   (curInlineVal == targetInlineVal)   curInlineVal 
	 * 		= targetInlineVal / { l(m)   (l(m) / 500(us)) }
	 * 		= targetInlineVal * curSpeed / l(m) / 2000
	 */

	if (curInlineVal < targetInlineVal) {
 80032aa:	4b16      	ldr	r3, [pc, #88]	; (8003304 <Make_Inline_Val+0x64>)
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	4b16      	ldr	r3, [pc, #88]	; (8003308 <Make_Inline_Val+0x68>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	da10      	bge.n	80032d8 <Make_Inline_Val+0x38>

		curInlineVal = GET_MIN(curInlineVal + 50, targetInlineVal);
 80032b6:	4b13      	ldr	r3, [pc, #76]	; (8003304 <Make_Inline_Val+0x64>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80032be:	4b12      	ldr	r3, [pc, #72]	; (8003308 <Make_Inline_Val+0x68>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	da03      	bge.n	80032ce <Make_Inline_Val+0x2e>
 80032c6:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <Make_Inline_Val+0x64>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	3332      	adds	r3, #50	; 0x32
 80032cc:	e001      	b.n	80032d2 <Make_Inline_Val+0x32>
 80032ce:	4b0e      	ldr	r3, [pc, #56]	; (8003308 <Make_Inline_Val+0x68>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a0c      	ldr	r2, [pc, #48]	; (8003304 <Make_Inline_Val+0x64>)
 80032d4:	6013      	str	r3, [r2, #0]

	else {

		curInlineVal = GET_MAX(curInlineVal - 50, targetInlineVal);
	}
}
 80032d6:	e00f      	b.n	80032f8 <Make_Inline_Val+0x58>
		curInlineVal = GET_MAX(curInlineVal - 50, targetInlineVal);
 80032d8:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <Make_Inline_Val+0x64>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f1a3 0232 	sub.w	r2, r3, #50	; 0x32
 80032e0:	4b09      	ldr	r3, [pc, #36]	; (8003308 <Make_Inline_Val+0x68>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	429a      	cmp	r2, r3
 80032e6:	dd03      	ble.n	80032f0 <Make_Inline_Val+0x50>
 80032e8:	4b06      	ldr	r3, [pc, #24]	; (8003304 <Make_Inline_Val+0x64>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	3b32      	subs	r3, #50	; 0x32
 80032ee:	e001      	b.n	80032f4 <Make_Inline_Val+0x54>
 80032f0:	4b05      	ldr	r3, [pc, #20]	; (8003308 <Make_Inline_Val+0x68>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a03      	ldr	r2, [pc, #12]	; (8003304 <Make_Inline_Val+0x64>)
 80032f6:	6013      	str	r3, [r2, #0]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	20001484 	.word	0x20001484
 8003308:	20001480 	.word	0x20001480

0800330c <Drive_TIM9_IRQ>:



// 500us .
__STATIC_INLINE void	Drive_TIM9_IRQ() {
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
//	DWT->CYCCNT = 0;


	/* origin */
	//    
	Drive_Speed_Accele_Control();
 8003312:	f7ff fee7 	bl	80030e4 <Drive_Speed_Accele_Control>

	// limitedPositionVal  
	Make_Limited_Position();
 8003316:	f7ff ff81 	bl	800321c <Make_Limited_Position>

	//    
	float finalSpeed = curSpeed * curveDeceleCoef / (limitedPositionVal + curveDeceleCoef);
 800331a:	4b2a      	ldr	r3, [pc, #168]	; (80033c4 <Drive_TIM9_IRQ+0xb8>)
 800331c:	ed93 7a00 	vldr	s14, [r3]
 8003320:	4b29      	ldr	r3, [pc, #164]	; (80033c8 <Drive_TIM9_IRQ+0xbc>)
 8003322:	edd3 7a00 	vldr	s15, [r3]
 8003326:	ee67 6a27 	vmul.f32	s13, s14, s15
 800332a:	4b28      	ldr	r3, [pc, #160]	; (80033cc <Drive_TIM9_IRQ+0xc0>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	ee07 3a90 	vmov	s15, r3
 8003332:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003336:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <Drive_TIM9_IRQ+0xbc>)
 8003338:	edd3 7a00 	vldr	s15, [r3]
 800333c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003344:	edc7 7a03 	vstr	s15, [r7, #12]

	// inLine  
	Make_Inline_Val(finalSpeed);
 8003348:	ed97 0a03 	vldr	s0, [r7, #12]
 800334c:	f7ff ffa8 	bl	80032a0 <Make_Inline_Val>

	//position      
	float speedL = finalSpeed * (1 + (positionVal - curInlineVal) * positionCoef);
 8003350:	4b1f      	ldr	r3, [pc, #124]	; (80033d0 <Drive_TIM9_IRQ+0xc4>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	4b1f      	ldr	r3, [pc, #124]	; (80033d4 <Drive_TIM9_IRQ+0xc8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	ee07 3a90 	vmov	s15, r3
 800335e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003362:	4b1d      	ldr	r3, [pc, #116]	; (80033d8 <Drive_TIM9_IRQ+0xcc>)
 8003364:	edd3 7a00 	vldr	s15, [r3]
 8003368:	ee67 7a27 	vmul.f32	s15, s14, s15
 800336c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003370:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003374:	ed97 7a03 	vldr	s14, [r7, #12]
 8003378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337c:	edc7 7a02 	vstr	s15, [r7, #8]
	float speedR = finalSpeed * (1 - (positionVal - curInlineVal) * positionCoef);
 8003380:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <Drive_TIM9_IRQ+0xc4>)
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	4b13      	ldr	r3, [pc, #76]	; (80033d4 <Drive_TIM9_IRQ+0xc8>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	ee07 3a90 	vmov	s15, r3
 800338e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003392:	4b11      	ldr	r3, [pc, #68]	; (80033d8 <Drive_TIM9_IRQ+0xcc>)
 8003394:	edd3 7a00 	vldr	s15, [r3]
 8003398:	ee67 7a27 	vmul.f32	s15, s14, s15
 800339c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80033a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ac:	edc7 7a01 	vstr	s15, [r7, #4]

	Motor_Speed_Control(speedL, speedR);
 80033b0:	edd7 0a01 	vldr	s1, [r7, #4]
 80033b4:	ed97 0a02 	vldr	s0, [r7, #8]
 80033b8:	f7ff fc22 	bl	8002c00 <Motor_Speed_Control>

//	uint32_t tickElapsed = DWT->CYCCNT;
}
 80033bc:	bf00      	nop
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20001474 	.word	0x20001474
 80033c8:	20000038 	.word	0x20000038
 80033cc:	20001468 	.word	0x20001468
 80033d0:	20001464 	.word	0x20001464
 80033d4:	20001484 	.word	0x20001484
 80033d8:	20000018 	.word	0x20000018

080033dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80033e0:	e7fe      	b.n	80033e0 <NMI_Handler+0x4>

080033e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  Motor_Power_Off();
 80033e6:	f005 fc43 	bl	8008c70 <Motor_Power_Off>
 80033ea:	e7fc      	b.n	80033e6 <HardFault_Handler+0x4>

080033ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  Motor_Power_Off();
 80033f0:	f005 fc3e 	bl	8008c70 <Motor_Power_Off>
 80033f4:	e7fc      	b.n	80033f0 <MemManage_Handler+0x4>

080033f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  Motor_Power_Off();
 80033fa:	f005 fc39 	bl	8008c70 <Motor_Power_Off>
 80033fe:	e7fc      	b.n	80033fa <BusFault_Handler+0x4>

08003400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  Motor_Power_Off();
 8003404:	f005 fc34 	bl	8008c70 <Motor_Power_Off>
 8003408:	e7fc      	b.n	8003404 <UsageFault_Handler+0x4>

0800340a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800340a:	b480      	push	{r7}
 800340c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800340e:	bf00      	nop
 8003410:	46bd      	mov	sp, r7
 8003412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003416:	4770      	bx	lr

08003418 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003418:	b480      	push	{r7}
 800341a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800341c:	bf00      	nop
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr

08003426 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003426:	b480      	push	{r7}
 8003428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800342a:	bf00      	nop
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr

08003434 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003434:	b480      	push	{r7}
 8003436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
	uwTick++;
 8003438:	4b04      	ldr	r3, [pc, #16]	; (800344c <SysTick_Handler+0x18>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	4a03      	ldr	r2, [pc, #12]	; (800344c <SysTick_Handler+0x18>)
 8003440:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8003442:	bf00      	nop
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	200002a4 	.word	0x200002a4

08003450 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
	Drive_TIM9_IRQ();
 8003454:	f7ff ff5a 	bl	800330c <Drive_TIM9_IRQ>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM9);
 8003458:	4802      	ldr	r0, [pc, #8]	; (8003464 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800345a:	f7ff f91f 	bl	800269c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800345e:	bf00      	nop
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40014000 	.word	0x40014000

08003468 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	Sensor_TIM5_IRQ();
 800346c:	f7ff fb82 	bl	8002b74 <Sensor_TIM5_IRQ>
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM5);
 8003470:	4802      	ldr	r0, [pc, #8]	; (800347c <TIM5_IRQHandler+0x14>)
 8003472:	f7ff f913 	bl	800269c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM5_IRQn 1 */
}
 8003476:	bf00      	nop
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40000c00 	.word	0x40000c00

08003480 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003480:	b480      	push	{r7}
 8003482:	af00      	add	r7, sp, #0
	return 1;
 8003484:	2301      	movs	r3, #1
}
 8003486:	4618      	mov	r0, r3
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <_kill>:

int _kill(int pid, int sig)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
 8003498:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800349a:	f007 fda1 	bl	800afe0 <__errno>
 800349e:	4603      	mov	r3, r0
 80034a0:	2216      	movs	r2, #22
 80034a2:	601a      	str	r2, [r3, #0]
	return -1;
 80034a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	3708      	adds	r7, #8
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <_exit>:

void _exit (int status)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80034b8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034bc:	6878      	ldr	r0, [r7, #4]
 80034be:	f7ff ffe7 	bl	8003490 <_kill>
	while (1) {}		/* Make sure we hang here */
 80034c2:	e7fe      	b.n	80034c2 <_exit+0x12>

080034c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	e00a      	b.n	80034ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80034d6:	f3af 8000 	nop.w
 80034da:	4601      	mov	r1, r0
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	1c5a      	adds	r2, r3, #1
 80034e0:	60ba      	str	r2, [r7, #8]
 80034e2:	b2ca      	uxtb	r2, r1
 80034e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	3301      	adds	r3, #1
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	dbf0      	blt.n	80034d6 <_read+0x12>
	}

return len;
 80034f4:	687b      	ldr	r3, [r7, #4]
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3718      	adds	r7, #24
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b086      	sub	sp, #24
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800350a:	2300      	movs	r3, #0
 800350c:	617b      	str	r3, [r7, #20]
 800350e:	e009      	b.n	8003524 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	1c5a      	adds	r2, r3, #1
 8003514:	60ba      	str	r2, [r7, #8]
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f004 f82b 	bl	8007574 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	429a      	cmp	r2, r3
 800352a:	dbf1      	blt.n	8003510 <_write+0x12>
	}
	return len;
 800352c:	687b      	ldr	r3, [r7, #4]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <_close>:

int _close(int file)
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
	return -1;
 800353e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003542:	4618      	mov	r0, r3
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr

0800354e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800354e:	b480      	push	{r7}
 8003550:	b083      	sub	sp, #12
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800355e:	605a      	str	r2, [r3, #4]
	return 0;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr

0800356e <_isatty>:

int _isatty(int file)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
	return 1;
 8003576:	2301      	movs	r3, #1
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
	return 0;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035a8:	4a14      	ldr	r2, [pc, #80]	; (80035fc <_sbrk+0x5c>)
 80035aa:	4b15      	ldr	r3, [pc, #84]	; (8003600 <_sbrk+0x60>)
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035b4:	4b13      	ldr	r3, [pc, #76]	; (8003604 <_sbrk+0x64>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d102      	bne.n	80035c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035bc:	4b11      	ldr	r3, [pc, #68]	; (8003604 <_sbrk+0x64>)
 80035be:	4a12      	ldr	r2, [pc, #72]	; (8003608 <_sbrk+0x68>)
 80035c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035c2:	4b10      	ldr	r3, [pc, #64]	; (8003604 <_sbrk+0x64>)
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4413      	add	r3, r2
 80035ca:	693a      	ldr	r2, [r7, #16]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d207      	bcs.n	80035e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035d0:	f007 fd06 	bl	800afe0 <__errno>
 80035d4:	4603      	mov	r3, r0
 80035d6:	220c      	movs	r2, #12
 80035d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80035de:	e009      	b.n	80035f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035e0:	4b08      	ldr	r3, [pc, #32]	; (8003604 <_sbrk+0x64>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035e6:	4b07      	ldr	r3, [pc, #28]	; (8003604 <_sbrk+0x64>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4413      	add	r3, r2
 80035ee:	4a05      	ldr	r2, [pc, #20]	; (8003604 <_sbrk+0x64>)
 80035f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035f2:	68fb      	ldr	r3, [r7, #12]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3718      	adds	r7, #24
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	20020000 	.word	0x20020000
 8003600:	00000400 	.word	0x00000400
 8003604:	200002b8 	.word	0x200002b8
 8003608:	20003658 	.word	0x20003658

0800360c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003610:	4b06      	ldr	r3, [pc, #24]	; (800362c <SystemInit+0x20>)
 8003612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003616:	4a05      	ldr	r2, [pc, #20]	; (800362c <SystemInit+0x20>)
 8003618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800361c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003668 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003634:	480d      	ldr	r0, [pc, #52]	; (800366c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003636:	490e      	ldr	r1, [pc, #56]	; (8003670 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003638:	4a0e      	ldr	r2, [pc, #56]	; (8003674 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800363a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800363c:	e002      	b.n	8003644 <LoopCopyDataInit>

0800363e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800363e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003642:	3304      	adds	r3, #4

08003644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003648:	d3f9      	bcc.n	800363e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800364a:	4a0b      	ldr	r2, [pc, #44]	; (8003678 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800364c:	4c0b      	ldr	r4, [pc, #44]	; (800367c <LoopFillZerobss+0x26>)
  movs r3, #0
 800364e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003650:	e001      	b.n	8003656 <LoopFillZerobss>

08003652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003654:	3204      	adds	r2, #4

08003656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003658:	d3fb      	bcc.n	8003652 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800365a:	f7ff ffd7 	bl	800360c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800365e:	f007 fcc5 	bl	800afec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003662:	f7fe fa93 	bl	8001b8c <main>
  bx  lr    
 8003666:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003668:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800366c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003670:	20000288 	.word	0x20000288
  ldr r2, =_sidata
 8003674:	0800e16c 	.word	0x0800e16c
  ldr r2, =_sbss
 8003678:	20000288 	.word	0x20000288
  ldr r4, =_ebss
 800367c:	20003654 	.word	0x20003654

08003680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003680:	e7fe      	b.n	8003680 <ADC_IRQHandler>

08003682 <LL_ADC_SetCommonClock>:
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	431a      	orrs	r2, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	605a      	str	r2, [r3, #4]
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <LL_ADC_REG_SetSequencerLength>:
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036b6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <LL_ADC_IsEnabled>:
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b01      	cmp	r3, #1
 80036e0:	bf0c      	ite	eq
 80036e2:	2301      	moveq	r3, #1
 80036e4:	2300      	movne	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr

080036f4 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80036fe:	2300      	movs	r3, #0
 8003700:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8003702:	480a      	ldr	r0, [pc, #40]	; (800372c <LL_ADC_CommonInit+0x38>)
 8003704:	f7ff ffe3 	bl	80036ce <LL_ADC_IsEnabled>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d106      	bne.n	800371c <LL_ADC_CommonInit+0x28>
                   ADC_CommonInitStruct->CommonClock
                 | LL_ADC_MULTI_INDEPENDENT
                );
    }
#else
    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4619      	mov	r1, r3
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff ffb4 	bl	8003682 <LL_ADC_SetCommonClock>
 800371a:	e001      	b.n	8003720 <LL_ADC_CommonInit+0x2c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40012000 	.word	0x40012000

08003730 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800373a:	2300      	movs	r3, #0
 800373c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffc5 	bl	80036ce <LL_ADC_IsEnabled>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d117      	bne.n	800377a <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8003752:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	6811      	ldr	r1, [r2, #0]
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	6892      	ldr	r2, [r2, #8]
 800375e:	430a      	orrs	r2, r1
 8003760:	431a      	orrs	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	609a      	str	r2, [r3, #8]
 8003778:	e001      	b.n	800377e <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800377e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003780:	4618      	mov	r0, r3
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003792:	2300      	movs	r3, #0
 8003794:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff ff99 	bl	80036ce <LL_ADC_IsEnabled>
 800379c:	4603      	mov	r3, r0
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d12b      	bne.n	80037fa <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d009      	beq.n	80037be <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	431a      	orrs	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	605a      	str	r2, [r3, #4]
 80037bc:	e005      	b.n	80037ca <LL_ADC_REG_Init+0x42>
                   ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	605a      	str	r2, [r3, #4]
                ,
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689a      	ldr	r2, [r3, #8]
 80037ce:	4b0e      	ldr	r3, [pc, #56]	; (8003808 <LL_ADC_REG_Init+0x80>)
 80037d0:	4013      	ands	r3, r2
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	6812      	ldr	r2, [r2, #0]
 80037d6:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 80037da:	683a      	ldr	r2, [r7, #0]
 80037dc:	68d2      	ldr	r2, [r2, #12]
 80037de:	4311      	orrs	r1, r2
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	6912      	ldr	r2, [r2, #16]
 80037e4:	430a      	orrs	r2, r1
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4619      	mov	r1, r3
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f7ff ff58 	bl	80036a8 <LL_ADC_REG_SetSequencerLength>
 80037f8:	e001      	b.n	80037fe <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	c0fffcfd 	.word	0xc0fffcfd

0800380c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800380c:	b480      	push	{r7}
 800380e:	b083      	sub	sp, #12
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8003814:	4b05      	ldr	r3, [pc, #20]	; (800382c <LL_EXTI_EnableIT_0_31+0x20>)
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	4904      	ldr	r1, [pc, #16]	; (800382c <LL_EXTI_EnableIT_0_31+0x20>)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4313      	orrs	r3, r2
 800381e:	600b      	str	r3, [r1, #0]
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	40013c00 	.word	0x40013c00

08003830 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8003838:	4b06      	ldr	r3, [pc, #24]	; (8003854 <LL_EXTI_DisableIT_0_31+0x24>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	43db      	mvns	r3, r3
 8003840:	4904      	ldr	r1, [pc, #16]	; (8003854 <LL_EXTI_DisableIT_0_31+0x24>)
 8003842:	4013      	ands	r3, r2
 8003844:	600b      	str	r3, [r1, #0]
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40013c00 	.word	0x40013c00

08003858 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8003860:	4b05      	ldr	r3, [pc, #20]	; (8003878 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003862:	685a      	ldr	r2, [r3, #4]
 8003864:	4904      	ldr	r1, [pc, #16]	; (8003878 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4313      	orrs	r3, r2
 800386a:	604b      	str	r3, [r1, #4]

}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr
 8003878:	40013c00 	.word	0x40013c00

0800387c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8003884:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003886:	685a      	ldr	r2, [r3, #4]
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	43db      	mvns	r3, r3
 800388c:	4904      	ldr	r1, [pc, #16]	; (80038a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800388e:	4013      	ands	r3, r2
 8003890:	604b      	str	r3, [r1, #4]
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40013c00 	.word	0x40013c00

080038a4 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80038ac:	4b05      	ldr	r3, [pc, #20]	; (80038c4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	4904      	ldr	r1, [pc, #16]	; (80038c4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	608b      	str	r3, [r1, #8]

}
 80038b8:	bf00      	nop
 80038ba:	370c      	adds	r7, #12
 80038bc:	46bd      	mov	sp, r7
 80038be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c2:	4770      	bx	lr
 80038c4:	40013c00 	.word	0x40013c00

080038c8 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b083      	sub	sp, #12
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80038d0:	4b06      	ldr	r3, [pc, #24]	; (80038ec <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80038d2:	689a      	ldr	r2, [r3, #8]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	43db      	mvns	r3, r3
 80038d8:	4904      	ldr	r1, [pc, #16]	; (80038ec <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80038da:	4013      	ands	r3, r2
 80038dc:	608b      	str	r3, [r1, #8]

}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40013c00 	.word	0x40013c00

080038f0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80038f8:	4b05      	ldr	r3, [pc, #20]	; (8003910 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80038fa:	68da      	ldr	r2, [r3, #12]
 80038fc:	4904      	ldr	r1, [pc, #16]	; (8003910 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4313      	orrs	r3, r2
 8003902:	60cb      	str	r3, [r1, #12]
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	40013c00 	.word	0x40013c00

08003914 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003914:	b480      	push	{r7}
 8003916:	b083      	sub	sp, #12
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800391c:	4b06      	ldr	r3, [pc, #24]	; (8003938 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800391e:	68da      	ldr	r2, [r3, #12]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	43db      	mvns	r3, r3
 8003924:	4904      	ldr	r1, [pc, #16]	; (8003938 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003926:	4013      	ands	r3, r2
 8003928:	60cb      	str	r3, [r1, #12]
}
 800392a:	bf00      	nop
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	40013c00 	.word	0x40013c00

0800393c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8003944:	2300      	movs	r3, #0
 8003946:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	791b      	ldrb	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d065      	beq.n	8003a1c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d06b      	beq.n	8003a30 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	795b      	ldrb	r3, [r3, #5]
 800395c:	2b02      	cmp	r3, #2
 800395e:	d01c      	beq.n	800399a <LL_EXTI_Init+0x5e>
 8003960:	2b02      	cmp	r3, #2
 8003962:	dc25      	bgt.n	80039b0 <LL_EXTI_Init+0x74>
 8003964:	2b00      	cmp	r3, #0
 8003966:	d002      	beq.n	800396e <LL_EXTI_Init+0x32>
 8003968:	2b01      	cmp	r3, #1
 800396a:	d00b      	beq.n	8003984 <LL_EXTI_Init+0x48>
 800396c:	e020      	b.n	80039b0 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff ff82 	bl	800387c <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4618      	mov	r0, r3
 800397e:	f7ff ff45 	bl	800380c <LL_EXTI_EnableIT_0_31>
          break;
 8003982:	e018      	b.n	80039b6 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7ff ff51 	bl	8003830 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4618      	mov	r0, r3
 8003994:	f7ff ff60 	bl	8003858 <LL_EXTI_EnableEvent_0_31>
          break;
 8003998:	e00d      	b.n	80039b6 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff ff34 	bl	800380c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff ff55 	bl	8003858 <LL_EXTI_EnableEvent_0_31>
          break;
 80039ae:	e002      	b.n	80039b6 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	73fb      	strb	r3, [r7, #15]
          break;
 80039b4:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	799b      	ldrb	r3, [r3, #6]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d038      	beq.n	8003a30 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	799b      	ldrb	r3, [r3, #6]
 80039c2:	2b03      	cmp	r3, #3
 80039c4:	d01c      	beq.n	8003a00 <LL_EXTI_Init+0xc4>
 80039c6:	2b03      	cmp	r3, #3
 80039c8:	dc25      	bgt.n	8003a16 <LL_EXTI_Init+0xda>
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d002      	beq.n	80039d4 <LL_EXTI_Init+0x98>
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d00b      	beq.n	80039ea <LL_EXTI_Init+0xae>
 80039d2:	e020      	b.n	8003a16 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff ff9b 	bl	8003914 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff ff5e 	bl	80038a4 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 80039e8:	e022      	b.n	8003a30 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff ff6a 	bl	80038c8 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff ff79 	bl	80038f0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80039fe:	e017      	b.n	8003a30 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff ff4d 	bl	80038a4 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff ff6e 	bl	80038f0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8003a14:	e00c      	b.n	8003a30 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	73fb      	strb	r3, [r7, #15]
            break;
 8003a1a:	e009      	b.n	8003a30 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff ff05 	bl	8003830 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff ff26 	bl	800387c <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8003a30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3710      	adds	r7, #16
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <LL_GPIO_SetPinMode>:
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b089      	sub	sp, #36	; 0x24
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	60f8      	str	r0, [r7, #12]
 8003a42:	60b9      	str	r1, [r7, #8]
 8003a44:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681a      	ldr	r2, [r3, #0]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	fa93 f3a3 	rbit	r3, r3
 8003a54:	613b      	str	r3, [r7, #16]
  return result;
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	2103      	movs	r1, #3
 8003a62:	fa01 f303 	lsl.w	r3, r1, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	401a      	ands	r2, r3
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	fa93 f3a3 	rbit	r3, r3
 8003a74:	61bb      	str	r3, [r7, #24]
  return result;
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	fab3 f383 	clz	r3, r3
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	431a      	orrs	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	601a      	str	r2, [r3, #0]
}
 8003a8c:	bf00      	nop
 8003a8e:	3724      	adds	r7, #36	; 0x24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr

08003a98 <LL_GPIO_SetPinOutputType>:
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	401a      	ands	r2, r3
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	6879      	ldr	r1, [r7, #4]
 8003ab2:	fb01 f303 	mul.w	r3, r1, r3
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	605a      	str	r2, [r3, #4]
}
 8003abc:	bf00      	nop
 8003abe:	3714      	adds	r7, #20
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <LL_GPIO_SetPinSpeed>:
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	; 0x24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	689a      	ldr	r2, [r3, #8]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	fa93 f3a3 	rbit	r3, r3
 8003ae2:	613b      	str	r3, [r7, #16]
  return result;
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	fab3 f383 	clz	r3, r3
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2103      	movs	r1, #3
 8003af0:	fa01 f303 	lsl.w	r3, r1, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	401a      	ands	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	fa93 f3a3 	rbit	r3, r3
 8003b02:	61bb      	str	r3, [r7, #24]
  return result;
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	fab3 f383 	clz	r3, r3
 8003b0a:	b2db      	uxtb	r3, r3
 8003b0c:	005b      	lsls	r3, r3, #1
 8003b0e:	6879      	ldr	r1, [r7, #4]
 8003b10:	fa01 f303 	lsl.w	r3, r1, r3
 8003b14:	431a      	orrs	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	609a      	str	r2, [r3, #8]
}
 8003b1a:	bf00      	nop
 8003b1c:	3724      	adds	r7, #36	; 0x24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <LL_GPIO_SetPinPull>:
{
 8003b26:	b480      	push	{r7}
 8003b28:	b089      	sub	sp, #36	; 0x24
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	60f8      	str	r0, [r7, #12]
 8003b2e:	60b9      	str	r1, [r7, #8]
 8003b30:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	fa93 f3a3 	rbit	r3, r3
 8003b40:	613b      	str	r3, [r7, #16]
  return result;
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	fab3 f383 	clz	r3, r3
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	005b      	lsls	r3, r3, #1
 8003b4c:	2103      	movs	r1, #3
 8003b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b52:	43db      	mvns	r3, r3
 8003b54:	401a      	ands	r2, r3
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	fa93 f3a3 	rbit	r3, r3
 8003b60:	61bb      	str	r3, [r7, #24]
  return result;
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	fab3 f383 	clz	r3, r3
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b72:	431a      	orrs	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	60da      	str	r2, [r3, #12]
}
 8003b78:	bf00      	nop
 8003b7a:	3724      	adds	r7, #36	; 0x24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <LL_GPIO_SetAFPin_0_7>:
{
 8003b84:	b480      	push	{r7}
 8003b86:	b089      	sub	sp, #36	; 0x24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6a1a      	ldr	r2, [r3, #32]
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	fa93 f3a3 	rbit	r3, r3
 8003b9e:	613b      	str	r3, [r7, #16]
  return result;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	fab3 f383 	clz	r3, r3
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	210f      	movs	r1, #15
 8003bac:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb0:	43db      	mvns	r3, r3
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	fa93 f3a3 	rbit	r3, r3
 8003bbe:	61bb      	str	r3, [r7, #24]
  return result;
 8003bc0:	69bb      	ldr	r3, [r7, #24]
 8003bc2:	fab3 f383 	clz	r3, r3
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	6879      	ldr	r1, [r7, #4]
 8003bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	621a      	str	r2, [r3, #32]
}
 8003bd6:	bf00      	nop
 8003bd8:	3724      	adds	r7, #36	; 0x24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <LL_GPIO_SetAFPin_8_15>:
{
 8003be2:	b480      	push	{r7}
 8003be4:	b089      	sub	sp, #36	; 0x24
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	60f8      	str	r0, [r7, #12]
 8003bea:	60b9      	str	r1, [r7, #8]
 8003bec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	0a1b      	lsrs	r3, r3, #8
 8003bf6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	fa93 f3a3 	rbit	r3, r3
 8003bfe:	613b      	str	r3, [r7, #16]
  return result;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	210f      	movs	r1, #15
 8003c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c10:	43db      	mvns	r3, r3
 8003c12:	401a      	ands	r2, r3
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	0a1b      	lsrs	r3, r3, #8
 8003c18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa93 f3a3 	rbit	r3, r3
 8003c20:	61bb      	str	r3, [r7, #24]
  return result;
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	fab3 f383 	clz	r3, r3
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	6879      	ldr	r1, [r7, #4]
 8003c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003c32:	431a      	orrs	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003c38:	bf00      	nop
 8003c3a:	3724      	adds	r7, #36	; 0x24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b088      	sub	sp, #32
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
 8003c4c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003c52:	2300      	movs	r3, #0
 8003c54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	fa93 f3a3 	rbit	r3, r3
 8003c62:	613b      	str	r3, [r7, #16]
  return result;
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	fab3 f383 	clz	r3, r3
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003c6e:	e050      	b.n	8003d12 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	2101      	movs	r1, #1
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	fa01 f303 	lsl.w	r3, r1, r3
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d042      	beq.n	8003d0c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d003      	beq.n	8003c96 <LL_GPIO_Init+0x52>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d10d      	bne.n	8003cb2 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	69b9      	ldr	r1, [r7, #24]
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f7ff ff12 	bl	8003ac8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	461a      	mov	r2, r3
 8003caa:	69b9      	ldr	r1, [r7, #24]
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff fef3 	bl	8003a98 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	69b9      	ldr	r1, [r7, #24]
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff ff33 	bl	8003b26 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d11a      	bne.n	8003cfe <LL_GPIO_Init+0xba>
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	fa93 f3a3 	rbit	r3, r3
 8003cd2:	60bb      	str	r3, [r7, #8]
  return result;
 8003cd4:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b07      	cmp	r3, #7
 8003cde:	d807      	bhi.n	8003cf0 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	69b9      	ldr	r1, [r7, #24]
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7ff ff4b 	bl	8003b84 <LL_GPIO_SetAFPin_0_7>
 8003cee:	e006      	b.n	8003cfe <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	695b      	ldr	r3, [r3, #20]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	69b9      	ldr	r1, [r7, #24]
 8003cf8:	6878      	ldr	r0, [r7, #4]
 8003cfa:	f7ff ff72 	bl	8003be2 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	461a      	mov	r2, r3
 8003d04:	69b9      	ldr	r1, [r7, #24]
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f7ff fe97 	bl	8003a3a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	3301      	adds	r3, #1
 8003d10:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	69fb      	ldr	r3, [r7, #28]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1a7      	bne.n	8003c70 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3720      	adds	r7, #32
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <LL_I2C_Enable>:
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f043 0201 	orr.w	r2, r3, #1
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	601a      	str	r2, [r3, #0]
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <LL_I2C_Disable>:
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f023 0201 	bic.w	r2, r3, #1
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	601a      	str	r2, [r3, #0]
}
 8003d5e:	bf00      	nop
 8003d60:	370c      	adds	r7, #12
 8003d62:	46bd      	mov	sp, r7
 8003d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d68:	4770      	bx	lr

08003d6a <LL_I2C_ConfigFilters>:
{
 8003d6a:	b480      	push	{r7}
 8003d6c:	b085      	sub	sp, #20
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	60f8      	str	r0, [r7, #12]
 8003d72:	60b9      	str	r1, [r7, #8]
 8003d74:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7a:	f023 021f 	bic.w	r2, r3, #31
 8003d7e:	68b9      	ldr	r1, [r7, #8]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	430b      	orrs	r3, r1
 8003d84:	431a      	orrs	r2, r3
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003d8a:	bf00      	nop
 8003d8c:	3714      	adds	r7, #20
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <LL_I2C_SetOwnAddress1>:
{
 8003d96:	b480      	push	{r7}
 8003d98:	b085      	sub	sp, #20
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003daa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003dae:	68b9      	ldr	r1, [r7, #8]
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	431a      	orrs	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	609a      	str	r2, [r3, #8]
}
 8003dba:	bf00      	nop
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
 8003dd4:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	4a42      	ldr	r2, [pc, #264]	; (8003eec <LL_I2C_ConfigSpeed+0x124>)
 8003de2:	fba2 2303 	umull	r2, r3, r2, r3
 8003de6:	0c9b      	lsrs	r3, r3, #18
 8003de8:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	431a      	orrs	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	493a      	ldr	r1, [pc, #232]	; (8003ef0 <LL_I2C_ConfigSpeed+0x128>)
 8003e06:	428b      	cmp	r3, r1
 8003e08:	d802      	bhi.n	8003e10 <LL_I2C_ConfigSpeed+0x48>
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	e009      	b.n	8003e24 <LL_I2C_ConfigSpeed+0x5c>
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003e16:	fb01 f303 	mul.w	r3, r1, r3
 8003e1a:	4936      	ldr	r1, [pc, #216]	; (8003ef4 <LL_I2C_ConfigSpeed+0x12c>)
 8003e1c:	fba1 1303 	umull	r1, r3, r1, r3
 8003e20:	099b      	lsrs	r3, r3, #6
 8003e22:	3301      	adds	r3, #1
 8003e24:	431a      	orrs	r2, r3
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4a30      	ldr	r2, [pc, #192]	; (8003ef0 <LL_I2C_ConfigSpeed+0x128>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d939      	bls.n	8003ea6 <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d117      	bne.n	8003e68 <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	4413      	add	r3, r2
 8003e40:	68ba      	ldr	r2, [r7, #8]
 8003e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e46:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d009      	beq.n	8003e62 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	4613      	mov	r3, r2
 8003e52:	005b      	lsls	r3, r3, #1
 8003e54:	4413      	add	r3, r2
 8003e56:	68ba      	ldr	r2, [r7, #8]
 8003e58:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003e5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e60:	e01d      	b.n	8003e9e <LL_I2C_ConfigSpeed+0xd6>
 8003e62:	f248 0301 	movw	r3, #32769	; 0x8001
 8003e66:	e01a      	b.n	8003e9e <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003e68:	687a      	ldr	r2, [r7, #4]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	4413      	add	r3, r2
 8003e70:	009a      	lsls	r2, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00b      	beq.n	8003e9a <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4413      	add	r3, r2
 8003e8a:	009a      	lsls	r2, r3, #2
 8003e8c:	4413      	add	r3, r2
 8003e8e:	68ba      	ldr	r2, [r7, #8]
 8003e90:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003e94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e98:	e001      	b.n	8003e9e <LL_I2C_ConfigSpeed+0xd6>
 8003e9a:	f248 0301 	movw	r3, #32769	; 0x8001
 8003e9e:	683a      	ldr	r2, [r7, #0]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	617b      	str	r3, [r7, #20]
 8003ea4:	e011      	b.n	8003eca <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	005b      	lsls	r3, r3, #1
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eb0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003eb4:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d005      	beq.n	8003ec6 <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec4:	e000      	b.n	8003ec8 <LL_I2C_ConfigSpeed+0x100>
 8003ec6:	2304      	movs	r3, #4
 8003ec8:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8003ed2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	61da      	str	r2, [r3, #28]
}
 8003ede:	bf00      	nop
 8003ee0:	371c      	adds	r7, #28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
 8003eea:	bf00      	nop
 8003eec:	431bde83 	.word	0x431bde83
 8003ef0:	000186a0 	.word	0x000186a0
 8003ef4:	10624dd3 	.word	0x10624dd3

08003ef8 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f023 021a 	bic.w	r2, r3, #26
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	601a      	str	r2, [r3, #0]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
 8003f26:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	431a      	orrs	r2, r3
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	601a      	str	r2, [r3, #0]
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff fefb 	bl	8003d4a <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003f54:	f107 0308 	add.w	r3, r7, #8
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 f89d 	bl	8004098 <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	68d9      	ldr	r1, [r3, #12]
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	461a      	mov	r2, r3
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f7ff fefe 	bl	8003d6a <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8003f6e:	6939      	ldr	r1, [r7, #16]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685a      	ldr	r2, [r3, #4]
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f7ff ff25 	bl	8003dc8 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	6959      	ldr	r1, [r3, #20]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	69db      	ldr	r3, [r3, #28]
 8003f86:	461a      	mov	r2, r3
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f7ff ff04 	bl	8003d96 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f7ff ffaf 	bl	8003ef8 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7ff fec5 	bl	8003d2a <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7ff ffb9 	bl	8003f1e <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
	...

08003fb8 <LL_RCC_GetSysClkSource>:
{
 8003fb8:	b480      	push	{r7}
 8003fba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003fbc:	4b04      	ldr	r3, [pc, #16]	; (8003fd0 <LL_RCC_GetSysClkSource+0x18>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 030c 	and.w	r3, r3, #12
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800

08003fd4 <LL_RCC_GetAHBPrescaler>:
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003fd8:	4b04      	ldr	r3, [pc, #16]	; (8003fec <LL_RCC_GetAHBPrescaler+0x18>)
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800

08003ff0 <LL_RCC_GetAPB1Prescaler>:
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003ff4:	4b04      	ldr	r3, [pc, #16]	; (8004008 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40023800 	.word	0x40023800

0800400c <LL_RCC_GetAPB2Prescaler>:
{
 800400c:	b480      	push	{r7}
 800400e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004010:	4b04      	ldr	r3, [pc, #16]	; (8004024 <LL_RCC_GetAPB2Prescaler+0x18>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8004018:	4618      	mov	r0, r3
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr
 8004022:	bf00      	nop
 8004024:	40023800 	.word	0x40023800

08004028 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800402c:	4b04      	ldr	r3, [pc, #16]	; (8004040 <LL_RCC_PLL_GetMainSource+0x18>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8004034:	4618      	mov	r0, r3
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	40023800 	.word	0x40023800

08004044 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004048:	4b04      	ldr	r3, [pc, #16]	; (800405c <LL_RCC_PLL_GetN+0x18>)
 800404a:	685b      	ldr	r3, [r3, #4]
 800404c:	099b      	lsrs	r3, r3, #6
 800404e:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8004052:	4618      	mov	r0, r3
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40023800 	.word	0x40023800

08004060 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8004064:	4b04      	ldr	r3, [pc, #16]	; (8004078 <LL_RCC_PLL_GetP+0x18>)
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 800406c:	4618      	mov	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	40023800 	.word	0x40023800

0800407c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004080:	4b04      	ldr	r3, [pc, #16]	; (8004094 <LL_RCC_PLL_GetDivider+0x18>)
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8004088:	4618      	mov	r0, r3
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	40023800 	.word	0x40023800

08004098 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 80040a0:	f000 f820 	bl	80040e4 <RCC_GetSystemClockFreq>
 80040a4:	4602      	mov	r2, r0
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f000 f840 	bl	8004134 <RCC_GetHCLKClockFreq>
 80040b4:	4602      	mov	r2, r0
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	4618      	mov	r0, r3
 80040c0:	f000 f84e 	bl	8004160 <RCC_GetPCLK1ClockFreq>
 80040c4:	4602      	mov	r2, r0
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 f85a 	bl	8004188 <RCC_GetPCLK2ClockFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	60da      	str	r2, [r3, #12]
}
 80040da:	bf00      	nop
 80040dc:	3708      	adds	r7, #8
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
	...

080040e4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80040ee:	f7ff ff63 	bl	8003fb8 <LL_RCC_GetSysClkSource>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d00c      	beq.n	8004112 <RCC_GetSystemClockFreq+0x2e>
 80040f8:	2b08      	cmp	r3, #8
 80040fa:	d80f      	bhi.n	800411c <RCC_GetSystemClockFreq+0x38>
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d002      	beq.n	8004106 <RCC_GetSystemClockFreq+0x22>
 8004100:	2b04      	cmp	r3, #4
 8004102:	d003      	beq.n	800410c <RCC_GetSystemClockFreq+0x28>
 8004104:	e00a      	b.n	800411c <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8004106:	4b09      	ldr	r3, [pc, #36]	; (800412c <RCC_GetSystemClockFreq+0x48>)
 8004108:	607b      	str	r3, [r7, #4]
      break;
 800410a:	e00a      	b.n	8004122 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800410c:	4b08      	ldr	r3, [pc, #32]	; (8004130 <RCC_GetSystemClockFreq+0x4c>)
 800410e:	607b      	str	r3, [r7, #4]
      break;
 8004110:	e007      	b.n	8004122 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8004112:	2008      	movs	r0, #8
 8004114:	f000 f84c 	bl	80041b0 <RCC_PLL_GetFreqDomain_SYS>
 8004118:	6078      	str	r0, [r7, #4]
      break;
 800411a:	e002      	b.n	8004122 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 800411c:	4b03      	ldr	r3, [pc, #12]	; (800412c <RCC_GetSystemClockFreq+0x48>)
 800411e:	607b      	str	r3, [r7, #4]
      break;
 8004120:	bf00      	nop
  }

  return frequency;
 8004122:	687b      	ldr	r3, [r7, #4]
}
 8004124:	4618      	mov	r0, r3
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	00f42400 	.word	0x00f42400
 8004130:	007a1200 	.word	0x007a1200

08004134 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 800413c:	f7ff ff4a 	bl	8003fd4 <LL_RCC_GetAHBPrescaler>
 8004140:	4603      	mov	r3, r0
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	f003 030f 	and.w	r3, r3, #15
 8004148:	4a04      	ldr	r2, [pc, #16]	; (800415c <RCC_GetHCLKClockFreq+0x28>)
 800414a:	5cd3      	ldrb	r3, [r2, r3]
 800414c:	461a      	mov	r2, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	40d3      	lsrs	r3, r2
}
 8004152:	4618      	mov	r0, r3
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	0800db54 	.word	0x0800db54

08004160 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8004168:	f7ff ff42 	bl	8003ff0 <LL_RCC_GetAPB1Prescaler>
 800416c:	4603      	mov	r3, r0
 800416e:	0a9b      	lsrs	r3, r3, #10
 8004170:	4a04      	ldr	r2, [pc, #16]	; (8004184 <RCC_GetPCLK1ClockFreq+0x24>)
 8004172:	5cd3      	ldrb	r3, [r2, r3]
 8004174:	461a      	mov	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	40d3      	lsrs	r3, r2
}
 800417a:	4618      	mov	r0, r3
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	0800db64 	.word	0x0800db64

08004188 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004190:	f7ff ff3c 	bl	800400c <LL_RCC_GetAPB2Prescaler>
 8004194:	4603      	mov	r3, r0
 8004196:	0b5b      	lsrs	r3, r3, #13
 8004198:	4a04      	ldr	r2, [pc, #16]	; (80041ac <RCC_GetPCLK2ClockFreq+0x24>)
 800419a:	5cd3      	ldrb	r3, [r2, r3]
 800419c:	461a      	mov	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	40d3      	lsrs	r3, r2
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	3708      	adds	r7, #8
 80041a6:	46bd      	mov	sp, r7
 80041a8:	bd80      	pop	{r7, pc}
 80041aa:	bf00      	nop
 80041ac:	0800db64 	.word	0x0800db64

080041b0 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80041b0:	b590      	push	{r4, r7, lr}
 80041b2:	b087      	sub	sp, #28
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	617b      	str	r3, [r7, #20]
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	2300      	movs	r3, #0
 80041c2:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80041c4:	f7ff ff30 	bl	8004028 <LL_RCC_PLL_GetMainSource>
 80041c8:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d004      	beq.n	80041da <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041d6:	d003      	beq.n	80041e0 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80041d8:	e005      	b.n	80041e6 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80041da:	4b12      	ldr	r3, [pc, #72]	; (8004224 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80041dc:	617b      	str	r3, [r7, #20]
      break;
 80041de:	e005      	b.n	80041ec <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80041e0:	4b11      	ldr	r3, [pc, #68]	; (8004228 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80041e2:	617b      	str	r3, [r7, #20]
      break;
 80041e4:	e002      	b.n	80041ec <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80041e6:	4b0f      	ldr	r3, [pc, #60]	; (8004224 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80041e8:	617b      	str	r3, [r7, #20]
      break;
 80041ea:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d113      	bne.n	800421a <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80041f2:	f7ff ff43 	bl	800407c <LL_RCC_PLL_GetDivider>
 80041f6:	4602      	mov	r2, r0
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	fbb3 f4f2 	udiv	r4, r3, r2
 80041fe:	f7ff ff21 	bl	8004044 <LL_RCC_PLL_GetN>
 8004202:	4603      	mov	r3, r0
 8004204:	fb03 f404 	mul.w	r4, r3, r4
 8004208:	f7ff ff2a 	bl	8004060 <LL_RCC_PLL_GetP>
 800420c:	4603      	mov	r3, r0
 800420e:	0c1b      	lsrs	r3, r3, #16
 8004210:	3301      	adds	r3, #1
 8004212:	005b      	lsls	r3, r3, #1
 8004214:	fbb4 f3f3 	udiv	r3, r4, r3
 8004218:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 800421a:	693b      	ldr	r3, [r7, #16]
}
 800421c:	4618      	mov	r0, r3
 800421e:	371c      	adds	r7, #28
 8004220:	46bd      	mov	sp, r7
 8004222:	bd90      	pop	{r4, r7, pc}
 8004224:	00f42400 	.word	0x00f42400
 8004228:	007a1200 	.word	0x007a1200

0800422c <LL_SPI_IsEnabled>:
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423c:	2b40      	cmp	r3, #64	; 0x40
 800423e:	d101      	bne.n	8004244 <LL_SPI_IsEnabled+0x18>
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <LL_SPI_IsEnabled+0x1a>
 8004244:	2300      	movs	r3, #0
}
 8004246:	4618      	mov	r0, r3
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	b29b      	uxth	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	611a      	str	r2, [r3, #16]
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b084      	sub	sp, #16
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff ffd3 	bl	800422c <LL_SPI_IsEnabled>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d139      	bne.n	8004300 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004294:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8004298:	683a      	ldr	r2, [r7, #0]
 800429a:	6811      	ldr	r1, [r2, #0]
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	6852      	ldr	r2, [r2, #4]
 80042a0:	4311      	orrs	r1, r2
 80042a2:	683a      	ldr	r2, [r7, #0]
 80042a4:	6892      	ldr	r2, [r2, #8]
 80042a6:	4311      	orrs	r1, r2
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	68d2      	ldr	r2, [r2, #12]
 80042ac:	4311      	orrs	r1, r2
 80042ae:	683a      	ldr	r2, [r7, #0]
 80042b0:	6912      	ldr	r2, [r2, #16]
 80042b2:	4311      	orrs	r1, r2
 80042b4:	683a      	ldr	r2, [r7, #0]
 80042b6:	6952      	ldr	r2, [r2, #20]
 80042b8:	4311      	orrs	r1, r2
 80042ba:	683a      	ldr	r2, [r7, #0]
 80042bc:	6992      	ldr	r2, [r2, #24]
 80042be:	4311      	orrs	r1, r2
 80042c0:	683a      	ldr	r2, [r7, #0]
 80042c2:	69d2      	ldr	r2, [r2, #28]
 80042c4:	4311      	orrs	r1, r2
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	6a12      	ldr	r2, [r2, #32]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	431a      	orrs	r2, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f023 0204 	bic.w	r2, r3, #4
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	695b      	ldr	r3, [r3, #20]
 80042de:	0c1b      	lsrs	r3, r3, #16
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042ee:	d105      	bne.n	80042fc <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	4619      	mov	r1, r3
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7ff ffab 	bl	8004252 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80042fc:	2300      	movs	r3, #0
 80042fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	69db      	ldr	r3, [r3, #28]
 8004304:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	61da      	str	r2, [r3, #28]
  return status;
 800430c:	7bfb      	ldrb	r3, [r7, #15]
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <LL_TIM_SetPrescaler>:
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
 800431e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <LL_TIM_SetAutoReload>:
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
 800433a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	683a      	ldr	r2, [r7, #0]
 8004340:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr

0800434e <LL_TIM_SetRepetitionCounter>:
{
 800434e:	b480      	push	{r7}
 8004350:	b083      	sub	sp, #12
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800435e:	bf00      	nop
 8004360:	370c      	adds	r7, #12
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <LL_TIM_OC_SetCompareCH1>:
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
 8004372:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	683a      	ldr	r2, [r7, #0]
 8004378:	635a      	str	r2, [r3, #52]	; 0x34
}
 800437a:	bf00      	nop
 800437c:	370c      	adds	r7, #12
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <LL_TIM_OC_SetCompareCH2>:
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004396:	bf00      	nop
 8004398:	370c      	adds	r7, #12
 800439a:	46bd      	mov	sp, r7
 800439c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a0:	4770      	bx	lr

080043a2 <LL_TIM_OC_SetCompareCH3>:
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
 80043aa:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr

080043be <LL_TIM_OC_SetCompareCH4>:
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
 80043c6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f043 0201 	orr.w	r2, r3, #1
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	615a      	str	r2, [r3, #20]
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
	...

080043fc <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4a31      	ldr	r2, [pc, #196]	; (80044d4 <LL_TIM_Init+0xd8>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d00f      	beq.n	8004434 <LL_TIM_Init+0x38>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800441a:	d00b      	beq.n	8004434 <LL_TIM_Init+0x38>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a2e      	ldr	r2, [pc, #184]	; (80044d8 <LL_TIM_Init+0xdc>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d007      	beq.n	8004434 <LL_TIM_Init+0x38>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a2d      	ldr	r2, [pc, #180]	; (80044dc <LL_TIM_Init+0xe0>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d003      	beq.n	8004434 <LL_TIM_Init+0x38>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a2c      	ldr	r2, [pc, #176]	; (80044e0 <LL_TIM_Init+0xe4>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d106      	bne.n	8004442 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	4313      	orrs	r3, r2
 8004440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a23      	ldr	r2, [pc, #140]	; (80044d4 <LL_TIM_Init+0xd8>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d01b      	beq.n	8004482 <LL_TIM_Init+0x86>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004450:	d017      	beq.n	8004482 <LL_TIM_Init+0x86>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a20      	ldr	r2, [pc, #128]	; (80044d8 <LL_TIM_Init+0xdc>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d013      	beq.n	8004482 <LL_TIM_Init+0x86>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a1f      	ldr	r2, [pc, #124]	; (80044dc <LL_TIM_Init+0xe0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d00f      	beq.n	8004482 <LL_TIM_Init+0x86>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a1e      	ldr	r2, [pc, #120]	; (80044e0 <LL_TIM_Init+0xe4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d00b      	beq.n	8004482 <LL_TIM_Init+0x86>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a1d      	ldr	r2, [pc, #116]	; (80044e4 <LL_TIM_Init+0xe8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d007      	beq.n	8004482 <LL_TIM_Init+0x86>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a1c      	ldr	r2, [pc, #112]	; (80044e8 <LL_TIM_Init+0xec>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d003      	beq.n	8004482 <LL_TIM_Init+0x86>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a1b      	ldr	r2, [pc, #108]	; (80044ec <LL_TIM_Init+0xf0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d106      	bne.n	8004490 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68fa      	ldr	r2, [r7, #12]
 8004494:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	4619      	mov	r1, r3
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff ff48 	bl	8004332 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	4619      	mov	r1, r3
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f7ff ff34 	bl	8004316 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a08      	ldr	r2, [pc, #32]	; (80044d4 <LL_TIM_Init+0xd8>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d105      	bne.n	80044c2 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	4619      	mov	r1, r3
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff ff46 	bl	800434e <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7ff ff89 	bl	80043da <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3710      	adds	r7, #16
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	40010000 	.word	0x40010000
 80044d8:	40000400 	.word	0x40000400
 80044dc:	40000800 	.word	0x40000800
 80044e0:	40000c00 	.word	0x40000c00
 80044e4:	40014000 	.word	0x40014000
 80044e8:	40014400 	.word	0x40014400
 80044ec:	40014800 	.word	0x40014800

080044f0 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004506:	d027      	beq.n	8004558 <LL_TIM_OC_Init+0x68>
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450e:	d82a      	bhi.n	8004566 <LL_TIM_OC_Init+0x76>
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004516:	d018      	beq.n	800454a <LL_TIM_OC_Init+0x5a>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800451e:	d822      	bhi.n	8004566 <LL_TIM_OC_Init+0x76>
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d003      	beq.n	800452e <LL_TIM_OC_Init+0x3e>
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	2b10      	cmp	r3, #16
 800452a:	d007      	beq.n	800453c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800452c:	e01b      	b.n	8004566 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	68f8      	ldr	r0, [r7, #12]
 8004532:	f000 f81f 	bl	8004574 <OC1Config>
 8004536:	4603      	mov	r3, r0
 8004538:	75fb      	strb	r3, [r7, #23]
      break;
 800453a:	e015      	b.n	8004568 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f87e 	bl	8004640 <OC2Config>
 8004544:	4603      	mov	r3, r0
 8004546:	75fb      	strb	r3, [r7, #23]
      break;
 8004548:	e00e      	b.n	8004568 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 f8e1 	bl	8004714 <OC3Config>
 8004552:	4603      	mov	r3, r0
 8004554:	75fb      	strb	r3, [r7, #23]
      break;
 8004556:	e007      	b.n	8004568 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	68f8      	ldr	r0, [r7, #12]
 800455c:	f000 f944 	bl	80047e8 <OC4Config>
 8004560:	4603      	mov	r3, r0
 8004562:	75fb      	strb	r3, [r7, #23]
      break;
 8004564:	e000      	b.n	8004568 <LL_TIM_OC_Init+0x78>
      break;
 8004566:	bf00      	nop
  }

  return result;
 8004568:	7dfb      	ldrb	r3, [r7, #23]
}
 800456a:	4618      	mov	r0, r3
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
	...

08004574 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b086      	sub	sp, #24
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a1b      	ldr	r3, [r3, #32]
 8004582:	f023 0201 	bic.w	r2, r3, #1
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f023 0303 	bic.w	r3, r3, #3
 80045a2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f023 0202 	bic.w	r2, r3, #2
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f023 0201 	bic.w	r2, r3, #1
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	4313      	orrs	r3, r2
 80045cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a1a      	ldr	r2, [pc, #104]	; (800463c <OC1Config+0xc8>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d11e      	bne.n	8004614 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f023 0208 	bic.w	r2, r3, #8
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	4313      	orrs	r3, r2
 80045e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f023 0204 	bic.w	r2, r3, #4
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	689b      	ldr	r3, [r3, #8]
 80045f0:	009b      	lsls	r3, r3, #2
 80045f2:	4313      	orrs	r3, r2
 80045f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	4313      	orrs	r3, r2
 8004602:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	69db      	ldr	r3, [r3, #28]
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	4313      	orrs	r3, r2
 8004612:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	4619      	mov	r1, r3
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7ff fe9f 	bl	800436a <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3718      	adds	r7, #24
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	40010000 	.word	0x40010000

08004640 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	f023 0210 	bic.w	r2, r3, #16
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800466e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	021b      	lsls	r3, r3, #8
 800467c:	4313      	orrs	r3, r2
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f023 0220 	bic.w	r2, r3, #32
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	011b      	lsls	r3, r3, #4
 800468c:	4313      	orrs	r3, r2
 800468e:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004690:	697b      	ldr	r3, [r7, #20]
 8004692:	f023 0210 	bic.w	r2, r3, #16
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	011b      	lsls	r3, r3, #4
 800469c:	4313      	orrs	r3, r2
 800469e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a1b      	ldr	r2, [pc, #108]	; (8004710 <OC2Config+0xd0>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d11f      	bne.n	80046e8 <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	019b      	lsls	r3, r3, #6
 80046b4:	4313      	orrs	r3, r2
 80046b6:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	019b      	lsls	r3, r3, #6
 80046c4:	4313      	orrs	r3, r2
 80046c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	009b      	lsls	r3, r3, #2
 80046d4:	4313      	orrs	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	69db      	ldr	r3, [r3, #28]
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	4313      	orrs	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	693a      	ldr	r2, [r7, #16]
 80046ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	4619      	mov	r1, r3
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f7ff fe43 	bl	8004386 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	697a      	ldr	r2, [r7, #20]
 8004704:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3718      	adds	r7, #24
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}
 8004710:	40010000 	.word	0x40010000

08004714 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
 8004722:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	f023 0303 	bic.w	r3, r3, #3
 8004742:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	021b      	lsls	r3, r3, #8
 800475e:	4313      	orrs	r3, r2
 8004760:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	021b      	lsls	r3, r3, #8
 800476e:	4313      	orrs	r3, r2
 8004770:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a1b      	ldr	r2, [pc, #108]	; (80047e4 <OC3Config+0xd0>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d11f      	bne.n	80047ba <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	029b      	lsls	r3, r3, #10
 8004786:	4313      	orrs	r3, r2
 8004788:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	029b      	lsls	r3, r3, #10
 8004796:	4313      	orrs	r3, r2
 8004798:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	699b      	ldr	r3, [r3, #24]
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	4313      	orrs	r3, r2
 80047a8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	69db      	ldr	r3, [r3, #28]
 80047b4:	015b      	lsls	r3, r3, #5
 80047b6:	4313      	orrs	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	4619      	mov	r1, r3
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f7ff fde8 	bl	80043a2 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40010000 	.word	0x40010000

080047e8 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6a1b      	ldr	r3, [r3, #32]
 80047f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	69db      	ldr	r3, [r3, #28]
 800480e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	021b      	lsls	r3, r3, #8
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	031b      	lsls	r3, r3, #12
 8004834:	4313      	orrs	r3, r2
 8004836:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	031b      	lsls	r3, r3, #12
 8004844:	4313      	orrs	r3, r2
 8004846:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a0f      	ldr	r2, [pc, #60]	; (8004888 <OC4Config+0xa0>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d107      	bne.n	8004860 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	019b      	lsls	r3, r3, #6
 800485c:	4313      	orrs	r3, r2
 800485e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	4619      	mov	r1, r3
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7ff fda3 	bl	80043be <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40010000 	.word	0x40010000

0800488c <LL_USART_IsEnabled>:
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800489c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048a0:	bf0c      	ite	eq
 80048a2:	2301      	moveq	r3, #1
 80048a4:	2300      	movne	r3, #0
 80048a6:	b2db      	uxtb	r3, r3
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <LL_USART_SetStopBitsLength>:
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
 80048bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	431a      	orrs	r2, r3
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	611a      	str	r2, [r3, #16]
}
 80048ce:	bf00      	nop
 80048d0:	370c      	adds	r7, #12
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr

080048da <LL_USART_SetHWFlowCtrl>:
{
 80048da:	b480      	push	{r7}
 80048dc:	b083      	sub	sp, #12
 80048de:	af00      	add	r7, sp, #0
 80048e0:	6078      	str	r0, [r7, #4]
 80048e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	615a      	str	r2, [r3, #20]
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <LL_USART_SetBaudRate>:
{
 8004900:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004904:	b0c0      	sub	sp, #256	; 0x100
 8004906:	af00      	add	r7, sp, #0
 8004908:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800490c:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8004910:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8004914:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800491c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004920:	f040 810c 	bne.w	8004b3c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004924:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004928:	2200      	movs	r2, #0
 800492a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800492e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004932:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004936:	4622      	mov	r2, r4
 8004938:	462b      	mov	r3, r5
 800493a:	1891      	adds	r1, r2, r2
 800493c:	6639      	str	r1, [r7, #96]	; 0x60
 800493e:	415b      	adcs	r3, r3
 8004940:	667b      	str	r3, [r7, #100]	; 0x64
 8004942:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8004946:	4621      	mov	r1, r4
 8004948:	eb12 0801 	adds.w	r8, r2, r1
 800494c:	4629      	mov	r1, r5
 800494e:	eb43 0901 	adc.w	r9, r3, r1
 8004952:	f04f 0200 	mov.w	r2, #0
 8004956:	f04f 0300 	mov.w	r3, #0
 800495a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800495e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004966:	4690      	mov	r8, r2
 8004968:	4699      	mov	r9, r3
 800496a:	4623      	mov	r3, r4
 800496c:	eb18 0303 	adds.w	r3, r8, r3
 8004970:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004974:	462b      	mov	r3, r5
 8004976:	eb49 0303 	adc.w	r3, r9, r3
 800497a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800497e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004982:	2200      	movs	r2, #0
 8004984:	469a      	mov	sl, r3
 8004986:	4693      	mov	fp, r2
 8004988:	eb1a 030a 	adds.w	r3, sl, sl
 800498c:	65bb      	str	r3, [r7, #88]	; 0x58
 800498e:	eb4b 030b 	adc.w	r3, fp, fp
 8004992:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004994:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004998:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800499c:	f7fc f95c 	bl	8000c58 <__aeabi_uldivmod>
 80049a0:	4602      	mov	r2, r0
 80049a2:	460b      	mov	r3, r1
 80049a4:	4b64      	ldr	r3, [pc, #400]	; (8004b38 <LL_USART_SetBaudRate+0x238>)
 80049a6:	fba3 2302 	umull	r2, r3, r3, r2
 80049aa:	095b      	lsrs	r3, r3, #5
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	011b      	lsls	r3, r3, #4
 80049b0:	b29c      	uxth	r4, r3
 80049b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80049b6:	2200      	movs	r2, #0
 80049b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80049bc:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80049c0:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80049c4:	4642      	mov	r2, r8
 80049c6:	464b      	mov	r3, r9
 80049c8:	1891      	adds	r1, r2, r2
 80049ca:	6539      	str	r1, [r7, #80]	; 0x50
 80049cc:	415b      	adcs	r3, r3
 80049ce:	657b      	str	r3, [r7, #84]	; 0x54
 80049d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80049d4:	4641      	mov	r1, r8
 80049d6:	1851      	adds	r1, r2, r1
 80049d8:	64b9      	str	r1, [r7, #72]	; 0x48
 80049da:	4649      	mov	r1, r9
 80049dc:	414b      	adcs	r3, r1
 80049de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049e0:	f04f 0200 	mov.w	r2, #0
 80049e4:	f04f 0300 	mov.w	r3, #0
 80049e8:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 80049ec:	4659      	mov	r1, fp
 80049ee:	00cb      	lsls	r3, r1, #3
 80049f0:	4651      	mov	r1, sl
 80049f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049f6:	4651      	mov	r1, sl
 80049f8:	00ca      	lsls	r2, r1, #3
 80049fa:	4610      	mov	r0, r2
 80049fc:	4619      	mov	r1, r3
 80049fe:	4603      	mov	r3, r0
 8004a00:	4642      	mov	r2, r8
 8004a02:	189b      	adds	r3, r3, r2
 8004a04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a08:	464b      	mov	r3, r9
 8004a0a:	460a      	mov	r2, r1
 8004a0c:	eb42 0303 	adc.w	r3, r2, r3
 8004a10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004a14:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a1e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004a22:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8004a26:	460b      	mov	r3, r1
 8004a28:	18db      	adds	r3, r3, r3
 8004a2a:	643b      	str	r3, [r7, #64]	; 0x40
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	eb42 0303 	adc.w	r3, r2, r3
 8004a32:	647b      	str	r3, [r7, #68]	; 0x44
 8004a34:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004a38:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8004a3c:	f7fc f90c 	bl	8000c58 <__aeabi_uldivmod>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4611      	mov	r1, r2
 8004a46:	4b3c      	ldr	r3, [pc, #240]	; (8004b38 <LL_USART_SetBaudRate+0x238>)
 8004a48:	fba3 2301 	umull	r2, r3, r3, r1
 8004a4c:	095b      	lsrs	r3, r3, #5
 8004a4e:	2264      	movs	r2, #100	; 0x64
 8004a50:	fb02 f303 	mul.w	r3, r2, r3
 8004a54:	1acb      	subs	r3, r1, r3
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004a5c:	4b36      	ldr	r3, [pc, #216]	; (8004b38 <LL_USART_SetBaudRate+0x238>)
 8004a5e:	fba3 2302 	umull	r2, r3, r3, r2
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	b29b      	uxth	r3, r3
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004a6e:	b29b      	uxth	r3, r3
 8004a70:	4423      	add	r3, r4
 8004a72:	b29c      	uxth	r4, r3
 8004a74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a7e:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004a82:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8004a86:	4642      	mov	r2, r8
 8004a88:	464b      	mov	r3, r9
 8004a8a:	1891      	adds	r1, r2, r2
 8004a8c:	63b9      	str	r1, [r7, #56]	; 0x38
 8004a8e:	415b      	adcs	r3, r3
 8004a90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a92:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a96:	4641      	mov	r1, r8
 8004a98:	1851      	adds	r1, r2, r1
 8004a9a:	6339      	str	r1, [r7, #48]	; 0x30
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	414b      	adcs	r3, r1
 8004aa0:	637b      	str	r3, [r7, #52]	; 0x34
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004aae:	4659      	mov	r1, fp
 8004ab0:	00cb      	lsls	r3, r1, #3
 8004ab2:	4651      	mov	r1, sl
 8004ab4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ab8:	4651      	mov	r1, sl
 8004aba:	00ca      	lsls	r2, r1, #3
 8004abc:	4610      	mov	r0, r2
 8004abe:	4619      	mov	r1, r3
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	4642      	mov	r2, r8
 8004ac4:	189b      	adds	r3, r3, r2
 8004ac6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004aca:	464b      	mov	r3, r9
 8004acc:	460a      	mov	r2, r1
 8004ace:	eb42 0303 	adc.w	r3, r2, r3
 8004ad2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004ad6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004ada:	2200      	movs	r2, #0
 8004adc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ae0:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004ae4:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	18db      	adds	r3, r3, r3
 8004aec:	62bb      	str	r3, [r7, #40]	; 0x28
 8004aee:	4613      	mov	r3, r2
 8004af0:	eb42 0303 	adc.w	r3, r2, r3
 8004af4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004af6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004afa:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8004afe:	f7fc f8ab 	bl	8000c58 <__aeabi_uldivmod>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4b0c      	ldr	r3, [pc, #48]	; (8004b38 <LL_USART_SetBaudRate+0x238>)
 8004b08:	fba3 1302 	umull	r1, r3, r3, r2
 8004b0c:	095b      	lsrs	r3, r3, #5
 8004b0e:	2164      	movs	r1, #100	; 0x64
 8004b10:	fb01 f303 	mul.w	r3, r1, r3
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	00db      	lsls	r3, r3, #3
 8004b18:	3332      	adds	r3, #50	; 0x32
 8004b1a:	4a07      	ldr	r2, [pc, #28]	; (8004b38 <LL_USART_SetBaudRate+0x238>)
 8004b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b20:	095b      	lsrs	r3, r3, #5
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	f003 0307 	and.w	r3, r3, #7
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	4423      	add	r3, r4
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	461a      	mov	r2, r3
 8004b30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b34:	609a      	str	r2, [r3, #8]
}
 8004b36:	e108      	b.n	8004d4a <LL_USART_SetBaudRate+0x44a>
 8004b38:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004b3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004b40:	2200      	movs	r2, #0
 8004b42:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004b46:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004b4a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004b4e:	4642      	mov	r2, r8
 8004b50:	464b      	mov	r3, r9
 8004b52:	1891      	adds	r1, r2, r2
 8004b54:	6239      	str	r1, [r7, #32]
 8004b56:	415b      	adcs	r3, r3
 8004b58:	627b      	str	r3, [r7, #36]	; 0x24
 8004b5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b5e:	4641      	mov	r1, r8
 8004b60:	1854      	adds	r4, r2, r1
 8004b62:	4649      	mov	r1, r9
 8004b64:	eb43 0501 	adc.w	r5, r3, r1
 8004b68:	f04f 0200 	mov.w	r2, #0
 8004b6c:	f04f 0300 	mov.w	r3, #0
 8004b70:	00eb      	lsls	r3, r5, #3
 8004b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b76:	00e2      	lsls	r2, r4, #3
 8004b78:	4614      	mov	r4, r2
 8004b7a:	461d      	mov	r5, r3
 8004b7c:	4643      	mov	r3, r8
 8004b7e:	18e3      	adds	r3, r4, r3
 8004b80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004b84:	464b      	mov	r3, r9
 8004b86:	eb45 0303 	adc.w	r3, r5, r3
 8004b8a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004b8e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004b92:	2200      	movs	r2, #0
 8004b94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004b98:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004b9c:	f04f 0200 	mov.w	r2, #0
 8004ba0:	f04f 0300 	mov.w	r3, #0
 8004ba4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8004ba8:	4629      	mov	r1, r5
 8004baa:	008b      	lsls	r3, r1, #2
 8004bac:	4621      	mov	r1, r4
 8004bae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004bb2:	4621      	mov	r1, r4
 8004bb4:	008a      	lsls	r2, r1, #2
 8004bb6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8004bba:	f7fc f84d 	bl	8000c58 <__aeabi_uldivmod>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4b65      	ldr	r3, [pc, #404]	; (8004d58 <LL_USART_SetBaudRate+0x458>)
 8004bc4:	fba3 2302 	umull	r2, r3, r3, r2
 8004bc8:	095b      	lsrs	r3, r3, #5
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	b29c      	uxth	r4, r3
 8004bd0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004bda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004bde:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8004be2:	4642      	mov	r2, r8
 8004be4:	464b      	mov	r3, r9
 8004be6:	1891      	adds	r1, r2, r2
 8004be8:	61b9      	str	r1, [r7, #24]
 8004bea:	415b      	adcs	r3, r3
 8004bec:	61fb      	str	r3, [r7, #28]
 8004bee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004bf2:	4641      	mov	r1, r8
 8004bf4:	1851      	adds	r1, r2, r1
 8004bf6:	6139      	str	r1, [r7, #16]
 8004bf8:	4649      	mov	r1, r9
 8004bfa:	414b      	adcs	r3, r1
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	f04f 0300 	mov.w	r3, #0
 8004c06:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c0a:	4659      	mov	r1, fp
 8004c0c:	00cb      	lsls	r3, r1, #3
 8004c0e:	4651      	mov	r1, sl
 8004c10:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c14:	4651      	mov	r1, sl
 8004c16:	00ca      	lsls	r2, r1, #3
 8004c18:	4610      	mov	r0, r2
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	4642      	mov	r2, r8
 8004c20:	189b      	adds	r3, r3, r2
 8004c22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004c26:	464b      	mov	r3, r9
 8004c28:	460a      	mov	r2, r1
 8004c2a:	eb42 0303 	adc.w	r3, r2, r3
 8004c2e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004c32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004c3c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	f04f 0300 	mov.w	r3, #0
 8004c48:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8004c4c:	4649      	mov	r1, r9
 8004c4e:	008b      	lsls	r3, r1, #2
 8004c50:	4641      	mov	r1, r8
 8004c52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c56:	4641      	mov	r1, r8
 8004c58:	008a      	lsls	r2, r1, #2
 8004c5a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8004c5e:	f7fb fffb 	bl	8000c58 <__aeabi_uldivmod>
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	4611      	mov	r1, r2
 8004c68:	4b3b      	ldr	r3, [pc, #236]	; (8004d58 <LL_USART_SetBaudRate+0x458>)
 8004c6a:	fba3 2301 	umull	r2, r3, r3, r1
 8004c6e:	095b      	lsrs	r3, r3, #5
 8004c70:	2264      	movs	r2, #100	; 0x64
 8004c72:	fb02 f303 	mul.w	r3, r2, r3
 8004c76:	1acb      	subs	r3, r1, r3
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	3332      	adds	r3, #50	; 0x32
 8004c7c:	4a36      	ldr	r2, [pc, #216]	; (8004d58 <LL_USART_SetBaudRate+0x458>)
 8004c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c82:	095b      	lsrs	r3, r3, #5
 8004c84:	b29b      	uxth	r3, r3
 8004c86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	4423      	add	r3, r4
 8004c8e:	b29c      	uxth	r4, r3
 8004c90:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c94:	2200      	movs	r2, #0
 8004c96:	67bb      	str	r3, [r7, #120]	; 0x78
 8004c98:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004c9a:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004c9e:	4642      	mov	r2, r8
 8004ca0:	464b      	mov	r3, r9
 8004ca2:	1891      	adds	r1, r2, r2
 8004ca4:	60b9      	str	r1, [r7, #8]
 8004ca6:	415b      	adcs	r3, r3
 8004ca8:	60fb      	str	r3, [r7, #12]
 8004caa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cae:	4641      	mov	r1, r8
 8004cb0:	1851      	adds	r1, r2, r1
 8004cb2:	6039      	str	r1, [r7, #0]
 8004cb4:	4649      	mov	r1, r9
 8004cb6:	414b      	adcs	r3, r1
 8004cb8:	607b      	str	r3, [r7, #4]
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cc6:	4659      	mov	r1, fp
 8004cc8:	00cb      	lsls	r3, r1, #3
 8004cca:	4651      	mov	r1, sl
 8004ccc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cd0:	4651      	mov	r1, sl
 8004cd2:	00ca      	lsls	r2, r1, #3
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	4603      	mov	r3, r0
 8004cda:	4642      	mov	r2, r8
 8004cdc:	189b      	adds	r3, r3, r2
 8004cde:	673b      	str	r3, [r7, #112]	; 0x70
 8004ce0:	464b      	mov	r3, r9
 8004ce2:	460a      	mov	r2, r1
 8004ce4:	eb42 0303 	adc.w	r3, r2, r3
 8004ce8:	677b      	str	r3, [r7, #116]	; 0x74
 8004cea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004cee:	2200      	movs	r2, #0
 8004cf0:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cf2:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004cf4:	f04f 0200 	mov.w	r2, #0
 8004cf8:	f04f 0300 	mov.w	r3, #0
 8004cfc:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8004d00:	4649      	mov	r1, r9
 8004d02:	008b      	lsls	r3, r1, #2
 8004d04:	4641      	mov	r1, r8
 8004d06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d0a:	4641      	mov	r1, r8
 8004d0c:	008a      	lsls	r2, r1, #2
 8004d0e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004d12:	f7fb ffa1 	bl	8000c58 <__aeabi_uldivmod>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4b0f      	ldr	r3, [pc, #60]	; (8004d58 <LL_USART_SetBaudRate+0x458>)
 8004d1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d20:	095b      	lsrs	r3, r3, #5
 8004d22:	2164      	movs	r1, #100	; 0x64
 8004d24:	fb01 f303 	mul.w	r3, r1, r3
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	011b      	lsls	r3, r3, #4
 8004d2c:	3332      	adds	r3, #50	; 0x32
 8004d2e:	4a0a      	ldr	r2, [pc, #40]	; (8004d58 <LL_USART_SetBaudRate+0x458>)
 8004d30:	fba2 2303 	umull	r2, r3, r2, r3
 8004d34:	095b      	lsrs	r3, r3, #5
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	f003 030f 	and.w	r3, r3, #15
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	4423      	add	r3, r4
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d48:	609a      	str	r2, [r3, #8]
}
 8004d4a:	bf00      	nop
 8004d4c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004d50:	46bd      	mov	sp, r7
 8004d52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d56:	bf00      	nop
 8004d58:	51eb851f 	.word	0x51eb851f

08004d5c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b088      	sub	sp, #32
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f7ff fd8c 	bl	800488c <LL_USART_IsEnabled>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d149      	bne.n	8004e0e <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004d82:	f023 030c 	bic.w	r3, r3, #12
 8004d86:	683a      	ldr	r2, [r7, #0]
 8004d88:	6851      	ldr	r1, [r2, #4]
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	68d2      	ldr	r2, [r2, #12]
 8004d8e:	4311      	orrs	r1, r2
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	6912      	ldr	r2, [r2, #16]
 8004d94:	4311      	orrs	r1, r2
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	6992      	ldr	r2, [r2, #24]
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	4619      	mov	r1, r3
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7ff fd83 	bl	80048b4 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	4619      	mov	r1, r3
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f7ff fd90 	bl	80048da <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8004dba:	f107 0308 	add.w	r3, r7, #8
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff f96a 	bl	8004098 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a14      	ldr	r2, [pc, #80]	; (8004e18 <LL_USART_Init+0xbc>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d102      	bne.n	8004dd2 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	61bb      	str	r3, [r7, #24]
 8004dd0:	e00c      	b.n	8004dec <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a11      	ldr	r2, [pc, #68]	; (8004e1c <LL_USART_Init+0xc0>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d102      	bne.n	8004de0 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	e005      	b.n	8004dec <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	4a0f      	ldr	r2, [pc, #60]	; (8004e20 <LL_USART_Init+0xc4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d101      	bne.n	8004dec <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00d      	beq.n	8004e0e <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d009      	beq.n	8004e0e <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	69b9      	ldr	r1, [r7, #24]
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f7ff fd79 	bl	8004900 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8004e0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3720      	adds	r7, #32
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	40011000 	.word	0x40011000
 8004e1c:	40004400 	.word	0x40004400
 8004e20:	40011400 	.word	0x40011400

08004e24 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e36:	4a07      	ldr	r2, [pc, #28]	; (8004e54 <LL_InitTick+0x30>)
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8004e3c:	4b05      	ldr	r3, [pc, #20]	; (8004e54 <LL_InitTick+0x30>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e42:	4b04      	ldr	r3, [pc, #16]	; (8004e54 <LL_InitTick+0x30>)
 8004e44:	2205      	movs	r2, #5
 8004e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr
 8004e54:	e000e010 	.word	0xe000e010

08004e58 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8004e60:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7ff ffdd 	bl	8004e24 <LL_InitTick>
}
 8004e6a:	bf00      	nop
 8004e6c:	3708      	adds	r7, #8
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	bd80      	pop	{r7, pc}
	...

08004e74 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004e7c:	4a04      	ldr	r2, [pc, #16]	; (8004e90 <LL_SetSystemCoreClock+0x1c>)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6013      	str	r3, [r2, #0]
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	20000000 	.word	0x20000000

08004e94 <__Custom_Exception_Set_Message>:

void Custom_Exception_Reset() {
	_message = CUSTOM_EXCEPTION_MSG_NONE;
}

void __Custom_Exception_Set_Message(char *file, int line, char *message) {
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
	_file = file;
 8004ea0:	4a07      	ldr	r2, [pc, #28]	; (8004ec0 <__Custom_Exception_Set_Message+0x2c>)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6013      	str	r3, [r2, #0]
	_line = line;
 8004ea6:	4a07      	ldr	r2, [pc, #28]	; (8004ec4 <__Custom_Exception_Set_Message+0x30>)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	6013      	str	r3, [r2, #0]
	_message = message;
 8004eac:	4a06      	ldr	r2, [pc, #24]	; (8004ec8 <__Custom_Exception_Set_Message+0x34>)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6013      	str	r3, [r2, #0]
}
 8004eb2:	bf00      	nop
 8004eb4:	3714      	adds	r7, #20
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr
 8004ebe:	bf00      	nop
 8004ec0:	200002bc 	.word	0x200002bc
 8004ec4:	200002c0 	.word	0x200002c0
 8004ec8:	200002c4 	.word	0x200002c4

08004ecc <Custom_FileSystem_Load>:
typedef union {
	FileInfo_t fileInfo;
	uint8_t bytes[FILEINFO_SIZE];
} FileInfo_u;

void Custom_FileSystem_Load() {
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	af00      	add	r7, sp, #0
	Custom_Flash_Read(filesystem, FILESYSTEM_SIZE);
 8004ed0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ed4:	4803      	ldr	r0, [pc, #12]	; (8004ee4 <Custom_FileSystem_Load+0x18>)
 8004ed6:	f000 f851 	bl	8004f7c <Custom_Flash_Read>
	filesystemLoaded = true;
 8004eda:	4b03      	ldr	r3, [pc, #12]	; (8004ee8 <Custom_FileSystem_Load+0x1c>)
 8004edc:	2201      	movs	r2, #1
 8004ede:	701a      	strb	r2, [r3, #0]
}
 8004ee0:	bf00      	nop
 8004ee2:	bd80      	pop	{r7, pc}
 8004ee4:	200002c8 	.word	0x200002c8
 8004ee8:	200012c9 	.word	0x200012c9

08004eec <Custom_Flash_Check_Error>:
 * Flash Sector 3    .
 * ,   1byte.
 *   ,    CUSTOM_FLASH_SUCCESS ,      .
 */

bool Custom_Flash_Check_Error() {
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
	uint32_t fsr = FLASH->SR;
 8004ef2:	4b1c      	ldr	r3, [pc, #112]	; (8004f64 <Custom_Flash_Check_Error+0x78>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	607b      	str	r3, [r7, #4]
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming sequence error.");
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f003 0320 	and.w	r3, r3, #32
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d006      	beq.n	8004f10 <Custom_Flash_Check_Error+0x24>
 8004f02:	4a19      	ldr	r2, [pc, #100]	; (8004f68 <Custom_Flash_Check_Error+0x7c>)
 8004f04:	2113      	movs	r1, #19
 8004f06:	4819      	ldr	r0, [pc, #100]	; (8004f6c <Custom_Flash_Check_Error+0x80>)
 8004f08:	f7ff ffc4 	bl	8004e94 <__Custom_Exception_Set_Message>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	e024      	b.n	8004f5a <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGPERR), "Programming parallelism error.");
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d006      	beq.n	8004f28 <Custom_Flash_Check_Error+0x3c>
 8004f1a:	4a15      	ldr	r2, [pc, #84]	; (8004f70 <Custom_Flash_Check_Error+0x84>)
 8004f1c:	2114      	movs	r1, #20
 8004f1e:	4813      	ldr	r0, [pc, #76]	; (8004f6c <Custom_Flash_Check_Error+0x80>)
 8004f20:	f7ff ffb8 	bl	8004e94 <__Custom_Exception_Set_Message>
 8004f24:	2300      	movs	r3, #0
 8004f26:	e018      	b.n	8004f5a <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming alignment error.");
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f003 0320 	and.w	r3, r3, #32
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d006      	beq.n	8004f40 <Custom_Flash_Check_Error+0x54>
 8004f32:	4a10      	ldr	r2, [pc, #64]	; (8004f74 <Custom_Flash_Check_Error+0x88>)
 8004f34:	2115      	movs	r1, #21
 8004f36:	480d      	ldr	r0, [pc, #52]	; (8004f6c <Custom_Flash_Check_Error+0x80>)
 8004f38:	f7ff ffac 	bl	8004e94 <__Custom_Exception_Set_Message>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e00c      	b.n	8004f5a <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_WRPERR), "Write protection error.");
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f003 0310 	and.w	r3, r3, #16
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d006      	beq.n	8004f58 <Custom_Flash_Check_Error+0x6c>
 8004f4a:	4a0b      	ldr	r2, [pc, #44]	; (8004f78 <Custom_Flash_Check_Error+0x8c>)
 8004f4c:	2116      	movs	r1, #22
 8004f4e:	4807      	ldr	r0, [pc, #28]	; (8004f6c <Custom_Flash_Check_Error+0x80>)
 8004f50:	f7ff ffa0 	bl	8004e94 <__Custom_Exception_Set_Message>
 8004f54:	2300      	movs	r3, #0
 8004f56:	e000      	b.n	8004f5a <Custom_Flash_Check_Error+0x6e>

	return true;
 8004f58:	2301      	movs	r3, #1
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40023c00 	.word	0x40023c00
 8004f68:	0800d258 	.word	0x0800d258
 8004f6c:	0800d274 	.word	0x0800d274
 8004f70:	0800d29c 	.word	0x0800d29c
 8004f74:	0800d2bc 	.word	0x0800d2bc
 8004f78:	0800d2dc 	.word	0x0800d2dc

08004f7c <Custom_Flash_Read>:

bool Custom_Flash_Read(uint8_t *data, uint32_t length)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
	ASSERT_MSG(length < CUSTOM_FLASH_SIZE, "Data is too large.");
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f8c:	d306      	bcc.n	8004f9c <Custom_Flash_Read+0x20>
 8004f8e:	4a12      	ldr	r2, [pc, #72]	; (8004fd8 <Custom_Flash_Read+0x5c>)
 8004f90:	211d      	movs	r1, #29
 8004f92:	4812      	ldr	r0, [pc, #72]	; (8004fdc <Custom_Flash_Read+0x60>)
 8004f94:	f7ff ff7e 	bl	8004e94 <__Custom_Exception_Set_Message>
 8004f98:	2300      	movs	r3, #0
 8004f9a:	e019      	b.n	8004fd0 <Custom_Flash_Read+0x54>
	for (int i = 0; i < length; i++) {
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	e00f      	b.n	8004fc2 <Custom_Flash_Read+0x46>
		uint32_t address = CUSTOM_FLASH_BASE + i;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8004fa8:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8004fac:	60bb      	str	r3, [r7, #8]
		data[i] = *(__IO uint8_t*) (address);
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6879      	ldr	r1, [r7, #4]
 8004fb4:	440b      	add	r3, r1
 8004fb6:	7812      	ldrb	r2, [r2, #0]
 8004fb8:	b2d2      	uxtb	r2, r2
 8004fba:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	60fb      	str	r3, [r7, #12]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	683a      	ldr	r2, [r7, #0]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d8eb      	bhi.n	8004fa2 <Custom_Flash_Read+0x26>
	}
	return Custom_Flash_Check_Error();
 8004fca:	f7ff ff8f 	bl	8004eec <Custom_Flash_Check_Error>
 8004fce:	4603      	mov	r3, r0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	0800d2f4 	.word	0x0800d2f4
 8004fdc:	0800d274 	.word	0x0800d274

08004fe0 <LL_SPI_Enable>:
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	601a      	str	r2, [r3, #0]
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <LL_SPI_SetTransferDirection>:
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f423 4244 	bic.w	r2, r3, #50176	; 0xc400
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	601a      	str	r2, [r3, #0]
}
 800501a:	bf00      	nop
 800501c:	370c      	adds	r7, #12
 800501e:	46bd      	mov	sp, r7
 8005020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005024:	4770      	bx	lr

08005026 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 0302 	and.w	r3, r3, #2
 8005036:	2b02      	cmp	r3, #2
 8005038:	d101      	bne.n	800503e <LL_SPI_IsActiveFlag_TXE+0x18>
 800503a:	2301      	movs	r3, #1
 800503c:	e000      	b.n	8005040 <LL_SPI_IsActiveFlag_TXE+0x1a>
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800505c:	2b80      	cmp	r3, #128	; 0x80
 800505e:	d101      	bne.n	8005064 <LL_SPI_IsActiveFlag_BSY+0x18>
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <LL_SPI_IsActiveFlag_BSY+0x1a>
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr

08005072 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8005072:	b480      	push	{r7}
 8005074:	b085      	sub	sp, #20
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
 800507a:	460b      	mov	r3, r1
 800507c:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	330c      	adds	r3, #12
 8005082:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	78fa      	ldrb	r2, [r7, #3]
 8005088:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 800508a:	bf00      	nop
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <Custom_GPIO_Set>:
		uint32_t value) {
 8005096:	b480      	push	{r7}
 8005098:	b085      	sub	sp, #20
 800509a:	af00      	add	r7, sp, #0
 800509c:	60f8      	str	r0, [r7, #12]
 800509e:	60b9      	str	r1, [r7, #8]
 80050a0:	607a      	str	r2, [r7, #4]
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	695a      	ldr	r2, [r3, #20]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	43db      	mvns	r3, r3
 80050aa:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d002      	beq.n	80050b8 <Custom_GPIO_Set+0x22>
 80050b2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050b6:	e000      	b.n	80050ba <Custom_GPIO_Set+0x24>
 80050b8:	2100      	movs	r1, #0
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	400b      	ands	r3, r1
 80050be:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	615a      	str	r2, [r3, #20]
}
 80050c4:	bf00      	nop
 80050c6:	3714      	adds	r7, #20
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <Custom_OLED_SPI_Tramsnit_Blocking>:
 *               . , (synchronous) .
 *
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_SPI_Tramsnit_Blocking(const uint8_t data) {
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	4603      	mov	r3, r0
 80050d8:	71fb      	strb	r3, [r7, #7]
	while (!LL_SPI_IsActiveFlag_TXE(OLED_SPI));
 80050da:	bf00      	nop
 80050dc:	480b      	ldr	r0, [pc, #44]	; (800510c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 80050de:	f7ff ffa2 	bl	8005026 <LL_SPI_IsActiveFlag_TXE>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d0f9      	beq.n	80050dc <Custom_OLED_SPI_Tramsnit_Blocking+0xc>
	LL_SPI_TransmitData8(OLED_SPI, data);
 80050e8:	79fb      	ldrb	r3, [r7, #7]
 80050ea:	4619      	mov	r1, r3
 80050ec:	4807      	ldr	r0, [pc, #28]	; (800510c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 80050ee:	f7ff ffc0 	bl	8005072 <LL_SPI_TransmitData8>
	while (LL_SPI_IsActiveFlag_BSY(OLED_SPI));
 80050f2:	bf00      	nop
 80050f4:	4805      	ldr	r0, [pc, #20]	; (800510c <Custom_OLED_SPI_Tramsnit_Blocking+0x3c>)
 80050f6:	f7ff ffa9 	bl	800504c <LL_SPI_IsActiveFlag_BSY>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d1f9      	bne.n	80050f4 <Custom_OLED_SPI_Tramsnit_Blocking+0x24>
}
 8005100:	bf00      	nop
 8005102:	bf00      	nop
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	40003800 	.word	0x40003800

08005110 <Custom_OLED_Write_Command>:
 * @brief OLED   .
 * 
 * @param cmd   
 * @param length    
 */
static inline void Custom_OLED_Write_Command(const uint8_t *cmd, size_t length) {
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 0); // 0 is command mode
 800511a:	2200      	movs	r2, #0
 800511c:	2110      	movs	r1, #16
 800511e:	4811      	ldr	r0, [pc, #68]	; (8005164 <Custom_OLED_Write_Command+0x54>)
 8005120:	f7ff ffb9 	bl	8005096 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8005124:	2200      	movs	r2, #0
 8005126:	2104      	movs	r1, #4
 8005128:	480f      	ldr	r0, [pc, #60]	; (8005168 <Custom_OLED_Write_Command+0x58>)
 800512a:	f7ff ffb4 	bl	8005096 <Custom_GPIO_Set>

	for (int i = 0; i < length; i++) {
 800512e:	2300      	movs	r3, #0
 8005130:	60fb      	str	r3, [r7, #12]
 8005132:	e009      	b.n	8005148 <Custom_OLED_Write_Command+0x38>
		Custom_OLED_SPI_Tramsnit_Blocking(cmd[i]);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	4413      	add	r3, r2
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff ffc7 	bl	80050d0 <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	3301      	adds	r3, #1
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	429a      	cmp	r2, r3
 800514e:	d8f1      	bhi.n	8005134 <Custom_OLED_Write_Command+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 8005150:	2201      	movs	r2, #1
 8005152:	2104      	movs	r1, #4
 8005154:	4804      	ldr	r0, [pc, #16]	; (8005168 <Custom_OLED_Write_Command+0x58>)
 8005156:	f7ff ff9e 	bl	8005096 <Custom_GPIO_Set>
}
 800515a:	bf00      	nop
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	40020000 	.word	0x40020000
 8005168:	40020400 	.word	0x40020400

0800516c <Custom_OLED_Write_Data>:
 *               (synchronous) .
 *
 * @param data 16   
 * @param length    (   )
 */
static inline void Custom_OLED_Write_Data(const uint16_t *data, size_t length){
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, 1); // 1 is data mode
 8005176:	2201      	movs	r2, #1
 8005178:	2110      	movs	r1, #16
 800517a:	4817      	ldr	r0, [pc, #92]	; (80051d8 <Custom_OLED_Write_Data+0x6c>)
 800517c:	f7ff ff8b 	bl	8005096 <Custom_GPIO_Set>
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 8005180:	2200      	movs	r2, #0
 8005182:	2104      	movs	r1, #4
 8005184:	4815      	ldr	r0, [pc, #84]	; (80051dc <Custom_OLED_Write_Data+0x70>)
 8005186:	f7ff ff86 	bl	8005096 <Custom_GPIO_Set>
	 * , SPI   8   0     0x1F  0x00    .
	 * SSD1331 C1 C0 B5 B4 B3  1     ,
	 *  8 0x00    8 0x1F    .
	 *         8   .
	 */
	for (int i = 0; i < length; i++) {
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	e016      	b.n	80051be <Custom_OLED_Write_Data+0x52>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] >> 8);   //  8 
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	4413      	add	r3, r2
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	0a1b      	lsrs	r3, r3, #8
 800519c:	b29b      	uxth	r3, r3
 800519e:	b2db      	uxtb	r3, r3
 80051a0:	4618      	mov	r0, r3
 80051a2:	f7ff ff95 	bl	80050d0 <Custom_OLED_SPI_Tramsnit_Blocking>
		Custom_OLED_SPI_Tramsnit_Blocking(data[i] & 0xFF); //  8 
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	005b      	lsls	r3, r3, #1
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	4413      	add	r3, r2
 80051ae:	881b      	ldrh	r3, [r3, #0]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff ff8c 	bl	80050d0 <Custom_OLED_SPI_Tramsnit_Blocking>
	for (int i = 0; i < length; i++) {
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	3301      	adds	r3, #1
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d8e4      	bhi.n	8005190 <Custom_OLED_Write_Data+0x24>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 80051c6:	2201      	movs	r2, #1
 80051c8:	2104      	movs	r1, #4
 80051ca:	4804      	ldr	r0, [pc, #16]	; (80051dc <Custom_OLED_Write_Data+0x70>)
 80051cc:	f7ff ff63 	bl	8005096 <Custom_GPIO_Set>
}
 80051d0:	bf00      	nop
 80051d2:	3710      	adds	r7, #16
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40020000 	.word	0x40020000
 80051dc:	40020400 	.word	0x40020400

080051e0 <Custom_OLED_Set_Window>:
 * @param x1 GDDRAM  
 * @param y1 GDDRAM  
 * @param x2 GDDRAM  
 * @param y2 GDDRAM  
 */
static inline void Custom_OLED_Set_Window(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 80051e0:	b590      	push	{r4, r7, lr}
 80051e2:	b085      	sub	sp, #20
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	4604      	mov	r4, r0
 80051e8:	4608      	mov	r0, r1
 80051ea:	4611      	mov	r1, r2
 80051ec:	461a      	mov	r2, r3
 80051ee:	4623      	mov	r3, r4
 80051f0:	71fb      	strb	r3, [r7, #7]
 80051f2:	4603      	mov	r3, r0
 80051f4:	71bb      	strb	r3, [r7, #6]
 80051f6:	460b      	mov	r3, r1
 80051f8:	717b      	strb	r3, [r7, #5]
 80051fa:	4613      	mov	r3, r2
 80051fc:	713b      	strb	r3, [r7, #4]
	const uint8_t cmd[] = {
 80051fe:	2315      	movs	r3, #21
 8005200:	723b      	strb	r3, [r7, #8]
 8005202:	79fb      	ldrb	r3, [r7, #7]
 8005204:	727b      	strb	r3, [r7, #9]
 8005206:	797b      	ldrb	r3, [r7, #5]
 8005208:	72bb      	strb	r3, [r7, #10]
 800520a:	2375      	movs	r3, #117	; 0x75
 800520c:	72fb      	strb	r3, [r7, #11]
 800520e:	79bb      	ldrb	r3, [r7, #6]
 8005210:	733b      	strb	r3, [r7, #12]
 8005212:	793b      	ldrb	r3, [r7, #4]
 8005214:	737b      	strb	r3, [r7, #13]
		x1, x2,
		OLED_CMD_SETROW,
		y1, y2,
	};

	Custom_OLED_Write_Command(cmd, sizeof(cmd));
 8005216:	f107 0308 	add.w	r3, r7, #8
 800521a:	2106      	movs	r1, #6
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff ff77 	bl	8005110 <Custom_OLED_Write_Command>
}
 8005222:	bf00      	nop
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	bd90      	pop	{r4, r7, pc}

0800522a <Custom_OLED_Clear>:

void Custom_OLED_Clear() {
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
	uint16_t data = 0x0000;
 8005230:	2300      	movs	r3, #0
 8005232:	807b      	strh	r3, [r7, #2]

	Custom_OLED_Set_Window(0, 0, OLED_WIDTH - 1, OLED_HEIGHT - 1);
 8005234:	233f      	movs	r3, #63	; 0x3f
 8005236:	225f      	movs	r2, #95	; 0x5f
 8005238:	2100      	movs	r1, #0
 800523a:	2000      	movs	r0, #0
 800523c:	f7ff ffd0 	bl	80051e0 <Custom_OLED_Set_Window>

    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8005240:	2300      	movs	r3, #0
 8005242:	607b      	str	r3, [r7, #4]
 8005244:	e007      	b.n	8005256 <Custom_OLED_Clear+0x2c>
        Custom_OLED_Write_Data(&data, 1);
 8005246:	1cbb      	adds	r3, r7, #2
 8005248:	2101      	movs	r1, #1
 800524a:	4618      	mov	r0, r3
 800524c:	f7ff ff8e 	bl	800516c <Custom_OLED_Write_Data>
    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	3301      	adds	r3, #1
 8005254:	607b      	str	r3, [r7, #4]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800525c:	dbf3      	blt.n	8005246 <Custom_OLED_Clear+0x1c>
    }
}
 800525e:	bf00      	nop
 8005260:	bf00      	nop
 8005262:	3708      	adds	r7, #8
 8005264:	46bd      	mov	sp, r7
 8005266:	bd80      	pop	{r7, pc}

08005268 <Custom_OLED_Init>:

void Custom_OLED_Init() {
 8005268:	b5b0      	push	{r4, r5, r7, lr}
 800526a:	b08a      	sub	sp, #40	; 0x28
 800526c:	af00      	add	r7, sp, #0
	// SPI 
	LL_SPI_SetTransferDirection(OLED_SPI, LL_SPI_HALF_DUPLEX_TX);
 800526e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8005272:	480e      	ldr	r0, [pc, #56]	; (80052ac <Custom_OLED_Init+0x44>)
 8005274:	f7ff fec4 	bl	8005000 <LL_SPI_SetTransferDirection>
	LL_SPI_Enable(OLED_SPI);
 8005278:	480c      	ldr	r0, [pc, #48]	; (80052ac <Custom_OLED_Init+0x44>)
 800527a:	f7ff feb1 	bl	8004fe0 <LL_SPI_Enable>
	/*
	 *   SSD1331 OLED   .
	 *     , SSD1331  8 9       .
	 * https://github.com/adafruit/Adafruit-SSD1331-OLED-Driver-Library-for-Arduino
	 */
	const uint8_t init_cmd[] = {
 800527e:	4b0c      	ldr	r3, [pc, #48]	; (80052b0 <Custom_OLED_Init+0x48>)
 8005280:	463c      	mov	r4, r7
 8005282:	461d      	mov	r5, r3
 8005284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005288:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800528a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800528c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8005290:	6020      	str	r0, [r4, #0]
 8005292:	3404      	adds	r4, #4
 8005294:	7021      	strb	r1, [r4, #0]
		OLED_CMD_CONTRASTB, 0x50,
		OLED_CMD_CONTRASTC, 0x7D,
		OLED_CMD_DISPLAYON
	};

	Custom_OLED_Write_Command(init_cmd, sizeof(init_cmd));
 8005296:	463b      	mov	r3, r7
 8005298:	2125      	movs	r1, #37	; 0x25
 800529a:	4618      	mov	r0, r3
 800529c:	f7ff ff38 	bl	8005110 <Custom_OLED_Write_Command>
	Custom_OLED_Clear();
 80052a0:	f7ff ffc3 	bl	800522a <Custom_OLED_Clear>
}
 80052a4:	bf00      	nop
 80052a6:	3728      	adds	r7, #40	; 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bdb0      	pop	{r4, r5, r7, pc}
 80052ac:	40003800 	.word	0x40003800
 80052b0:	0800d33c 	.word	0x0800d33c

080052b4 <Custom_OLED_Putchar>:

int Custom_OLED_Putchar(char c, uint16_t color, uint8_t x, uint8_t y, uint8_t size) {
 80052b4:	b590      	push	{r4, r7, lr}
 80052b6:	b089      	sub	sp, #36	; 0x24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	4604      	mov	r4, r0
 80052bc:	4608      	mov	r0, r1
 80052be:	4611      	mov	r1, r2
 80052c0:	461a      	mov	r2, r3
 80052c2:	4623      	mov	r3, r4
 80052c4:	71fb      	strb	r3, [r7, #7]
 80052c6:	4603      	mov	r3, r0
 80052c8:	80bb      	strh	r3, [r7, #4]
 80052ca:	460b      	mov	r3, r1
 80052cc:	71bb      	strb	r3, [r7, #6]
 80052ce:	4613      	mov	r3, r2
 80052d0:	70fb      	strb	r3, [r7, #3]
	uint8_t xe = x + FONT_WIDTH * size - 1;
 80052d2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052d6:	461a      	mov	r2, r3
 80052d8:	0092      	lsls	r2, r2, #2
 80052da:	4413      	add	r3, r2
 80052dc:	b2da      	uxtb	r2, r3
 80052de:	79bb      	ldrb	r3, [r7, #6]
 80052e0:	4413      	add	r3, r2
 80052e2:	b2db      	uxtb	r3, r3
 80052e4:	3b01      	subs	r3, #1
 80052e6:	73fb      	strb	r3, [r7, #15]
	uint8_t ye = y + FONT_HEIGHT * size - 1;
 80052e8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	b2da      	uxtb	r2, r3
 80052f0:	78fb      	ldrb	r3, [r7, #3]
 80052f2:	4413      	add	r3, r2
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	3b01      	subs	r3, #1
 80052f8:	73bb      	strb	r3, [r7, #14]

	if (xe >= OLED_WIDTH || ye >= OLED_HEIGHT) {
 80052fa:	7bfb      	ldrb	r3, [r7, #15]
 80052fc:	2b5f      	cmp	r3, #95	; 0x5f
 80052fe:	d802      	bhi.n	8005306 <Custom_OLED_Putchar+0x52>
 8005300:	7bbb      	ldrb	r3, [r7, #14]
 8005302:	2b3f      	cmp	r3, #63	; 0x3f
 8005304:	d902      	bls.n	800530c <Custom_OLED_Putchar+0x58>
		// OLED     .
		return -1;
 8005306:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800530a:	e06a      	b.n	80053e2 <Custom_OLED_Putchar+0x12e>
	}
	// OLED GDDRAM    (x, y)  (xe, ye) .
	Custom_OLED_Set_Window(x, y, xe, ye);
 800530c:	7bbb      	ldrb	r3, [r7, #14]
 800530e:	7bfa      	ldrb	r2, [r7, #15]
 8005310:	78f9      	ldrb	r1, [r7, #3]
 8005312:	79b8      	ldrb	r0, [r7, #6]
 8005314:	f7ff ff64 	bl	80051e0 <Custom_OLED_Set_Window>

	const char *font = FONT[(int)c];
 8005318:	79fa      	ldrb	r2, [r7, #7]
 800531a:	4613      	mov	r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	4413      	add	r3, r2
 8005320:	4a32      	ldr	r2, [pc, #200]	; (80053ec <Custom_OLED_Putchar+0x138>)
 8005322:	4413      	add	r3, r2
 8005324:	60bb      	str	r3, [r7, #8]
	static uint16_t data[FONT_WIDTH * FONT_HEIGHT * 4];

	for (int i = 0; i < FONT_WIDTH; i++) {
 8005326:	2300      	movs	r3, #0
 8005328:	61fb      	str	r3, [r7, #28]
 800532a:	e048      	b.n	80053be <Custom_OLED_Putchar+0x10a>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 800532c:	2300      	movs	r3, #0
 800532e:	61bb      	str	r3, [r7, #24]
 8005330:	e03f      	b.n	80053b2 <Custom_OLED_Putchar+0xfe>
			for(int x = 0; x < size; x++){
 8005332:	2300      	movs	r3, #0
 8005334:	617b      	str	r3, [r7, #20]
 8005336:	e034      	b.n	80053a2 <Custom_OLED_Putchar+0xee>
				for(int y = 0; y < size; y++){
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]
 800533c:	e029      	b.n	8005392 <Custom_OLED_Putchar+0xde>
			    	data[FONT_HEIGHT * size * (i*size+ x) + j*size + y] = font[i] & (1 << j) ? color : 0x0000;
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	4413      	add	r3, r2
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	461a      	mov	r2, r3
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	fa42 f303 	asr.w	r3, r2, r3
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d001      	beq.n	800535a <Custom_OLED_Putchar+0xa6>
 8005356:	88b8      	ldrh	r0, [r7, #4]
 8005358:	e000      	b.n	800535c <Custom_OLED_Putchar+0xa8>
 800535a:	2000      	movs	r0, #0
 800535c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005360:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8005364:	69f9      	ldr	r1, [r7, #28]
 8005366:	fb02 f101 	mul.w	r1, r2, r1
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	440a      	add	r2, r1
 800536e:	fb02 f303 	mul.w	r3, r2, r3
 8005372:	00da      	lsls	r2, r3, #3
 8005374:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005378:	69b9      	ldr	r1, [r7, #24]
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	441a      	add	r2, r3
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	4413      	add	r3, r2
 8005384:	4a1a      	ldr	r2, [pc, #104]	; (80053f0 <Custom_OLED_Putchar+0x13c>)
 8005386:	4601      	mov	r1, r0
 8005388:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for(int y = 0; y < size; y++){
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	3301      	adds	r3, #1
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	429a      	cmp	r2, r3
 800539a:	dbd0      	blt.n	800533e <Custom_OLED_Putchar+0x8a>
			for(int x = 0; x < size; x++){
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	3301      	adds	r3, #1
 80053a0:	617b      	str	r3, [r7, #20]
 80053a2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	dbc5      	blt.n	8005338 <Custom_OLED_Putchar+0x84>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	3301      	adds	r3, #1
 80053b0:	61bb      	str	r3, [r7, #24]
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	2b07      	cmp	r3, #7
 80053b6:	ddbc      	ble.n	8005332 <Custom_OLED_Putchar+0x7e>
	for (int i = 0; i < FONT_WIDTH; i++) {
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	3301      	adds	r3, #1
 80053bc:	61fb      	str	r3, [r7, #28]
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	2b04      	cmp	r3, #4
 80053c2:	ddb3      	ble.n	800532c <Custom_OLED_Putchar+0x78>
			    }
			}
		}
	}

	Custom_OLED_Write_Data(data, sizeof(data) / sizeof(uint16_t) / 4 * size * size);
 80053c4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80053c8:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80053cc:	fb03 f202 	mul.w	r2, r3, r2
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	4619      	mov	r1, r3
 80053da:	4805      	ldr	r0, [pc, #20]	; (80053f0 <Custom_OLED_Putchar+0x13c>)
 80053dc:	f7ff fec6 	bl	800516c <Custom_OLED_Write_Data>
	return 0;
 80053e0:	2300      	movs	r3, #0
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3724      	adds	r7, #36	; 0x24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd90      	pop	{r4, r7, pc}
 80053ea:	bf00      	nop
 80053ec:	0800db6c 	.word	0x0800db6c
 80053f0:	200012cc 	.word	0x200012cc

080053f4 <Custom_OLED_Printf>:

void Custom_OLED_Printf(const char *format, ...) {
 80053f4:	b40f      	push	{r0, r1, r2, r3}
 80053f6:	b590      	push	{r4, r7, lr}
 80053f8:	f5ad 7d0b 	sub.w	sp, sp, #556	; 0x22c
 80053fc:	af02      	add	r7, sp, #8
	char buffer[OLED_BUFFER_SIZE];
	uint8_t posX = 0;
 80053fe:	2300      	movs	r3, #0
 8005400:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
	uint8_t posY = 0;
 8005404:	2300      	movs	r3, #0
 8005406:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
	
	/*
	 * printf     vsprintf   buffer     .
	 */
	va_list args;
	va_start(args, format);
 800540a:	f507 720d 	add.w	r2, r7, #564	; 0x234
 800540e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005412:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8005416:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, format, args);
 8005418:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800541c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8005420:	f107 0008 	add.w	r0, r7, #8
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	f8d7 1230 	ldr.w	r1, [r7, #560]	; 0x230
 800542a:	f005 fdc3 	bl	800afb4 <vsiprintf>
	va_end(args);

	/*
	 * Pierre de Starlit(P. J. Kim) OLED     .
	 */
	int cursor = 0;
 800542e:	2300      	movs	r3, #0
 8005430:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	uint16_t color = OLED_COLOR_WHITE;
 8005434:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005438:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
	uint8_t size = 1;
 800543c:	2301      	movs	r3, #1
 800543e:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215

	while (buffer[cursor]) {
 8005442:	e226      	b.n	8005892 <Custom_OLED_Printf+0x49e>

		//     
		if (buffer[cursor] == '/') {
 8005444:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005448:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 800544c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005450:	4413      	add	r3, r2
 8005452:	781b      	ldrb	r3, [r3, #0]
 8005454:	2b2f      	cmp	r3, #47	; 0x2f
 8005456:	f040 81f7 	bne.w	8005848 <Custom_OLED_Printf+0x454>
			char nextChar = buffer[cursor + 1];
 800545a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800545e:	3301      	adds	r3, #1
 8005460:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005464:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005468:	5cd3      	ldrb	r3, [r2, r3]
 800546a:	f887 320b 	strb.w	r3, [r7, #523]	; 0x20b

			if (nextChar == '/') {
 800546e:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8005472:	2b2f      	cmp	r3, #47	; 0x2f
 8005474:	d105      	bne.n	8005482 <Custom_OLED_Printf+0x8e>
				cursor += 1;
 8005476:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800547a:	3301      	adds	r3, #1
 800547c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 8005480:	e1e2      	b.n	8005848 <Custom_OLED_Printf+0x454>

			} else {
				switch (nextChar) {
 8005482:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 8005486:	3b23      	subs	r3, #35	; 0x23
 8005488:	2b56      	cmp	r3, #86	; 0x56
 800548a:	f200 81d7 	bhi.w	800583c <Custom_OLED_Printf+0x448>
 800548e:	a201      	add	r2, pc, #4	; (adr r2, 8005494 <Custom_OLED_Printf+0xa0>)
 8005490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005494:	080056ad 	.word	0x080056ad
 8005498:	0800583d 	.word	0x0800583d
 800549c:	0800583d 	.word	0x0800583d
 80054a0:	0800583d 	.word	0x0800583d
 80054a4:	0800583d 	.word	0x0800583d
 80054a8:	0800583d 	.word	0x0800583d
 80054ac:	0800583d 	.word	0x0800583d
 80054b0:	0800583d 	.word	0x0800583d
 80054b4:	0800583d 	.word	0x0800583d
 80054b8:	0800583d 	.word	0x0800583d
 80054bc:	0800583d 	.word	0x0800583d
 80054c0:	0800583d 	.word	0x0800583d
 80054c4:	0800583d 	.word	0x0800583d
 80054c8:	080055f1 	.word	0x080055f1
 80054cc:	080055f1 	.word	0x080055f1
 80054d0:	080055f1 	.word	0x080055f1
 80054d4:	080055f1 	.word	0x080055f1
 80054d8:	080055f1 	.word	0x080055f1
 80054dc:	080055f1 	.word	0x080055f1
 80054e0:	080055f1 	.word	0x080055f1
 80054e4:	0800583d 	.word	0x0800583d
 80054e8:	0800583d 	.word	0x0800583d
 80054ec:	0800583d 	.word	0x0800583d
 80054f0:	0800583d 	.word	0x0800583d
 80054f4:	0800583d 	.word	0x0800583d
 80054f8:	0800583d 	.word	0x0800583d
 80054fc:	0800583d 	.word	0x0800583d
 8005500:	0800583d 	.word	0x0800583d
 8005504:	0800583d 	.word	0x0800583d
 8005508:	0800583d 	.word	0x0800583d
 800550c:	0800569d 	.word	0x0800569d
 8005510:	0800583d 	.word	0x0800583d
 8005514:	0800583d 	.word	0x0800583d
 8005518:	0800583d 	.word	0x0800583d
 800551c:	0800583d 	.word	0x0800583d
 8005520:	0800583d 	.word	0x0800583d
 8005524:	0800583d 	.word	0x0800583d
 8005528:	0800583d 	.word	0x0800583d
 800552c:	0800583d 	.word	0x0800583d
 8005530:	0800583d 	.word	0x0800583d
 8005534:	0800568b 	.word	0x0800568b
 8005538:	0800583d 	.word	0x0800583d
 800553c:	0800583d 	.word	0x0800583d
 8005540:	0800583d 	.word	0x0800583d
 8005544:	0800583d 	.word	0x0800583d
 8005548:	0800583d 	.word	0x0800583d
 800554c:	0800583d 	.word	0x0800583d
 8005550:	0800583d 	.word	0x0800583d
 8005554:	0800583d 	.word	0x0800583d
 8005558:	0800583d 	.word	0x0800583d
 800555c:	0800583d 	.word	0x0800583d
 8005560:	0800583d 	.word	0x0800583d
 8005564:	0800583d 	.word	0x0800583d
 8005568:	0800583d 	.word	0x0800583d
 800556c:	0800583d 	.word	0x0800583d
 8005570:	0800583d 	.word	0x0800583d
 8005574:	0800583d 	.word	0x0800583d
 8005578:	0800583d 	.word	0x0800583d
 800557c:	0800583d 	.word	0x0800583d
 8005580:	0800583d 	.word	0x0800583d
 8005584:	0800583d 	.word	0x0800583d
 8005588:	0800583d 	.word	0x0800583d
 800558c:	080056a5 	.word	0x080056a5
 8005590:	08005629 	.word	0x08005629
 8005594:	0800563b 	.word	0x0800563b
 8005598:	0800583d 	.word	0x0800583d
 800559c:	0800583d 	.word	0x0800583d
 80055a0:	0800583d 	.word	0x0800583d
 80055a4:	0800561f 	.word	0x0800561f
 80055a8:	0800583d 	.word	0x0800583d
 80055ac:	0800583d 	.word	0x0800583d
 80055b0:	0800583d 	.word	0x0800583d
 80055b4:	08005695 	.word	0x08005695
 80055b8:	08005659 	.word	0x08005659
 80055bc:	08005645 	.word	0x08005645
 80055c0:	0800583d 	.word	0x0800583d
 80055c4:	0800564f 	.word	0x0800564f
 80055c8:	08005681 	.word	0x08005681
 80055cc:	0800583d 	.word	0x0800583d
 80055d0:	08005615 	.word	0x08005615
 80055d4:	0800566d 	.word	0x0800566d
 80055d8:	08005663 	.word	0x08005663
 80055dc:	0800583d 	.word	0x0800583d
 80055e0:	08005677 	.word	0x08005677
 80055e4:	0800560b 	.word	0x0800560b
 80055e8:	0800583d 	.word	0x0800583d
 80055ec:	08005631 	.word	0x08005631
				//      
				case '0': case '1': case '2': case '3': case '4': case '5': case '6':
					posX = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
					posY = (FONT_HEIGHT + 1) * (nextChar - '0'); // FONT_HEIGHT + 1  ,       .
 80055f6:	f897 320b 	ldrb.w	r3, [r7, #523]	; 0x20b
 80055fa:	3b30      	subs	r3, #48	; 0x30
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	461a      	mov	r2, r3
 8005600:	00d2      	lsls	r2, r2, #3
 8005602:	4413      	add	r3, r2
 8005604:	f887 321e 	strb.w	r3, [r7, #542]	; 0x21e
					break;
 8005608:	e118      	b.n	800583c <Custom_OLED_Printf+0x448>
				//    
				case 'w': color = OLED_COLOR_WHITE;   break;
 800560a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800560e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005612:	e113      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'r': color = OLED_COLOR_RED;     break;
 8005614:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8005618:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800561c:	e10e      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'g': color = OLED_COLOR_GREEN;   break;
 800561e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8005622:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005626:	e109      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'b': color = OLED_COLOR_BLUE;    break;
 8005628:	231f      	movs	r3, #31
 800562a:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800562e:	e105      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'y': color = OLED_COLOR_YELLOW;  break;
 8005630:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8005634:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005638:	e100      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'c': color = OLED_COLOR_CYAN;    break;
 800563a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800563e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005642:	e0fb      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'm': color = OLED_COLOR_MAGENTA; break;
 8005644:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8005648:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800564c:	e0f6      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'o': color = OLED_COLOR_ORANGE;  break;
 800564e:	f64f 33e0 	movw	r3, #64480	; 0xfbe0
 8005652:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005656:	e0f1      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'l': color = OLED_COLOR_LIME;    break;
 8005658:	f647 73e0 	movw	r3, #32736	; 0x7fe0
 800565c:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005660:	e0ec      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 't': color = OLED_COLOR_MINT;    break;
 8005662:	f240 73ef 	movw	r3, #2031	; 0x7ef
 8005666:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800566a:	e0e7      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 's': color = OLED_COLOR_SEA;     break;
 800566c:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005670:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005674:	e0e2      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'v': color = OLED_COLOR_VIOLET;  break;
 8005676:	f647 031f 	movw	r3, #30751	; 0x781f
 800567a:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800567e:	e0dd      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'p': color = OLED_COLOR_ROSE;    break;
 8005680:	f64f 030f 	movw	r3, #63503	; 0xf80f
 8005684:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005688:	e0d8      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'K': color = OLED_COLOR_GRAY;    break;
 800568a:	f647 33ef 	movw	r3, #31727	; 0x7bef
 800568e:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 8005692:	e0d3      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'k': color = OLED_COLOR_BLACK;   break;
 8005694:	2300      	movs	r3, #0
 8005696:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216
 800569a:	e0cf      	b.n	800583c <Custom_OLED_Printf+0x448>
				// TODO:    
				case 'A': size = 2;                   break;
 800569c:	2302      	movs	r3, #2
 800569e:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 80056a2:	e0cb      	b.n	800583c <Custom_OLED_Printf+0x448>
				case 'a': size = 1;                   break;
 80056a4:	2301      	movs	r3, #1
 80056a6:	f887 3215 	strb.w	r3, [r7, #533]	; 0x215
 80056aa:	e0c7      	b.n	800583c <Custom_OLED_Printf+0x448>
				case '#':
                    {
                        uint32_t colordata = 0;
 80056ac:	2300      	movs	r3, #0
 80056ae:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 80056b2:	2300      	movs	r3, #0
 80056b4:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 80056b8:	e099      	b.n	80057ee <Custom_OLED_Printf+0x3fa>
                            if(buffer[cursor + i + 2] >= 'A' && buffer[cursor + i + 2] <= 'F'){
 80056ba:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80056be:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80056c2:	4413      	add	r3, r2
 80056c4:	3302      	adds	r3, #2
 80056c6:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80056ca:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80056ce:	5cd3      	ldrb	r3, [r2, r3]
 80056d0:	2b40      	cmp	r3, #64	; 0x40
 80056d2:	d924      	bls.n	800571e <Custom_OLED_Printf+0x32a>
 80056d4:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80056d8:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80056dc:	4413      	add	r3, r2
 80056de:	3302      	adds	r3, #2
 80056e0:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80056e4:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80056e8:	5cd3      	ldrb	r3, [r2, r3]
 80056ea:	2b46      	cmp	r3, #70	; 0x46
 80056ec:	d817      	bhi.n	800571e <Custom_OLED_Printf+0x32a>
                            	colordata *= 16;
 80056ee:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80056f2:	011b      	lsls	r3, r3, #4
 80056f4:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'A' + 10;
 80056f8:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80056fc:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005700:	4413      	add	r3, r2
 8005702:	3302      	adds	r3, #2
 8005704:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005708:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800570c:	5cd3      	ldrb	r3, [r2, r3]
 800570e:	461a      	mov	r2, r3
 8005710:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005714:	4413      	add	r3, r2
 8005716:	3b37      	subs	r3, #55	; 0x37
 8005718:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800571c:	e062      	b.n	80057e4 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= 'a' && buffer[cursor + i + 2] <= 'f'){
 800571e:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005722:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005726:	4413      	add	r3, r2
 8005728:	3302      	adds	r3, #2
 800572a:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800572e:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005732:	5cd3      	ldrb	r3, [r2, r3]
 8005734:	2b60      	cmp	r3, #96	; 0x60
 8005736:	d924      	bls.n	8005782 <Custom_OLED_Printf+0x38e>
 8005738:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 800573c:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005740:	4413      	add	r3, r2
 8005742:	3302      	adds	r3, #2
 8005744:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005748:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 800574c:	5cd3      	ldrb	r3, [r2, r3]
 800574e:	2b66      	cmp	r3, #102	; 0x66
 8005750:	d817      	bhi.n	8005782 <Custom_OLED_Printf+0x38e>
                            	colordata *= 16;
 8005752:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005756:	011b      	lsls	r3, r3, #4
 8005758:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - 'a' + 10;
 800575c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005760:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8005764:	4413      	add	r3, r2
 8005766:	3302      	adds	r3, #2
 8005768:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800576c:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005770:	5cd3      	ldrb	r3, [r2, r3]
 8005772:	461a      	mov	r2, r3
 8005774:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005778:	4413      	add	r3, r2
 800577a:	3b57      	subs	r3, #87	; 0x57
 800577c:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8005780:	e030      	b.n	80057e4 <Custom_OLED_Printf+0x3f0>
                            }
                            else if(buffer[cursor + i + 2] >= '0' && buffer[cursor + i + 2] <= '9'){
 8005782:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 8005786:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800578a:	4413      	add	r3, r2
 800578c:	3302      	adds	r3, #2
 800578e:	f507 7208 	add.w	r2, r7, #544	; 0x220
 8005792:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 8005796:	5cd3      	ldrb	r3, [r2, r3]
 8005798:	2b2f      	cmp	r3, #47	; 0x2f
 800579a:	d923      	bls.n	80057e4 <Custom_OLED_Printf+0x3f0>
 800579c:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80057a0:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80057a4:	4413      	add	r3, r2
 80057a6:	3302      	adds	r3, #2
 80057a8:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80057ac:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80057b0:	5cd3      	ldrb	r3, [r2, r3]
 80057b2:	2b39      	cmp	r3, #57	; 0x39
 80057b4:	d816      	bhi.n	80057e4 <Custom_OLED_Printf+0x3f0>
                            	colordata *= 16;
 80057b6:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80057ba:	011b      	lsls	r3, r3, #4
 80057bc:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                            	colordata += buffer[cursor + i + 2] - '0';
 80057c0:	f8d7 2218 	ldr.w	r2, [r7, #536]	; 0x218
 80057c4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80057c8:	4413      	add	r3, r2
 80057ca:	3302      	adds	r3, #2
 80057cc:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80057d0:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80057d4:	5cd3      	ldrb	r3, [r2, r3]
 80057d6:	461a      	mov	r2, r3
 80057d8:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80057dc:	4413      	add	r3, r2
 80057de:	3b30      	subs	r3, #48	; 0x30
 80057e0:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                        for(uint32_t i = 0; i < 6; i++){
 80057e4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80057e8:	3301      	adds	r3, #1
 80057ea:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 80057ee:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80057f2:	2b05      	cmp	r3, #5
 80057f4:	f67f af61 	bls.w	80056ba <Custom_OLED_Printf+0x2c6>
                            }
                        }
                        color = ((colordata >> 8) & 0xF800) | ((colordata >> 5) & 0x07F0) | ((colordata >> 3) & 0x001F);
 80057f8:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 80057fc:	0a1b      	lsrs	r3, r3, #8
 80057fe:	b29b      	uxth	r3, r3
 8005800:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005804:	f023 0307 	bic.w	r3, r3, #7
 8005808:	b29a      	uxth	r2, r3
 800580a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800580e:	095b      	lsrs	r3, r3, #5
 8005810:	b29b      	uxth	r3, r3
 8005812:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005816:	b29b      	uxth	r3, r3
 8005818:	4313      	orrs	r3, r2
 800581a:	b29a      	uxth	r2, r3
 800581c:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8005820:	08db      	lsrs	r3, r3, #3
 8005822:	b29b      	uxth	r3, r3
 8005824:	f003 031f 	and.w	r3, r3, #31
 8005828:	b29b      	uxth	r3, r3
 800582a:	4313      	orrs	r3, r2
 800582c:	f8a7 3216 	strh.w	r3, [r7, #534]	; 0x216

                    }
                cursor += 6;
 8005830:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005834:	3306      	adds	r3, #6
 8005836:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
                break;
 800583a:	bf00      	nop
				}

				cursor += 2;
 800583c:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005840:	3302      	adds	r3, #2
 8005842:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
				continue;
 8005846:	e024      	b.n	8005892 <Custom_OLED_Printf+0x49e>
			}
		}

		Custom_OLED_Putchar(buffer[cursor], color, posX, posY, size); //   .
 8005848:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800584c:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 8005850:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 8005854:	4413      	add	r3, r2
 8005856:	7818      	ldrb	r0, [r3, #0]
 8005858:	f897 421e 	ldrb.w	r4, [r7, #542]	; 0x21e
 800585c:	f897 221f 	ldrb.w	r2, [r7, #543]	; 0x21f
 8005860:	f8b7 1216 	ldrh.w	r1, [r7, #534]	; 0x216
 8005864:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	4623      	mov	r3, r4
 800586c:	f7ff fd22 	bl	80052b4 <Custom_OLED_Putchar>
		posX += (FONT_WIDTH + 1) * size; // FONT_WIDTH + 1  ,       .
 8005870:	f897 3215 	ldrb.w	r3, [r7, #533]	; 0x215
 8005874:	461a      	mov	r2, r3
 8005876:	0052      	lsls	r2, r2, #1
 8005878:	4413      	add	r3, r2
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	b2da      	uxtb	r2, r3
 800587e:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 8005882:	4413      	add	r3, r2
 8005884:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
		cursor++;
 8005888:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800588c:	3301      	adds	r3, #1
 800588e:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	while (buffer[cursor]) {
 8005892:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8005896:	f5a3 7206 	sub.w	r2, r3, #536	; 0x218
 800589a:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800589e:	4413      	add	r3, r2
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	f47f adce 	bne.w	8005444 <Custom_OLED_Printf+0x50>
	}
}
 80058a8:	bf00      	nop
 80058aa:	bf00      	nop
 80058ac:	f507 7709 	add.w	r7, r7, #548	; 0x224
 80058b0:	46bd      	mov	sp, r7
 80058b2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80058b6:	b004      	add	sp, #16
 80058b8:	4770      	bx	lr
 80058ba:	bf00      	nop

080058bc <LL_GPIO_ReadInputPort>:
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <Custom_Delay_Get_SysTick>:
}

/**
 * @brief SysTick     .
 */
__STATIC_INLINE uint32_t Custom_Delay_Get_SysTick() {
 80058d4:	b480      	push	{r7}
 80058d6:	af00      	add	r7, sp, #0
	return uwTick;
 80058d8:	4b03      	ldr	r3, [pc, #12]	; (80058e8 <Custom_Delay_Get_SysTick+0x14>)
 80058da:	681b      	ldr	r3, [r3, #0]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	200002a4 	.word	0x200002a4

080058ec <Custom_Switch_Init_ButtonState>:
	uint32_t prevTick;
	uint8_t state;
} ButtonState_t;

static void Custom_Switch_Init_ButtonState(ButtonState_t *State,
		GPIO_TypeDef *GPIOx, uint32_t PinMask) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
	State->port = GPIOx;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	68ba      	ldr	r2, [r7, #8]
 80058fc:	601a      	str	r2, [r3, #0]
	State->pinMask = PinMask;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	605a      	str	r2, [r3, #4]
	State->timer = 0;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	609a      	str	r2, [r3, #8]
	State->prevTick = Custom_Delay_Get_SysTick();
 800590a:	f7ff ffe3 	bl	80058d4 <Custom_Delay_Get_SysTick>
 800590e:	4602      	mov	r2, r0
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	60da      	str	r2, [r3, #12]
	State->state = LONG_OFF;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2201      	movs	r2, #1
 8005918:	741a      	strb	r2, [r3, #16]
}
 800591a:	bf00      	nop
 800591c:	3710      	adds	r7, #16
 800591e:	46bd      	mov	sp, r7
 8005920:	bd80      	pop	{r7, pc}
	...

08005924 <Custom_Switch_State_Machine>:

static uint8_t Custom_Switch_State_Machine(ButtonState_t *State) {
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
	 *   State        state machine .
	 *  1ms    OLED          
	 * 1ms         .
	 *                  .
	 */
	bool currentPushed = !(LL_GPIO_ReadInputPort(State->port) & State->pinMask);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4618      	mov	r0, r3
 8005932:	f7ff ffc3 	bl	80058bc <LL_GPIO_ReadInputPort>
 8005936:	4602      	mov	r2, r0
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	4013      	ands	r3, r2
 800593e:	2b00      	cmp	r3, #0
 8005940:	bf0c      	ite	eq
 8005942:	2301      	moveq	r3, #1
 8005944:	2300      	movne	r3, #0
 8005946:	73bb      	strb	r3, [r7, #14]
	bool pushEvent = false;
 8005948:	2300      	movs	r3, #0
 800594a:	73fb      	strb	r3, [r7, #15]

	uint32_t currTick = Custom_Delay_Get_SysTick();
 800594c:	f7ff ffc2 	bl	80058d4 <Custom_Delay_Get_SysTick>
 8005950:	60b8      	str	r0, [r7, #8]

	switch (State->state) {
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	7c1b      	ldrb	r3, [r3, #16]
 8005956:	3b01      	subs	r3, #1
 8005958:	2b07      	cmp	r3, #7
 800595a:	d873      	bhi.n	8005a44 <Custom_Switch_State_Machine+0x120>
 800595c:	a201      	add	r2, pc, #4	; (adr r2, 8005964 <Custom_Switch_State_Machine+0x40>)
 800595e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005962:	bf00      	nop
 8005964:	08005985 	.word	0x08005985
 8005968:	08005999 	.word	0x08005999
 800596c:	08005a45 	.word	0x08005a45
 8005970:	080059cf 	.word	0x080059cf
 8005974:	08005a45 	.word	0x08005a45
 8005978:	08005a45 	.word	0x08005a45
 800597c:	08005a45 	.word	0x08005a45
 8005980:	08005a19 	.word	0x08005a19

		case LONG_OFF:
			if (currentPushed) {
 8005984:	7bbb      	ldrb	r3, [r7, #14]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d05b      	beq.n	8005a42 <Custom_Switch_State_Machine+0x11e>
				State->state = SHORT_ON;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2202      	movs	r2, #2
 800598e:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2250      	movs	r2, #80	; 0x50
 8005994:	609a      	str	r2, [r3, #8]
			}
			break;
 8005996:	e054      	b.n	8005a42 <Custom_Switch_State_Machine+0x11e>

		case SHORT_ON:
			if (State->timer <= currTick - State->prevTick) {
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	689a      	ldr	r2, [r3, #8]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	68b9      	ldr	r1, [r7, #8]
 80059a2:	1acb      	subs	r3, r1, r3
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d808      	bhi.n	80059ba <Custom_Switch_State_Machine+0x96>
				pushEvent = true;
 80059a8:	2301      	movs	r3, #1
 80059aa:	73fb      	strb	r3, [r7, #15]
				State->state = LONG_ON;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2204      	movs	r2, #4
 80059b0:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_LONG;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80059b8:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	689a      	ldr	r2, [r3, #8]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68d9      	ldr	r1, [r3, #12]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	1acb      	subs	r3, r1, r3
 80059c6:	441a      	add	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	609a      	str	r2, [r3, #8]
			break;
 80059cc:	e03a      	b.n	8005a44 <Custom_Switch_State_Machine+0x120>

		case LONG_ON:
			if (!currentPushed) {
 80059ce:	7bbb      	ldrb	r3, [r7, #14]
 80059d0:	f083 0301 	eor.w	r3, r3, #1
 80059d4:	b2db      	uxtb	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d006      	beq.n	80059e8 <Custom_Switch_State_Machine+0xc4>
				State->state = SHORT_OFF;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2208      	movs	r2, #8
 80059de:	741a      	strb	r2, [r3, #16]
				State->timer = TIME_SHROT;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2250      	movs	r2, #80	; 0x50
 80059e4:	609a      	str	r2, [r3, #8]
				break;
 80059e6:	e02d      	b.n	8005a44 <Custom_Switch_State_Machine+0x120>
			}
			if (State->timer <= currTick - State->prevTick) {
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	68b9      	ldr	r1, [r7, #8]
 80059f2:	1acb      	subs	r3, r1, r3
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d805      	bhi.n	8005a04 <Custom_Switch_State_Machine+0xe0>
				pushEvent = true;
 80059f8:	2301      	movs	r3, #1
 80059fa:	73fb      	strb	r3, [r7, #15]
				State->timer = TIME_LONG;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005a02:	609a      	str	r2, [r3, #8]
			}
			State->timer -= currTick - State->prevTick;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	689a      	ldr	r2, [r3, #8]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	68d9      	ldr	r1, [r3, #12]
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	1acb      	subs	r3, r1, r3
 8005a10:	441a      	add	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	609a      	str	r2, [r3, #8]
			break;
 8005a16:	e015      	b.n	8005a44 <Custom_Switch_State_Machine+0x120>

		case SHORT_OFF:
			if (State->timer <= currTick - State->prevTick) {
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689a      	ldr	r2, [r3, #8]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	68b9      	ldr	r1, [r7, #8]
 8005a22:	1acb      	subs	r3, r1, r3
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d802      	bhi.n	8005a2e <Custom_Switch_State_Machine+0x10a>
				State->state = LONG_OFF;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2201      	movs	r2, #1
 8005a2c:	741a      	strb	r2, [r3, #16]
			}
			State->timer -= currTick - State->prevTick;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	689a      	ldr	r2, [r3, #8]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	68d9      	ldr	r1, [r3, #12]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	1acb      	subs	r3, r1, r3
 8005a3a:	441a      	add	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	609a      	str	r2, [r3, #8]
			break;
 8005a40:	e000      	b.n	8005a44 <Custom_Switch_State_Machine+0x120>
			break;
 8005a42:	bf00      	nop
	}

	//          prevTick .
	State->prevTick = currTick;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68ba      	ldr	r2, [r7, #8]
 8005a48:	60da      	str	r2, [r3, #12]

	return pushEvent;
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <Custom_Switch_Read>:

uint8_t Custom_Switch_Read(void) {
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
	 *  C       .      .
	 *       if     .         .
	 */
	static bool isInitialized = false;
	static ButtonState_t sw1, sw2, sw3;
	if (!isInitialized) {
 8005a5a:	4b59      	ldr	r3, [pc, #356]	; (8005bc0 <Custom_Switch_Read+0x16c>)
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	f083 0301 	eor.w	r3, r3, #1
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d014      	beq.n	8005a92 <Custom_Switch_Read+0x3e>
		isInitialized = true;
 8005a68:	4b55      	ldr	r3, [pc, #340]	; (8005bc0 <Custom_Switch_Read+0x16c>)
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	701a      	strb	r2, [r3, #0]
		Custom_Switch_Init_ButtonState(&sw1, SW1_PORT, SW1_PIN);
 8005a6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a72:	4954      	ldr	r1, [pc, #336]	; (8005bc4 <Custom_Switch_Read+0x170>)
 8005a74:	4854      	ldr	r0, [pc, #336]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005a76:	f7ff ff39 	bl	80058ec <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw2, SW2_PORT, SW2_PIN);
 8005a7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a7e:	4951      	ldr	r1, [pc, #324]	; (8005bc4 <Custom_Switch_Read+0x170>)
 8005a80:	4852      	ldr	r0, [pc, #328]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005a82:	f7ff ff33 	bl	80058ec <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw3, SW3_PORT, SW3_PIN);
 8005a86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a8a:	494e      	ldr	r1, [pc, #312]	; (8005bc4 <Custom_Switch_Read+0x170>)
 8005a8c:	4850      	ldr	r0, [pc, #320]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005a8e:	f7ff ff2d 	bl	80058ec <Custom_Switch_Init_ButtonState>
	}

	uint8_t sw1PushEvent = Custom_Switch_State_Machine(&sw1);
 8005a92:	484d      	ldr	r0, [pc, #308]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005a94:	f7ff ff46 	bl	8005924 <Custom_Switch_State_Machine>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	71fb      	strb	r3, [r7, #7]
	uint8_t sw2PushEvent = Custom_Switch_State_Machine(&sw2);
 8005a9c:	484b      	ldr	r0, [pc, #300]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005a9e:	f7ff ff41 	bl	8005924 <Custom_Switch_State_Machine>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	71bb      	strb	r3, [r7, #6]
	uint8_t sw3PushEvent = Custom_Switch_State_Machine(&sw3);
 8005aa6:	484a      	ldr	r0, [pc, #296]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005aa8:	f7ff ff3c 	bl	8005924 <Custom_Switch_State_Machine>
 8005aac:	4603      	mov	r3, r0
 8005aae:	717b      	strb	r3, [r7, #5]

	/*
	 *       ,        Short-On        .
	 */
	if(sw1PushEvent) {
 8005ab0:	79fb      	ldrb	r3, [r7, #7]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d020      	beq.n	8005af8 <Custom_Switch_Read+0xa4>
		if (sw2.state & SHORT_ON){
 8005ab6:	4b45      	ldr	r3, [pc, #276]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005ab8:	7c1b      	ldrb	r3, [r3, #16]
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d009      	beq.n	8005ad6 <Custom_Switch_Read+0x82>
			sw2PushEvent = true;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw1.state;
 8005ac6:	4b40      	ldr	r3, [pc, #256]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005ac8:	7c1a      	ldrb	r2, [r3, #16]
 8005aca:	4b40      	ldr	r3, [pc, #256]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005acc:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw1.timer;
 8005ace:	4b3e      	ldr	r3, [pc, #248]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	4a3e      	ldr	r2, [pc, #248]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005ad4:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 8005ad6:	4b3e      	ldr	r3, [pc, #248]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005ad8:	7c1b      	ldrb	r3, [r3, #16]
 8005ada:	f003 0302 	and.w	r3, r3, #2
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d051      	beq.n	8005b86 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	717b      	strb	r3, [r7, #5]
			sw3.state = sw1.state;
 8005ae6:	4b38      	ldr	r3, [pc, #224]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005ae8:	7c1a      	ldrb	r2, [r3, #16]
 8005aea:	4b39      	ldr	r3, [pc, #228]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005aec:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw1.timer;
 8005aee:	4b36      	ldr	r3, [pc, #216]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	4a37      	ldr	r2, [pc, #220]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005af4:	6093      	str	r3, [r2, #8]
 8005af6:	e046      	b.n	8005b86 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw2PushEvent) {
 8005af8:	79bb      	ldrb	r3, [r7, #6]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d020      	beq.n	8005b40 <Custom_Switch_Read+0xec>
		if (sw1.state & SHORT_ON){
 8005afe:	4b32      	ldr	r3, [pc, #200]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b00:	7c1b      	ldrb	r3, [r3, #16]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d009      	beq.n	8005b1e <Custom_Switch_Read+0xca>
			sw1PushEvent = true;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw2.state;
 8005b0e:	4b2f      	ldr	r3, [pc, #188]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b10:	7c1a      	ldrb	r2, [r3, #16]
 8005b12:	4b2d      	ldr	r3, [pc, #180]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b14:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw2.timer;
 8005b16:	4b2d      	ldr	r3, [pc, #180]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	4a2b      	ldr	r2, [pc, #172]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b1c:	6093      	str	r3, [r2, #8]
		}
		if (sw3.state & SHORT_ON) {
 8005b1e:	4b2c      	ldr	r3, [pc, #176]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b20:	7c1b      	ldrb	r3, [r3, #16]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d02d      	beq.n	8005b86 <Custom_Switch_Read+0x132>
			sw3PushEvent = true;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	717b      	strb	r3, [r7, #5]
			sw3.state = sw2.state;
 8005b2e:	4b27      	ldr	r3, [pc, #156]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b30:	7c1a      	ldrb	r2, [r3, #16]
 8005b32:	4b27      	ldr	r3, [pc, #156]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b34:	741a      	strb	r2, [r3, #16]
			sw3.timer = sw2.timer;
 8005b36:	4b25      	ldr	r3, [pc, #148]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	4a25      	ldr	r2, [pc, #148]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b3c:	6093      	str	r3, [r2, #8]
 8005b3e:	e022      	b.n	8005b86 <Custom_Switch_Read+0x132>
		}
	}
	else if(sw3PushEvent) {
 8005b40:	797b      	ldrb	r3, [r7, #5]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d01f      	beq.n	8005b86 <Custom_Switch_Read+0x132>
		if (sw1.state & SHORT_ON){
 8005b46:	4b20      	ldr	r3, [pc, #128]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b48:	7c1b      	ldrb	r3, [r3, #16]
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d009      	beq.n	8005b66 <Custom_Switch_Read+0x112>
			sw1PushEvent = true;
 8005b52:	2301      	movs	r3, #1
 8005b54:	71fb      	strb	r3, [r7, #7]
			sw1.state = sw3.state;
 8005b56:	4b1e      	ldr	r3, [pc, #120]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b58:	7c1a      	ldrb	r2, [r3, #16]
 8005b5a:	4b1b      	ldr	r3, [pc, #108]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b5c:	741a      	strb	r2, [r3, #16]
			sw1.timer = sw3.timer;
 8005b5e:	4b1c      	ldr	r3, [pc, #112]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	4a19      	ldr	r2, [pc, #100]	; (8005bc8 <Custom_Switch_Read+0x174>)
 8005b64:	6093      	str	r3, [r2, #8]
		}
		if (sw2.state & SHORT_ON) {
 8005b66:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b68:	7c1b      	ldrb	r3, [r3, #16]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d009      	beq.n	8005b86 <Custom_Switch_Read+0x132>
			sw2PushEvent = true;
 8005b72:	2301      	movs	r3, #1
 8005b74:	71bb      	strb	r3, [r7, #6]
			sw2.state = sw3.state;
 8005b76:	4b16      	ldr	r3, [pc, #88]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b78:	7c1a      	ldrb	r2, [r3, #16]
 8005b7a:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b7c:	741a      	strb	r2, [r3, #16]
			sw2.timer = sw3.timer;
 8005b7e:	4b14      	ldr	r3, [pc, #80]	; (8005bd0 <Custom_Switch_Read+0x17c>)
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	4a12      	ldr	r2, [pc, #72]	; (8005bcc <Custom_Switch_Read+0x178>)
 8005b84:	6093      	str	r3, [r2, #8]
		}
	}


	uint8_t buttonPushEvent = 0;
 8005b86:	2300      	movs	r3, #0
 8005b88:	713b      	strb	r3, [r7, #4]
	if (sw1PushEvent) buttonPushEvent |= CUSTOM_SW_1;
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d003      	beq.n	8005b98 <Custom_Switch_Read+0x144>
 8005b90:	793b      	ldrb	r3, [r7, #4]
 8005b92:	f043 0301 	orr.w	r3, r3, #1
 8005b96:	713b      	strb	r3, [r7, #4]
	if (sw2PushEvent) buttonPushEvent |= CUSTOM_SW_2;
 8005b98:	79bb      	ldrb	r3, [r7, #6]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d003      	beq.n	8005ba6 <Custom_Switch_Read+0x152>
 8005b9e:	793b      	ldrb	r3, [r7, #4]
 8005ba0:	f043 0302 	orr.w	r3, r3, #2
 8005ba4:	713b      	strb	r3, [r7, #4]
	if (sw3PushEvent) buttonPushEvent |= CUSTOM_SW_3;
 8005ba6:	797b      	ldrb	r3, [r7, #5]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d003      	beq.n	8005bb4 <Custom_Switch_Read+0x160>
 8005bac:	793b      	ldrb	r3, [r7, #4]
 8005bae:	f043 0304 	orr.w	r3, r3, #4
 8005bb2:	713b      	strb	r3, [r7, #4]

	return buttonPushEvent;
 8005bb4:	793b      	ldrb	r3, [r7, #4]
}
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	3708      	adds	r7, #8
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bd80      	pop	{r7, pc}
 8005bbe:	bf00      	nop
 8005bc0:	2000140c 	.word	0x2000140c
 8005bc4:	40020800 	.word	0x40020800
 8005bc8:	20001410 	.word	0x20001410
 8005bcc:	20001424 	.word	0x20001424
 8005bd0:	20001438 	.word	0x20001438

08005bd4 <Print_Drive_Data>:


#include "header_init.h"


void Print_Drive_Data() {
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
	uint32_t i = 1;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	60fb      	str	r3, [r7, #12]
	uint8_t sw = 0;
 8005bde:	2300      	movs	r3, #0
 8005be0:	717b      	strb	r3, [r7, #5]
	uint16_t markCnt_L = 0;
 8005be2:	2300      	movs	r3, #0
 8005be4:	817b      	strh	r3, [r7, #10]
	uint16_t markCnt_R = 0;
 8005be6:	2300      	movs	r3, #0
 8005be8:	813b      	strh	r3, [r7, #8]
	uint16_t crossCnt = 0;
 8005bea:	2300      	movs	r3, #0
 8005bec:	80fb      	strh	r3, [r7, #6]

	//   
	for (i = 1; driveData[i].markState != MARK_NONE; i += 1) {
 8005bee:	2301      	movs	r3, #1
 8005bf0:	60fb      	str	r3, [r7, #12]
 8005bf2:	e04a      	b.n	8005c8a <Print_Drive_Data+0xb6>

		//    
		if (driveData[i].markState == MARK_CURVE_L) {
 8005bf4:	497e      	ldr	r1, [pc, #504]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	005b      	lsls	r3, r3, #1
 8005bfc:	4413      	add	r3, r2
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	440b      	add	r3, r1
 8005c02:	3308      	adds	r3, #8
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	2b03      	cmp	r3, #3
 8005c08:	d103      	bne.n	8005c12 <Print_Drive_Data+0x3e>

			markCnt_L += 1;
 8005c0a:	897b      	ldrh	r3, [r7, #10]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	817b      	strh	r3, [r7, #10]
 8005c10:	e038      	b.n	8005c84 <Print_Drive_Data+0xb0>
		}

		//    
		else if (driveData[i].markState == MARK_CURVE_R) {
 8005c12:	4977      	ldr	r1, [pc, #476]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4613      	mov	r3, r2
 8005c18:	005b      	lsls	r3, r3, #1
 8005c1a:	4413      	add	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	440b      	add	r3, r1
 8005c20:	3308      	adds	r3, #8
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d103      	bne.n	8005c30 <Print_Drive_Data+0x5c>

			markCnt_R += 1;
 8005c28:	893b      	ldrh	r3, [r7, #8]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	813b      	strh	r3, [r7, #8]
 8005c2e:	e029      	b.n	8005c84 <Print_Drive_Data+0xb0>
		}

		//  ( 1       )
		else if (driveData[i].markState == MARK_STRAIGHT) {
 8005c30:	496f      	ldr	r1, [pc, #444]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005c32:	68fa      	ldr	r2, [r7, #12]
 8005c34:	4613      	mov	r3, r2
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	440b      	add	r3, r1
 8005c3e:	3308      	adds	r3, #8
 8005c40:	781b      	ldrb	r3, [r3, #0]
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d11e      	bne.n	8005c84 <Print_Drive_Data+0xb0>

			//     
			if (driveData[i-1].markState == MARK_CURVE_L) {
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	1e5a      	subs	r2, r3, #1
 8005c4a:	4969      	ldr	r1, [pc, #420]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	4413      	add	r3, r2
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	440b      	add	r3, r1
 8005c56:	3308      	adds	r3, #8
 8005c58:	781b      	ldrb	r3, [r3, #0]
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d103      	bne.n	8005c66 <Print_Drive_Data+0x92>
				markCnt_L += 1;
 8005c5e:	897b      	ldrh	r3, [r7, #10]
 8005c60:	3301      	adds	r3, #1
 8005c62:	817b      	strh	r3, [r7, #10]
 8005c64:	e00e      	b.n	8005c84 <Print_Drive_Data+0xb0>
			}
			//     
			else if (driveData[i-1].markState == MARK_CURVE_R) {
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	1e5a      	subs	r2, r3, #1
 8005c6a:	4961      	ldr	r1, [pc, #388]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005c6c:	4613      	mov	r3, r2
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	4413      	add	r3, r2
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	440b      	add	r3, r1
 8005c76:	3308      	adds	r3, #8
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d102      	bne.n	8005c84 <Print_Drive_Data+0xb0>
				markCnt_R += 1;
 8005c7e:	893b      	ldrh	r3, [r7, #8]
 8005c80:	3301      	adds	r3, #1
 8005c82:	813b      	strh	r3, [r7, #8]
	for (i = 1; driveData[i].markState != MARK_NONE; i += 1) {
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	3301      	adds	r3, #1
 8005c88:	60fb      	str	r3, [r7, #12]
 8005c8a:	4959      	ldr	r1, [pc, #356]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	4413      	add	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	440b      	add	r3, r1
 8005c98:	3308      	adds	r3, #8
 8005c9a:	781b      	ldrb	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1a9      	bne.n	8005bf4 <Print_Drive_Data+0x20>
			}
		}
	}

	for (i = 0; crossCntTable[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	60fb      	str	r3, [r7, #12]
 8005ca4:	e005      	b.n	8005cb2 <Print_Drive_Data+0xde>
		crossCnt++;
 8005ca6:	88fb      	ldrh	r3, [r7, #6]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	80fb      	strh	r3, [r7, #6]
	for (i = 0; crossCntTable[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	3301      	adds	r3, #1
 8005cb0:	60fb      	str	r3, [r7, #12]
 8005cb2:	4a50      	ldr	r2, [pc, #320]	; (8005df4 <Print_Drive_Data+0x220>)
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d002      	beq.n	8005cc4 <Print_Drive_Data+0xf0>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2b7f      	cmp	r3, #127	; 0x7f
 8005cc2:	d9f0      	bls.n	8005ca6 <Print_Drive_Data+0xd2>
	}


	// OLED   
	Custom_OLED_Clear();
 8005cc4:	f7ff fab1 	bl	800522a <Custom_OLED_Clear>
	Custom_OLED_Printf("/0mark L:   %d", markCnt_L);
 8005cc8:	897b      	ldrh	r3, [r7, #10]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	484a      	ldr	r0, [pc, #296]	; (8005df8 <Print_Drive_Data+0x224>)
 8005cce:	f7ff fb91 	bl	80053f4 <Custom_OLED_Printf>
	Custom_OLED_Printf("/1mark R:   %d", markCnt_R);
 8005cd2:	893b      	ldrh	r3, [r7, #8]
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	4849      	ldr	r0, [pc, #292]	; (8005dfc <Print_Drive_Data+0x228>)
 8005cd8:	f7ff fb8c 	bl	80053f4 <Custom_OLED_Printf>
	Custom_OLED_Printf("/2cross:    %d", crossCnt);
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	4619      	mov	r1, r3
 8005ce0:	4847      	ldr	r0, [pc, #284]	; (8005e00 <Print_Drive_Data+0x22c>)
 8005ce2:	f7ff fb87 	bl	80053f4 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != Custom_Switch_Read());
 8005ce6:	bf00      	nop
 8005ce8:	f7ff feb4 	bl	8005a54 <Custom_Switch_Read>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	d1fa      	bne.n	8005ce8 <Print_Drive_Data+0x114>



	Custom_OLED_Clear();
 8005cf2:	f7ff fa9a 	bl	800522a <Custom_OLED_Clear>

	i = 0;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]

	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005cfa:	e069      	b.n	8005dd0 <Print_Drive_Data+0x1fc>

		if (driveData[i].markState == MARK_CURVE_L) {
 8005cfc:	493c      	ldr	r1, [pc, #240]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4613      	mov	r3, r2
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	4413      	add	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	440b      	add	r3, r1
 8005d0a:	3308      	adds	r3, #8
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	2b03      	cmp	r3, #3
 8005d10:	d103      	bne.n	8005d1a <Print_Drive_Data+0x146>

			Custom_OLED_Printf("/0mark L");
 8005d12:	483c      	ldr	r0, [pc, #240]	; (8005e04 <Print_Drive_Data+0x230>)
 8005d14:	f7ff fb6e 	bl	80053f4 <Custom_OLED_Printf>
 8005d18:	e01c      	b.n	8005d54 <Print_Drive_Data+0x180>
		}
		else if (driveData[i].markState == MARK_CURVE_R) {
 8005d1a:	4935      	ldr	r1, [pc, #212]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	4613      	mov	r3, r2
 8005d20:	005b      	lsls	r3, r3, #1
 8005d22:	4413      	add	r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	440b      	add	r3, r1
 8005d28:	3308      	adds	r3, #8
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	2b02      	cmp	r3, #2
 8005d2e:	d103      	bne.n	8005d38 <Print_Drive_Data+0x164>

			Custom_OLED_Printf("/0mark R");
 8005d30:	4835      	ldr	r0, [pc, #212]	; (8005e08 <Print_Drive_Data+0x234>)
 8005d32:	f7ff fb5f 	bl	80053f4 <Custom_OLED_Printf>
 8005d36:	e00d      	b.n	8005d54 <Print_Drive_Data+0x180>
		}
		else if (driveData[i].markState == MARK_STRAIGHT) {
 8005d38:	492d      	ldr	r1, [pc, #180]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4613      	mov	r3, r2
 8005d3e:	005b      	lsls	r3, r3, #1
 8005d40:	4413      	add	r3, r2
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	440b      	add	r3, r1
 8005d46:	3308      	adds	r3, #8
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d102      	bne.n	8005d54 <Print_Drive_Data+0x180>

			Custom_OLED_Printf("/0straight");
 8005d4e:	482f      	ldr	r0, [pc, #188]	; (8005e0c <Print_Drive_Data+0x238>)
 8005d50:	f7ff fb50 	bl	80053f4 <Custom_OLED_Printf>
		}

		Custom_OLED_Printf("/1L: %9u", driveData[i].tickCnt_L);
 8005d54:	4926      	ldr	r1, [pc, #152]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005d56:	68fa      	ldr	r2, [r7, #12]
 8005d58:	4613      	mov	r3, r2
 8005d5a:	005b      	lsls	r3, r3, #1
 8005d5c:	4413      	add	r3, r2
 8005d5e:	009b      	lsls	r3, r3, #2
 8005d60:	440b      	add	r3, r1
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4619      	mov	r1, r3
 8005d66:	482a      	ldr	r0, [pc, #168]	; (8005e10 <Print_Drive_Data+0x23c>)
 8005d68:	f7ff fb44 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2R: %9u", driveData[i].tickCnt_R);
 8005d6c:	4920      	ldr	r1, [pc, #128]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	4613      	mov	r3, r2
 8005d72:	005b      	lsls	r3, r3, #1
 8005d74:	4413      	add	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	440b      	add	r3, r1
 8005d7a:	3304      	adds	r3, #4
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4619      	mov	r1, r3
 8005d80:	4824      	ldr	r0, [pc, #144]	; (8005e14 <Print_Drive_Data+0x240>)
 8005d82:	f7ff fb37 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3C: %5u", driveData[i].crossCnt);
 8005d86:	491a      	ldr	r1, [pc, #104]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	4413      	add	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	440b      	add	r3, r1
 8005d94:	3309      	adds	r3, #9
 8005d96:	781b      	ldrb	r3, [r3, #0]
 8005d98:	4619      	mov	r1, r3
 8005d9a:	481f      	ldr	r0, [pc, #124]	; (8005e18 <Print_Drive_Data+0x244>)
 8005d9c:	f7ff fb2a 	bl	80053f4 <Custom_OLED_Printf>

		if (sw == CUSTOM_SW_1) {
 8005da0:	797b      	ldrb	r3, [r7, #5]
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d103      	bne.n	8005dae <Print_Drive_Data+0x1da>

			i -= 1;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	3b01      	subs	r3, #1
 8005daa:	60fb      	str	r3, [r7, #12]
 8005dac:	e005      	b.n	8005dba <Print_Drive_Data+0x1e6>
		}
		else if (sw == CUSTOM_SW_2) {
 8005dae:	797b      	ldrb	r3, [r7, #5]
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d102      	bne.n	8005dba <Print_Drive_Data+0x1e6>

			i += 1;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	3301      	adds	r3, #1
 8005db8:	60fb      	str	r3, [r7, #12]
		}

		if (driveData[i].markState == MARK_NONE) {
 8005dba:	490d      	ldr	r1, [pc, #52]	; (8005df0 <Print_Drive_Data+0x21c>)
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	4413      	add	r3, r2
 8005dc4:	009b      	lsls	r3, r3, #2
 8005dc6:	440b      	add	r3, r1
 8005dc8:	3308      	adds	r3, #8
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d007      	beq.n	8005de0 <Print_Drive_Data+0x20c>
	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005dd0:	f7ff fe40 	bl	8005a54 <Custom_Switch_Read>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	717b      	strb	r3, [r7, #5]
 8005dd8:	797b      	ldrb	r3, [r7, #5]
 8005dda:	2b04      	cmp	r3, #4
 8005ddc:	d18e      	bne.n	8005cfc <Print_Drive_Data+0x128>
 8005dde:	e000      	b.n	8005de2 <Print_Drive_Data+0x20e>
			break ;
 8005de0:	bf00      	nop
		}
	}

	Custom_OLED_Clear();
 8005de2:	f7ff fa22 	bl	800522a <Custom_OLED_Clear>
}
 8005de6:	bf00      	nop
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	2000148c 	.word	0x2000148c
 8005df4:	20003290 	.word	0x20003290
 8005df8:	0800d364 	.word	0x0800d364
 8005dfc:	0800d374 	.word	0x0800d374
 8005e00:	0800d384 	.word	0x0800d384
 8005e04:	0800d394 	.word	0x0800d394
 8005e08:	0800d3a0 	.word	0x0800d3a0
 8005e0c:	0800d3ac 	.word	0x0800d3ac
 8005e10:	0800d3b8 	.word	0x0800d3b8
 8005e14:	0800d3c4 	.word	0x0800d3c4
 8005e18:	0800d3d0 	.word	0x0800d3d0

08005e1c <Print_Drive_Data_Buffer>:

void Print_Drive_Data_Buffer() {
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b084      	sub	sp, #16
 8005e20:	af00      	add	r7, sp, #0
	uint32_t i = 1;
 8005e22:	2301      	movs	r3, #1
 8005e24:	60fb      	str	r3, [r7, #12]
	uint8_t sw = 0;
 8005e26:	2300      	movs	r3, #0
 8005e28:	717b      	strb	r3, [r7, #5]
	uint16_t markCnt_L = 0;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	817b      	strh	r3, [r7, #10]
	uint16_t markCnt_R = 0;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	813b      	strh	r3, [r7, #8]
	uint16_t crossCnt = 0;
 8005e32:	2300      	movs	r3, #0
 8005e34:	80fb      	strh	r3, [r7, #6]

	//   
	for (i = 1; driveDataBuffer[i].markState != MARK_NONE; i += 1) {
 8005e36:	2301      	movs	r3, #1
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	e04a      	b.n	8005ed2 <Print_Drive_Data_Buffer+0xb6>

		//    
		if (driveDataBuffer[i].markState == MARK_CURVE_L) {
 8005e3c:	497e      	ldr	r1, [pc, #504]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	4613      	mov	r3, r2
 8005e42:	005b      	lsls	r3, r3, #1
 8005e44:	4413      	add	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	440b      	add	r3, r1
 8005e4a:	3308      	adds	r3, #8
 8005e4c:	781b      	ldrb	r3, [r3, #0]
 8005e4e:	2b03      	cmp	r3, #3
 8005e50:	d103      	bne.n	8005e5a <Print_Drive_Data_Buffer+0x3e>

			markCnt_L += 1;
 8005e52:	897b      	ldrh	r3, [r7, #10]
 8005e54:	3301      	adds	r3, #1
 8005e56:	817b      	strh	r3, [r7, #10]
 8005e58:	e038      	b.n	8005ecc <Print_Drive_Data_Buffer+0xb0>
		}

		//    
		else if (driveDataBuffer[i].markState == MARK_CURVE_R) {
 8005e5a:	4977      	ldr	r1, [pc, #476]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4613      	mov	r3, r2
 8005e60:	005b      	lsls	r3, r3, #1
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	440b      	add	r3, r1
 8005e68:	3308      	adds	r3, #8
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d103      	bne.n	8005e78 <Print_Drive_Data_Buffer+0x5c>

			markCnt_R += 1;
 8005e70:	893b      	ldrh	r3, [r7, #8]
 8005e72:	3301      	adds	r3, #1
 8005e74:	813b      	strh	r3, [r7, #8]
 8005e76:	e029      	b.n	8005ecc <Print_Drive_Data_Buffer+0xb0>
		}

		//  ( 1       )
		else if (driveDataBuffer[i].markState == MARK_STRAIGHT) {
 8005e78:	496f      	ldr	r1, [pc, #444]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005e7a:	68fa      	ldr	r2, [r7, #12]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	005b      	lsls	r3, r3, #1
 8005e80:	4413      	add	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	440b      	add	r3, r1
 8005e86:	3308      	adds	r3, #8
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d11e      	bne.n	8005ecc <Print_Drive_Data_Buffer+0xb0>

			//     
			if (driveDataBuffer[i-1].markState == MARK_CURVE_L) {
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	1e5a      	subs	r2, r3, #1
 8005e92:	4969      	ldr	r1, [pc, #420]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005e94:	4613      	mov	r3, r2
 8005e96:	005b      	lsls	r3, r3, #1
 8005e98:	4413      	add	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	440b      	add	r3, r1
 8005e9e:	3308      	adds	r3, #8
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	2b03      	cmp	r3, #3
 8005ea4:	d103      	bne.n	8005eae <Print_Drive_Data_Buffer+0x92>
				markCnt_L += 1;
 8005ea6:	897b      	ldrh	r3, [r7, #10]
 8005ea8:	3301      	adds	r3, #1
 8005eaa:	817b      	strh	r3, [r7, #10]
 8005eac:	e00e      	b.n	8005ecc <Print_Drive_Data_Buffer+0xb0>
			}
			//     
			else if (driveDataBuffer[i-1].markState == MARK_CURVE_R) {
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1e5a      	subs	r2, r3, #1
 8005eb2:	4961      	ldr	r1, [pc, #388]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	4413      	add	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	3308      	adds	r3, #8
 8005ec0:	781b      	ldrb	r3, [r3, #0]
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d102      	bne.n	8005ecc <Print_Drive_Data_Buffer+0xb0>
				markCnt_R += 1;
 8005ec6:	893b      	ldrh	r3, [r7, #8]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	813b      	strh	r3, [r7, #8]
	for (i = 1; driveDataBuffer[i].markState != MARK_NONE; i += 1) {
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	60fb      	str	r3, [r7, #12]
 8005ed2:	4959      	ldr	r1, [pc, #356]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	005b      	lsls	r3, r3, #1
 8005eda:	4413      	add	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	440b      	add	r3, r1
 8005ee0:	3308      	adds	r3, #8
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1a9      	bne.n	8005e3c <Print_Drive_Data_Buffer+0x20>
			}
		}
	}

	for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8005ee8:	2300      	movs	r3, #0
 8005eea:	60fb      	str	r3, [r7, #12]
 8005eec:	e005      	b.n	8005efa <Print_Drive_Data_Buffer+0xde>
		crossCnt++;
 8005eee:	88fb      	ldrh	r3, [r7, #6]
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	80fb      	strh	r3, [r7, #6]
	for (i = 0; crossCntTableBuffer[i] != 0 && i < MAX_CROSS_CNT; i++) {
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	4a50      	ldr	r2, [pc, #320]	; (800603c <Print_Drive_Data_Buffer+0x220>)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d002      	beq.n	8005f0c <Print_Drive_Data_Buffer+0xf0>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2b7f      	cmp	r3, #127	; 0x7f
 8005f0a:	d9f0      	bls.n	8005eee <Print_Drive_Data_Buffer+0xd2>
	}


	// OLED   
	Custom_OLED_Clear();
 8005f0c:	f7ff f98d 	bl	800522a <Custom_OLED_Clear>
	Custom_OLED_Printf("/0mark L:   %d", markCnt_L);
 8005f10:	897b      	ldrh	r3, [r7, #10]
 8005f12:	4619      	mov	r1, r3
 8005f14:	484a      	ldr	r0, [pc, #296]	; (8006040 <Print_Drive_Data_Buffer+0x224>)
 8005f16:	f7ff fa6d 	bl	80053f4 <Custom_OLED_Printf>
	Custom_OLED_Printf("/1mark R:   %d", markCnt_R);
 8005f1a:	893b      	ldrh	r3, [r7, #8]
 8005f1c:	4619      	mov	r1, r3
 8005f1e:	4849      	ldr	r0, [pc, #292]	; (8006044 <Print_Drive_Data_Buffer+0x228>)
 8005f20:	f7ff fa68 	bl	80053f4 <Custom_OLED_Printf>
	Custom_OLED_Printf("/2cross:    %d", crossCnt);
 8005f24:	88fb      	ldrh	r3, [r7, #6]
 8005f26:	4619      	mov	r1, r3
 8005f28:	4847      	ldr	r0, [pc, #284]	; (8006048 <Print_Drive_Data_Buffer+0x22c>)
 8005f2a:	f7ff fa63 	bl	80053f4 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != Custom_Switch_Read());
 8005f2e:	bf00      	nop
 8005f30:	f7ff fd90 	bl	8005a54 <Custom_Switch_Read>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b04      	cmp	r3, #4
 8005f38:	d1fa      	bne.n	8005f30 <Print_Drive_Data_Buffer+0x114>



	Custom_OLED_Clear();
 8005f3a:	f7ff f976 	bl	800522a <Custom_OLED_Clear>

	i = 0;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	60fb      	str	r3, [r7, #12]

	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8005f42:	e069      	b.n	8006018 <Print_Drive_Data_Buffer+0x1fc>

		if (driveDataBuffer[i].markState == MARK_CURVE_L) {
 8005f44:	493c      	ldr	r1, [pc, #240]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4613      	mov	r3, r2
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	4413      	add	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	440b      	add	r3, r1
 8005f52:	3308      	adds	r3, #8
 8005f54:	781b      	ldrb	r3, [r3, #0]
 8005f56:	2b03      	cmp	r3, #3
 8005f58:	d103      	bne.n	8005f62 <Print_Drive_Data_Buffer+0x146>

			Custom_OLED_Printf("/0mark L");
 8005f5a:	483c      	ldr	r0, [pc, #240]	; (800604c <Print_Drive_Data_Buffer+0x230>)
 8005f5c:	f7ff fa4a 	bl	80053f4 <Custom_OLED_Printf>
 8005f60:	e01c      	b.n	8005f9c <Print_Drive_Data_Buffer+0x180>
		}
		else if (driveDataBuffer[i].markState == MARK_CURVE_R) {
 8005f62:	4935      	ldr	r1, [pc, #212]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4613      	mov	r3, r2
 8005f68:	005b      	lsls	r3, r3, #1
 8005f6a:	4413      	add	r3, r2
 8005f6c:	009b      	lsls	r3, r3, #2
 8005f6e:	440b      	add	r3, r1
 8005f70:	3308      	adds	r3, #8
 8005f72:	781b      	ldrb	r3, [r3, #0]
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d103      	bne.n	8005f80 <Print_Drive_Data_Buffer+0x164>

			Custom_OLED_Printf("/0mark R");
 8005f78:	4835      	ldr	r0, [pc, #212]	; (8006050 <Print_Drive_Data_Buffer+0x234>)
 8005f7a:	f7ff fa3b 	bl	80053f4 <Custom_OLED_Printf>
 8005f7e:	e00d      	b.n	8005f9c <Print_Drive_Data_Buffer+0x180>
		}
		else if (driveDataBuffer[i].markState == MARK_STRAIGHT) {
 8005f80:	492d      	ldr	r1, [pc, #180]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005f82:	68fa      	ldr	r2, [r7, #12]
 8005f84:	4613      	mov	r3, r2
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	4413      	add	r3, r2
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	440b      	add	r3, r1
 8005f8e:	3308      	adds	r3, #8
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	d102      	bne.n	8005f9c <Print_Drive_Data_Buffer+0x180>

			Custom_OLED_Printf("/0straight");
 8005f96:	482f      	ldr	r0, [pc, #188]	; (8006054 <Print_Drive_Data_Buffer+0x238>)
 8005f98:	f7ff fa2c 	bl	80053f4 <Custom_OLED_Printf>
		}

		Custom_OLED_Printf("/1L: %9u", driveDataBuffer[i].tickCnt_L);
 8005f9c:	4926      	ldr	r1, [pc, #152]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	4613      	mov	r3, r2
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	4413      	add	r3, r2
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	440b      	add	r3, r1
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4619      	mov	r1, r3
 8005fae:	482a      	ldr	r0, [pc, #168]	; (8006058 <Print_Drive_Data_Buffer+0x23c>)
 8005fb0:	f7ff fa20 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2R: %9u", driveDataBuffer[i].tickCnt_R);
 8005fb4:	4920      	ldr	r1, [pc, #128]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	005b      	lsls	r3, r3, #1
 8005fbc:	4413      	add	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	4824      	ldr	r0, [pc, #144]	; (800605c <Print_Drive_Data_Buffer+0x240>)
 8005fca:	f7ff fa13 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3C: %5u", driveDataBuffer[i].crossCnt);
 8005fce:	491a      	ldr	r1, [pc, #104]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	4413      	add	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	440b      	add	r3, r1
 8005fdc:	3309      	adds	r3, #9
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	481f      	ldr	r0, [pc, #124]	; (8006060 <Print_Drive_Data_Buffer+0x244>)
 8005fe4:	f7ff fa06 	bl	80053f4 <Custom_OLED_Printf>

		if (sw == CUSTOM_SW_1) {
 8005fe8:	797b      	ldrb	r3, [r7, #5]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d103      	bne.n	8005ff6 <Print_Drive_Data_Buffer+0x1da>

			i -= 1;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	3b01      	subs	r3, #1
 8005ff2:	60fb      	str	r3, [r7, #12]
 8005ff4:	e005      	b.n	8006002 <Print_Drive_Data_Buffer+0x1e6>
		}
		else if (sw == CUSTOM_SW_2) {
 8005ff6:	797b      	ldrb	r3, [r7, #5]
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d102      	bne.n	8006002 <Print_Drive_Data_Buffer+0x1e6>

			i += 1;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	3301      	adds	r3, #1
 8006000:	60fb      	str	r3, [r7, #12]
		}

		if (driveDataBuffer[i].markState == MARK_NONE) {
 8006002:	490d      	ldr	r1, [pc, #52]	; (8006038 <Print_Drive_Data_Buffer+0x21c>)
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	4613      	mov	r3, r2
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	4413      	add	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	440b      	add	r3, r1
 8006010:	3308      	adds	r3, #8
 8006012:	781b      	ldrb	r3, [r3, #0]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d007      	beq.n	8006028 <Print_Drive_Data_Buffer+0x20c>
	while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8006018:	f7ff fd1c 	bl	8005a54 <Custom_Switch_Read>
 800601c:	4603      	mov	r3, r0
 800601e:	717b      	strb	r3, [r7, #5]
 8006020:	797b      	ldrb	r3, [r7, #5]
 8006022:	2b04      	cmp	r3, #4
 8006024:	d18e      	bne.n	8005f44 <Print_Drive_Data_Buffer+0x128>
 8006026:	e000      	b.n	800602a <Print_Drive_Data_Buffer+0x20e>
			break ;
 8006028:	bf00      	nop
		}
	}

	Custom_OLED_Clear();
 800602a:	f7ff f8fe 	bl	800522a <Custom_OLED_Clear>
}
 800602e:	bf00      	nop
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
 8006036:	bf00      	nop
 8006038:	2000238c 	.word	0x2000238c
 800603c:	20003390 	.word	0x20003390
 8006040:	0800d364 	.word	0x0800d364
 8006044:	0800d374 	.word	0x0800d374
 8006048:	0800d384 	.word	0x0800d384
 800604c:	0800d394 	.word	0x0800d394
 8006050:	0800d3a0 	.word	0x0800d3a0
 8006054:	0800d3ac 	.word	0x0800d3ac
 8006058:	0800d3b8 	.word	0x0800d3b8
 800605c:	0800d3c4 	.word	0x0800d3c4
 8006060:	0800d3d0 	.word	0x0800d3d0

08006064 <Drive_Optimize_Setting>:
static void Adjust_Float_Val(t_driveMenu_Float *floatValues, uint8_t intValCnt, uint8_t isEnd);




void Drive_Optimize_Setting() {
 8006064:	b580      	push	{r7, lr}
 8006066:	b094      	sub	sp, #80	; 0x50
 8006068:	af00      	add	r7, sp, #0
	t_driveMenu_Int		intValues[] = {
 800606a:	4a0a      	ldr	r2, [pc, #40]	; (8006094 <Drive_Optimize_Setting+0x30>)
 800606c:	1d3b      	adds	r3, r7, #4
 800606e:	4611      	mov	r1, r2
 8006070:	2248      	movs	r2, #72	; 0x48
 8006072:	4618      	mov	r0, r3
 8006074:	f004 ffe1 	bl	800b03a <memcpy>
			{ "straight boost",			&isStraightBoostEnabled,		1 },
			{ "curve boost   ",			&isCurveBoostEnabled,			1 },
			{ "inline drive  ",			&isInlineDriveEnabled,			1 },
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 8006078:	2303      	movs	r3, #3
 800607a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	Adjust_Int_Val(intValues, intValCnt, CUSTOM_FALSE);
 800607e:	f897 104f 	ldrb.w	r1, [r7, #79]	; 0x4f
 8006082:	1d3b      	adds	r3, r7, #4
 8006084:	2200      	movs	r2, #0
 8006086:	4618      	mov	r0, r3
 8006088:	f000 f924 	bl	80062d4 <Adjust_Int_Val>
}
 800608c:	bf00      	nop
 800608e:	3750      	adds	r7, #80	; 0x50
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	0800d3dc 	.word	0x0800d3dc

08006098 <Pre_Drive_Setting>:




//    
void Pre_Drive_Setting() {
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0

	if (isStraightBoostEnabled) {
 800609c:	4b08      	ldr	r3, [pc, #32]	; (80060c0 <Pre_Drive_Setting+0x28>)
 800609e:	781b      	ldrb	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d001      	beq.n	80060a8 <Pre_Drive_Setting+0x10>
		Adjust_Straight_Boost();
 80060a4:	f000 f842 	bl	800612c <Adjust_Straight_Boost>
	}

	if (isCurveBoostEnabled) {
 80060a8:	4b06      	ldr	r3, [pc, #24]	; (80060c4 <Pre_Drive_Setting+0x2c>)
 80060aa:	781b      	ldrb	r3, [r3, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d001      	beq.n	80060b4 <Pre_Drive_Setting+0x1c>
		Adjust_Curve_Boost();
 80060b0:	f000 f8f6 	bl	80062a0 <Adjust_Curve_Boost>
	}

	Adjust_First_Drive();
 80060b4:	f000 f808 	bl	80060c8 <Adjust_First_Drive>

	Pre_Drive_Var_Init();
 80060b8:	f000 fa70 	bl	800659c <Pre_Drive_Var_Init>

}
 80060bc:	bf00      	nop
 80060be:	bd80      	pop	{r7, pc}
 80060c0:	20003492 	.word	0x20003492
 80060c4:	20003493 	.word	0x20003493

080060c8 <Adjust_First_Drive>:



//    
static void Adjust_First_Drive() {
 80060c8:	b5b0      	push	{r4, r5, r7, lr}
 80060ca:	b0a0      	sub	sp, #128	; 0x80
 80060cc:	af00      	add	r7, sp, #0

	t_driveMenu_Int		intValues[] = {
 80060ce:	4b15      	ldr	r3, [pc, #84]	; (8006124 <Adjust_First_Drive+0x5c>)
 80060d0:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80060d4:	461d      	mov	r5, r3
 80060d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060da:	e895 0003 	ldmia.w	r5, {r0, r1}
 80060de:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "Threshold",			&threshold,			10 },
//			{ "Stop End Mark", 		&stopEndMarkCnt,	1},
	};
	uint8_t intValCnt = sizeof(intValues) / sizeof(t_driveMenu_Int);
 80060e2:	2301      	movs	r3, #1
 80060e4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	Adjust_Int_Val(intValues, intValCnt, CUSTOM_FALSE);
 80060e8:	f897 107f 	ldrb.w	r1, [r7, #127]	; 0x7f
 80060ec:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80060f0:	2200      	movs	r2, #0
 80060f2:	4618      	mov	r0, r3
 80060f4:	f000 f8ee 	bl	80062d4 <Adjust_Int_Val>


	t_driveMenu_Float	floatValues[] = {
 80060f8:	4a0b      	ldr	r2, [pc, #44]	; (8006128 <Adjust_First_Drive+0x60>)
 80060fa:	1d3b      	adds	r3, r7, #4
 80060fc:	4611      	mov	r1, r2
 80060fe:	2260      	movs	r2, #96	; 0x60
 8006100:	4618      	mov	r0, r3
 8006102:	f004 ff9a 	bl	800b03a <memcpy>
			{ "Pit In Len",			&pitInLen,			0.01f },
			{ "Target Speed",		&targetSpeed_init,	0.05f },
			{ "CurveDecel Coef",	&curveDeceleCoef,	500 },
			{ "Position Coef",		&positionCoef,		0.000001f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 8006106:	2304      	movs	r3, #4
 8006108:	f887 307e 	strb.w	r3, [r7, #126]	; 0x7e
	Adjust_Float_Val(floatValues, floatValCnt, CUSTOM_TRUE);
 800610c:	f897 107e 	ldrb.w	r1, [r7, #126]	; 0x7e
 8006110:	1d3b      	adds	r3, r7, #4
 8006112:	2201      	movs	r2, #1
 8006114:	4618      	mov	r0, r3
 8006116:	f000 f97b 	bl	8006410 <Adjust_Float_Val>
}
 800611a:	bf00      	nop
 800611c:	3780      	adds	r7, #128	; 0x80
 800611e:	46bd      	mov	sp, r7
 8006120:	bdb0      	pop	{r4, r5, r7, pc}
 8006122:	bf00      	nop
 8006124:	0800d424 	.word	0x0800d424
 8006128:	0800d43c 	.word	0x0800d43c

0800612c <Adjust_Straight_Boost>:



static void Adjust_Straight_Boost() {
 800612c:	b590      	push	{r4, r7, lr}
 800612e:	b0a9      	sub	sp, #164	; 0xa4
 8006130:	af00      	add	r7, sp, #0

	float acceleStartLen = acceleStartTick / TICK_PER_M;
 8006132:	4b4c      	ldr	r3, [pc, #304]	; (8006264 <Adjust_Straight_Boost+0x138>)
 8006134:	ed93 7a00 	vldr	s14, [r3]
 8006138:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8006268 <Adjust_Straight_Boost+0x13c>
 800613c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006140:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
	float deceleEndLen = deceleEndTick / TICK_PER_M;
 8006144:	4b49      	ldr	r3, [pc, #292]	; (800626c <Adjust_Straight_Boost+0x140>)
 8006146:	ed93 7a00 	vldr	s14, [r3]
 800614a:	eddf 6a47 	vldr	s13, [pc, #284]	; 8006268 <Adjust_Straight_Boost+0x13c>
 800614e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006152:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94

	t_driveMenu_Float	floatValues[] = {
 8006156:	4a46      	ldr	r2, [pc, #280]	; (8006270 <Adjust_Straight_Boost+0x144>)
 8006158:	1d3b      	adds	r3, r7, #4
 800615a:	ca07      	ldmia	r2, {r0, r1, r2}
 800615c:	c303      	stmia	r3!, {r0, r1}
 800615e:	801a      	strh	r2, [r3, #0]
 8006160:	3302      	adds	r3, #2
 8006162:	0c12      	lsrs	r2, r2, #16
 8006164:	701a      	strb	r2, [r3, #0]
 8006166:	f107 030f 	add.w	r3, r7, #15
 800616a:	2200      	movs	r2, #0
 800616c:	601a      	str	r2, [r3, #0]
 800616e:	4b41      	ldr	r3, [pc, #260]	; (8006274 <Adjust_Straight_Boost+0x148>)
 8006170:	617b      	str	r3, [r7, #20]
 8006172:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8006176:	61bb      	str	r3, [r7, #24]
 8006178:	4a3f      	ldr	r2, [pc, #252]	; (8006278 <Adjust_Straight_Boost+0x14c>)
 800617a:	f107 031c 	add.w	r3, r7, #28
 800617e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006182:	6018      	str	r0, [r3, #0]
 8006184:	3304      	adds	r3, #4
 8006186:	8019      	strh	r1, [r3, #0]
 8006188:	3302      	adds	r3, #2
 800618a:	0c0a      	lsrs	r2, r1, #16
 800618c:	701a      	strb	r2, [r3, #0]
 800618e:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8006192:	2200      	movs	r2, #0
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	605a      	str	r2, [r3, #4]
 8006198:	4b38      	ldr	r3, [pc, #224]	; (800627c <Adjust_Straight_Boost+0x150>)
 800619a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800619c:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80061a0:	633b      	str	r3, [r7, #48]	; 0x30
 80061a2:	4a37      	ldr	r2, [pc, #220]	; (8006280 <Adjust_Straight_Boost+0x154>)
 80061a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80061a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80061ac:	6018      	str	r0, [r3, #0]
 80061ae:	3304      	adds	r3, #4
 80061b0:	8019      	strh	r1, [r3, #0]
 80061b2:	3302      	adds	r3, #2
 80061b4:	0c0a      	lsrs	r2, r1, #16
 80061b6:	701a      	strb	r2, [r3, #0]
 80061b8:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 80061bc:	2200      	movs	r2, #0
 80061be:	601a      	str	r2, [r3, #0]
 80061c0:	605a      	str	r2, [r3, #4]
 80061c2:	4b30      	ldr	r3, [pc, #192]	; (8006284 <Adjust_Straight_Boost+0x158>)
 80061c4:	647b      	str	r3, [r7, #68]	; 0x44
 80061c6:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80061ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80061cc:	4b2e      	ldr	r3, [pc, #184]	; (8006288 <Adjust_Straight_Boost+0x15c>)
 80061ce:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80061d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80061d4:	c407      	stmia	r4!, {r0, r1, r2}
 80061d6:	8023      	strh	r3, [r4, #0]
 80061d8:	3402      	adds	r4, #2
 80061da:	0c1b      	lsrs	r3, r3, #16
 80061dc:	7023      	strb	r3, [r4, #0]
 80061de:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80061e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061e4:	4b29      	ldr	r3, [pc, #164]	; (800628c <Adjust_Straight_Boost+0x160>)
 80061e6:	663b      	str	r3, [r7, #96]	; 0x60
 80061e8:	4b29      	ldr	r3, [pc, #164]	; (8006290 <Adjust_Straight_Boost+0x164>)
 80061ea:	f107 0464 	add.w	r4, r7, #100	; 0x64
 80061ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80061f0:	c407      	stmia	r4!, {r0, r1, r2}
 80061f2:	7023      	strb	r3, [r4, #0]
 80061f4:	f107 0371 	add.w	r3, r7, #113	; 0x71
 80061f8:	2200      	movs	r2, #0
 80061fa:	801a      	strh	r2, [r3, #0]
 80061fc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8006200:	677b      	str	r3, [r7, #116]	; 0x74
 8006202:	4b24      	ldr	r3, [pc, #144]	; (8006294 <Adjust_Straight_Boost+0x168>)
 8006204:	67bb      	str	r3, [r7, #120]	; 0x78
 8006206:	4b24      	ldr	r3, [pc, #144]	; (8006298 <Adjust_Straight_Boost+0x16c>)
 8006208:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 800620c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800620e:	c407      	stmia	r4!, {r0, r1, r2}
 8006210:	8023      	strh	r3, [r4, #0]
 8006212:	3402      	adds	r4, #2
 8006214:	0c1b      	lsrs	r3, r3, #16
 8006216:	7023      	strb	r3, [r4, #0]
 8006218:	4b20      	ldr	r3, [pc, #128]	; (800629c <Adjust_Straight_Boost+0x170>)
 800621a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800621e:	4b1d      	ldr	r3, [pc, #116]	; (8006294 <Adjust_Straight_Boost+0x168>)
 8006220:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			{ "Decele",				&decele_init,		0.25f },
			{ "acceleStart len",	&acceleStartLen,	0.025f },
			{ "decelEnd len",		&deceleEndLen,		0.05f },
			{ "decelEnd ratio",		&deceleEndRatio,	0.05f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 8006224:	2306      	movs	r3, #6
 8006226:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	Adjust_Float_Val(floatValues, floatValCnt, CUSTOM_FALSE);
 800622a:	f897 109f 	ldrb.w	r1, [r7, #159]	; 0x9f
 800622e:	1d3b      	adds	r3, r7, #4
 8006230:	2200      	movs	r2, #0
 8006232:	4618      	mov	r0, r3
 8006234:	f000 f8ec 	bl	8006410 <Adjust_Float_Val>


	acceleStartTick = acceleStartLen * TICK_PER_M;
 8006238:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 800623c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8006268 <Adjust_Straight_Boost+0x13c>
 8006240:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006244:	4b07      	ldr	r3, [pc, #28]	; (8006264 <Adjust_Straight_Boost+0x138>)
 8006246:	edc3 7a00 	vstr	s15, [r3]
	deceleEndTick = deceleEndLen * TICK_PER_M;
 800624a:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 800624e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006268 <Adjust_Straight_Boost+0x13c>
 8006252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006256:	4b05      	ldr	r3, [pc, #20]	; (800626c <Adjust_Straight_Boost+0x140>)
 8006258:	edc3 7a00 	vstr	s15, [r3]

}
 800625c:	bf00      	nop
 800625e:	37a4      	adds	r7, #164	; 0xa4
 8006260:	46bd      	mov	sp, r7
 8006262:	bd90      	pop	{r4, r7, pc}
 8006264:	20000050 	.word	0x20000050
 8006268:	478f8d32 	.word	0x478f8d32
 800626c:	20000054 	.word	0x20000054
 8006270:	0800d49c 	.word	0x0800d49c
 8006274:	20000030 	.word	0x20000030
 8006278:	0800d4ac 	.word	0x0800d4ac
 800627c:	20000010 	.word	0x20000010
 8006280:	0800d4bc 	.word	0x0800d4bc
 8006284:	20000014 	.word	0x20000014
 8006288:	0800d4cc 	.word	0x0800d4cc
 800628c:	3ccccccd 	.word	0x3ccccccd
 8006290:	0800d4dc 	.word	0x0800d4dc
 8006294:	3d4ccccd 	.word	0x3d4ccccd
 8006298:	0800d4ec 	.word	0x0800d4ec
 800629c:	20000058 	.word	0x20000058

080062a0 <Adjust_Curve_Boost>:


static void Adjust_Curve_Boost() {
 80062a0:	b5b0      	push	{r4, r5, r7, lr}
 80062a2:	b088      	sub	sp, #32
 80062a4:	af00      	add	r7, sp, #0


	t_driveMenu_Float	floatValues[] = {
 80062a6:	4b0a      	ldr	r3, [pc, #40]	; (80062d0 <Adjust_Curve_Boost+0x30>)
 80062a8:	1d3c      	adds	r4, r7, #4
 80062aa:	461d      	mov	r5, r3
 80062ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80062ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80062b0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80062b4:	e884 0003 	stmia.w	r4, {r0, r1}

			{ "cu boost V",		&curveBoostSpeed,		0.25f },
	};
	uint8_t floatValCnt = sizeof(floatValues) / sizeof(t_driveMenu_Float);
 80062b8:	2301      	movs	r3, #1
 80062ba:	77fb      	strb	r3, [r7, #31]
	Adjust_Float_Val(floatValues, floatValCnt, CUSTOM_FALSE);
 80062bc:	7ff9      	ldrb	r1, [r7, #31]
 80062be:	1d3b      	adds	r3, r7, #4
 80062c0:	2200      	movs	r2, #0
 80062c2:	4618      	mov	r0, r3
 80062c4:	f000 f8a4 	bl	8006410 <Adjust_Float_Val>
}
 80062c8:	bf00      	nop
 80062ca:	3720      	adds	r7, #32
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bdb0      	pop	{r4, r5, r7, pc}
 80062d0:	0800d4fc 	.word	0x0800d4fc

080062d4 <Adjust_Int_Val>:



static void Adjust_Int_Val(t_driveMenu_Int *intValues, uint8_t intValCnt, uint8_t isEnd) {
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b084      	sub	sp, #16
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
 80062dc:	460b      	mov	r3, r1
 80062de:	70fb      	strb	r3, [r7, #3]
 80062e0:	4613      	mov	r3, r2
 80062e2:	70bb      	strb	r3, [r7, #2]

	uint8_t	sw = 0;
 80062e4:	2300      	movs	r3, #0
 80062e6:	73bb      	strb	r3, [r7, #14]

	for (uint8_t i = 0; i < intValCnt; i++) {
 80062e8:	2300      	movs	r3, #0
 80062ea:	73fb      	strb	r3, [r7, #15]
 80062ec:	e07f      	b.n	80063ee <Adjust_Int_Val+0x11a>

		Custom_OLED_Clear();
 80062ee:	f7fe ff9c 	bl	800522a <Custom_OLED_Clear>

		//   
		if (i < intValCnt) {
 80062f2:	7bfa      	ldrb	r2, [r7, #15]
 80062f4:	78fb      	ldrb	r3, [r7, #3]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d276      	bcs.n	80063e8 <Adjust_Int_Val+0x114>

			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80062fa:	e06e      	b.n	80063da <Adjust_Int_Val+0x106>

				// OLED   
				Custom_OLED_Printf("/2%s", intValues[i].valName);
 80062fc:	7bfa      	ldrb	r2, [r7, #15]
 80062fe:	4613      	mov	r3, r2
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	4413      	add	r3, r2
 8006304:	00db      	lsls	r3, r3, #3
 8006306:	461a      	mov	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4413      	add	r3, r2
 800630c:	4619      	mov	r1, r3
 800630e:	483d      	ldr	r0, [pc, #244]	; (8006404 <Adjust_Int_Val+0x130>)
 8006310:	f7ff f870 	bl	80053f4 <Custom_OLED_Printf>
				Custom_OLED_Printf("/A/4%5d", *(intValues[i].val));
 8006314:	7bfa      	ldrb	r2, [r7, #15]
 8006316:	4613      	mov	r3, r2
 8006318:	005b      	lsls	r3, r3, #1
 800631a:	4413      	add	r3, r2
 800631c:	00db      	lsls	r3, r3, #3
 800631e:	461a      	mov	r2, r3
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4413      	add	r3, r2
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	b2db      	uxtb	r3, r3
 800632a:	4619      	mov	r1, r3
 800632c:	4836      	ldr	r0, [pc, #216]	; (8006408 <Adjust_Int_Val+0x134>)
 800632e:	f7ff f861 	bl	80053f4 <Custom_OLED_Printf>

				if (isEnd == CUSTOM_TRUE && i == intValCnt - 1) {
 8006332:	78bb      	ldrb	r3, [r7, #2]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d107      	bne.n	8006348 <Adjust_Int_Val+0x74>
 8006338:	7bfa      	ldrb	r2, [r7, #15]
 800633a:	78fb      	ldrb	r3, [r7, #3]
 800633c:	3b01      	subs	r3, #1
 800633e:	429a      	cmp	r2, r3
 8006340:	d102      	bne.n	8006348 <Adjust_Int_Val+0x74>
					Custom_OLED_Printf("/g/0Ready to Drive");
 8006342:	4832      	ldr	r0, [pc, #200]	; (800640c <Adjust_Int_Val+0x138>)
 8006344:	f7ff f856 	bl	80053f4 <Custom_OLED_Printf>
				}

				//   
				if (sw == CUSTOM_SW_1) {
 8006348:	7bbb      	ldrb	r3, [r7, #14]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d121      	bne.n	8006392 <Adjust_Int_Val+0xbe>
					*(intValues[i].val) -= intValues[i].changeVal;
 800634e:	7bfa      	ldrb	r2, [r7, #15]
 8006350:	4613      	mov	r3, r2
 8006352:	005b      	lsls	r3, r3, #1
 8006354:	4413      	add	r3, r2
 8006356:	00db      	lsls	r3, r3, #3
 8006358:	461a      	mov	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4413      	add	r3, r2
 800635e:	7d1b      	ldrb	r3, [r3, #20]
 8006360:	b2d9      	uxtb	r1, r3
 8006362:	7bfa      	ldrb	r2, [r7, #15]
 8006364:	4613      	mov	r3, r2
 8006366:	005b      	lsls	r3, r3, #1
 8006368:	4413      	add	r3, r2
 800636a:	00db      	lsls	r3, r3, #3
 800636c:	461a      	mov	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	4413      	add	r3, r2
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	b2d8      	uxtb	r0, r3
 8006378:	7bfa      	ldrb	r2, [r7, #15]
 800637a:	4613      	mov	r3, r2
 800637c:	005b      	lsls	r3, r3, #1
 800637e:	4413      	add	r3, r2
 8006380:	00db      	lsls	r3, r3, #3
 8006382:	461a      	mov	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4413      	add	r3, r2
 8006388:	691b      	ldr	r3, [r3, #16]
 800638a:	1a42      	subs	r2, r0, r1
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	e023      	b.n	80063da <Adjust_Int_Val+0x106>
				}
				//  
				else if (sw == CUSTOM_SW_2) {
 8006392:	7bbb      	ldrb	r3, [r7, #14]
 8006394:	2b02      	cmp	r3, #2
 8006396:	d120      	bne.n	80063da <Adjust_Int_Val+0x106>
					*(intValues[i].val) += intValues[i].changeVal;
 8006398:	7bfa      	ldrb	r2, [r7, #15]
 800639a:	4613      	mov	r3, r2
 800639c:	005b      	lsls	r3, r3, #1
 800639e:	4413      	add	r3, r2
 80063a0:	00db      	lsls	r3, r3, #3
 80063a2:	461a      	mov	r2, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	4413      	add	r3, r2
 80063a8:	7d1b      	ldrb	r3, [r3, #20]
 80063aa:	b2d8      	uxtb	r0, r3
 80063ac:	7bfa      	ldrb	r2, [r7, #15]
 80063ae:	4613      	mov	r3, r2
 80063b0:	005b      	lsls	r3, r3, #1
 80063b2:	4413      	add	r3, r2
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	461a      	mov	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4413      	add	r3, r2
 80063bc:	691b      	ldr	r3, [r3, #16]
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	b2d9      	uxtb	r1, r3
 80063c2:	7bfa      	ldrb	r2, [r7, #15]
 80063c4:	4613      	mov	r3, r2
 80063c6:	005b      	lsls	r3, r3, #1
 80063c8:	4413      	add	r3, r2
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	461a      	mov	r2, r3
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4413      	add	r3, r2
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	1842      	adds	r2, r0, r1
 80063d6:	b2d2      	uxtb	r2, r2
 80063d8:	701a      	strb	r2, [r3, #0]
			while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80063da:	f7ff fb3b 	bl	8005a54 <Custom_Switch_Read>
 80063de:	4603      	mov	r3, r0
 80063e0:	73bb      	strb	r3, [r7, #14]
 80063e2:	7bbb      	ldrb	r3, [r7, #14]
 80063e4:	2b04      	cmp	r3, #4
 80063e6:	d189      	bne.n	80062fc <Adjust_Int_Val+0x28>
	for (uint8_t i = 0; i < intValCnt; i++) {
 80063e8:	7bfb      	ldrb	r3, [r7, #15]
 80063ea:	3301      	adds	r3, #1
 80063ec:	73fb      	strb	r3, [r7, #15]
 80063ee:	7bfa      	ldrb	r2, [r7, #15]
 80063f0:	78fb      	ldrb	r3, [r7, #3]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	f4ff af7b 	bcc.w	80062ee <Adjust_Int_Val+0x1a>
				}
			}
		}
	}

	Custom_OLED_Clear();
 80063f8:	f7fe ff17 	bl	800522a <Custom_OLED_Clear>

}
 80063fc:	bf00      	nop
 80063fe:	3710      	adds	r7, #16
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	0800d514 	.word	0x0800d514
 8006408:	0800d51c 	.word	0x0800d51c
 800640c:	0800d524 	.word	0x0800d524

08006410 <Adjust_Float_Val>:

static void Adjust_Float_Val(t_driveMenu_Float *floatValues, uint8_t floatValCnt, uint8_t isEnd) {
 8006410:	b580      	push	{r7, lr}
 8006412:	b086      	sub	sp, #24
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	460b      	mov	r3, r1
 800641a:	70fb      	strb	r3, [r7, #3]
 800641c:	4613      	mov	r3, r2
 800641e:	70bb      	strb	r3, [r7, #2]

	uint8_t	sw = 0;
 8006420:	2300      	movs	r3, #0
 8006422:	75bb      	strb	r3, [r7, #22]

	for (uint8_t i = 0; i < floatValCnt; i++) {
 8006424:	2300      	movs	r3, #0
 8006426:	75fb      	strb	r3, [r7, #23]
 8006428:	e0a2      	b.n	8006570 <Adjust_Float_Val+0x160>

		Custom_OLED_Clear();
 800642a:	f7fe fefe 	bl	800522a <Custom_OLED_Clear>

		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800642e:	e094      	b.n	800655a <Adjust_Float_Val+0x14a>

			uint32_t num1 = (uint32_t)(*(floatValues[i].val));
 8006430:	7dfa      	ldrb	r2, [r7, #23]
 8006432:	4613      	mov	r3, r2
 8006434:	005b      	lsls	r3, r3, #1
 8006436:	4413      	add	r3, r2
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	461a      	mov	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	4413      	add	r3, r2
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	edd3 7a00 	vldr	s15, [r3]
 8006446:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800644a:	ee17 3a90 	vmov	r3, s15
 800644e:	613b      	str	r3, [r7, #16]
			uint32_t num2 = (uint32_t)( *(floatValues[i].val) * 100000 - num1 * 100000 );
 8006450:	7dfa      	ldrb	r2, [r7, #23]
 8006452:	4613      	mov	r3, r2
 8006454:	005b      	lsls	r3, r3, #1
 8006456:	4413      	add	r3, r2
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	461a      	mov	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4413      	add	r3, r2
 8006460:	691b      	ldr	r3, [r3, #16]
 8006462:	edd3 7a00 	vldr	s15, [r3]
 8006466:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8006588 <Adjust_Float_Val+0x178>
 800646a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	4a46      	ldr	r2, [pc, #280]	; (800658c <Adjust_Float_Val+0x17c>)
 8006472:	fb02 f303 	mul.w	r3, r2, r3
 8006476:	ee07 3a90 	vmov	s15, r3
 800647a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800647e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006482:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006486:	ee17 3a90 	vmov	r3, s15
 800648a:	60fb      	str	r3, [r7, #12]

			// OLED   
			Custom_OLED_Printf("/2%s", floatValues[i].valName);
 800648c:	7dfa      	ldrb	r2, [r7, #23]
 800648e:	4613      	mov	r3, r2
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	4413      	add	r3, r2
 8006494:	00db      	lsls	r3, r3, #3
 8006496:	461a      	mov	r2, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4413      	add	r3, r2
 800649c:	4619      	mov	r1, r3
 800649e:	483c      	ldr	r0, [pc, #240]	; (8006590 <Adjust_Float_Val+0x180>)
 80064a0:	f7fe ffa8 	bl	80053f4 <Custom_OLED_Printf>
			Custom_OLED_Printf("/A/4%u.%05u", num1, num2);
 80064a4:	68fa      	ldr	r2, [r7, #12]
 80064a6:	6939      	ldr	r1, [r7, #16]
 80064a8:	483a      	ldr	r0, [pc, #232]	; (8006594 <Adjust_Float_Val+0x184>)
 80064aa:	f7fe ffa3 	bl	80053f4 <Custom_OLED_Printf>

			if (isEnd == CUSTOM_TRUE && i == floatValCnt - 1) {
 80064ae:	78bb      	ldrb	r3, [r7, #2]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d107      	bne.n	80064c4 <Adjust_Float_Val+0xb4>
 80064b4:	7dfa      	ldrb	r2, [r7, #23]
 80064b6:	78fb      	ldrb	r3, [r7, #3]
 80064b8:	3b01      	subs	r3, #1
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d102      	bne.n	80064c4 <Adjust_Float_Val+0xb4>
				Custom_OLED_Printf("/g/0Ready to Drive");
 80064be:	4836      	ldr	r0, [pc, #216]	; (8006598 <Adjust_Float_Val+0x188>)
 80064c0:	f7fe ff98 	bl	80053f4 <Custom_OLED_Printf>
			}

			//   
			if (sw == CUSTOM_SW_1) {
 80064c4:	7dbb      	ldrb	r3, [r7, #22]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d122      	bne.n	8006510 <Adjust_Float_Val+0x100>
				*(floatValues[i].val) -= floatValues[i].changeVal;
 80064ca:	7dfa      	ldrb	r2, [r7, #23]
 80064cc:	4613      	mov	r3, r2
 80064ce:	005b      	lsls	r3, r3, #1
 80064d0:	4413      	add	r3, r2
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	461a      	mov	r2, r3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4413      	add	r3, r2
 80064da:	edd3 7a05 	vldr	s15, [r3, #20]
 80064de:	7dfa      	ldrb	r2, [r7, #23]
 80064e0:	4613      	mov	r3, r2
 80064e2:	005b      	lsls	r3, r3, #1
 80064e4:	4413      	add	r3, r2
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	461a      	mov	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4413      	add	r3, r2
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	ed93 7a00 	vldr	s14, [r3]
 80064f4:	7dfa      	ldrb	r2, [r7, #23]
 80064f6:	4613      	mov	r3, r2
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	4413      	add	r3, r2
 80064fc:	00db      	lsls	r3, r3, #3
 80064fe:	461a      	mov	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4413      	add	r3, r2
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800650a:	edc3 7a00 	vstr	s15, [r3]
 800650e:	e024      	b.n	800655a <Adjust_Float_Val+0x14a>
			}
			//  
			else if (sw == CUSTOM_SW_2) {
 8006510:	7dbb      	ldrb	r3, [r7, #22]
 8006512:	2b02      	cmp	r3, #2
 8006514:	d121      	bne.n	800655a <Adjust_Float_Val+0x14a>
				*(floatValues[i].val) += floatValues[i].changeVal;
 8006516:	7dfa      	ldrb	r2, [r7, #23]
 8006518:	4613      	mov	r3, r2
 800651a:	005b      	lsls	r3, r3, #1
 800651c:	4413      	add	r3, r2
 800651e:	00db      	lsls	r3, r3, #3
 8006520:	461a      	mov	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4413      	add	r3, r2
 8006526:	ed93 7a05 	vldr	s14, [r3, #20]
 800652a:	7dfa      	ldrb	r2, [r7, #23]
 800652c:	4613      	mov	r3, r2
 800652e:	005b      	lsls	r3, r3, #1
 8006530:	4413      	add	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	461a      	mov	r2, r3
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4413      	add	r3, r2
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	edd3 7a00 	vldr	s15, [r3]
 8006540:	7dfa      	ldrb	r2, [r7, #23]
 8006542:	4613      	mov	r3, r2
 8006544:	005b      	lsls	r3, r3, #1
 8006546:	4413      	add	r3, r2
 8006548:	00db      	lsls	r3, r3, #3
 800654a:	461a      	mov	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4413      	add	r3, r2
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006556:	edc3 7a00 	vstr	s15, [r3]
		while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800655a:	f7ff fa7b 	bl	8005a54 <Custom_Switch_Read>
 800655e:	4603      	mov	r3, r0
 8006560:	75bb      	strb	r3, [r7, #22]
 8006562:	7dbb      	ldrb	r3, [r7, #22]
 8006564:	2b04      	cmp	r3, #4
 8006566:	f47f af63 	bne.w	8006430 <Adjust_Float_Val+0x20>
	for (uint8_t i = 0; i < floatValCnt; i++) {
 800656a:	7dfb      	ldrb	r3, [r7, #23]
 800656c:	3301      	adds	r3, #1
 800656e:	75fb      	strb	r3, [r7, #23]
 8006570:	7dfa      	ldrb	r2, [r7, #23]
 8006572:	78fb      	ldrb	r3, [r7, #3]
 8006574:	429a      	cmp	r2, r3
 8006576:	f4ff af58 	bcc.w	800642a <Adjust_Float_Val+0x1a>
			}
		}
	}

	Custom_OLED_Clear();
 800657a:	f7fe fe56 	bl	800522a <Custom_OLED_Clear>
}
 800657e:	bf00      	nop
 8006580:	3718      	adds	r7, #24
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	47c35000 	.word	0x47c35000
 800658c:	000186a0 	.word	0x000186a0
 8006590:	0800d514 	.word	0x0800d514
 8006594:	0800d538 	.word	0x0800d538
 8006598:	0800d524 	.word	0x0800d524

0800659c <Pre_Drive_Var_Init>:



//    
void Pre_Drive_Var_Init() {
 800659c:	b490      	push	{r4, r7}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
	/*
	 *   
	 */

	// pd    
	levelMaxCCR = TIM10->ARR + 1;
 80065a2:	4b62      	ldr	r3, [pc, #392]	; (800672c <Pre_Drive_Var_Init+0x190>)
 80065a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a6:	3301      	adds	r3, #1
 80065a8:	4a61      	ldr	r2, [pc, #388]	; (8006730 <Pre_Drive_Var_Init+0x194>)
 80065aa:	6013      	str	r3, [r2, #0]
	positionCmdL = 0;
 80065ac:	4b61      	ldr	r3, [pc, #388]	; (8006734 <Pre_Drive_Var_Init+0x198>)
 80065ae:	f04f 0200 	mov.w	r2, #0
 80065b2:	601a      	str	r2, [r3, #0]
	positionL = 0;
 80065b4:	4b60      	ldr	r3, [pc, #384]	; (8006738 <Pre_Drive_Var_Init+0x19c>)
 80065b6:	f04f 0200 	mov.w	r2, #0
 80065ba:	601a      	str	r2, [r3, #0]
	positionCmdR = 0;
 80065bc:	4b5f      	ldr	r3, [pc, #380]	; (800673c <Pre_Drive_Var_Init+0x1a0>)
 80065be:	f04f 0200 	mov.w	r2, #0
 80065c2:	601a      	str	r2, [r3, #0]
	positionR = 0;
 80065c4:	4b5e      	ldr	r3, [pc, #376]	; (8006740 <Pre_Drive_Var_Init+0x1a4>)
 80065c6:	f04f 0200 	mov.w	r2, #0
 80065ca:	601a      	str	r2, [r3, #0]
//	prevErrorL = 0;
//	prevErrorR = 0;
//	targetEncoderValueL_cntl = 0;
//	targetEncoderValueR_cntl = 0;
	TIM3->CNT = 0;
 80065cc:	4b5d      	ldr	r3, [pc, #372]	; (8006744 <Pre_Drive_Var_Init+0x1a8>)
 80065ce:	2200      	movs	r2, #0
 80065d0:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->CNT = 0;
 80065d2:	4b5d      	ldr	r3, [pc, #372]	; (8006748 <Pre_Drive_Var_Init+0x1ac>)
 80065d4:	2200      	movs	r2, #0
 80065d6:	625a      	str	r2, [r3, #36]	; 0x24
	prevEncoderValueL = 0;
 80065d8:	4b5c      	ldr	r3, [pc, #368]	; (800674c <Pre_Drive_Var_Init+0x1b0>)
 80065da:	2200      	movs	r2, #0
 80065dc:	801a      	strh	r2, [r3, #0]
	prevEncoderValueR = 0;
 80065de:	4b5c      	ldr	r3, [pc, #368]	; (8006750 <Pre_Drive_Var_Init+0x1b4>)
 80065e0:	2200      	movs	r2, #0
 80065e2:	801a      	strh	r2, [r3, #0]
	pCoef = P_COEF_INIT;
 80065e4:	4b5b      	ldr	r3, [pc, #364]	; (8006754 <Pre_Drive_Var_Init+0x1b8>)
 80065e6:	4a5c      	ldr	r2, [pc, #368]	; (8006758 <Pre_Drive_Var_Init+0x1bc>)
 80065e8:	601a      	str	r2, [r3, #0]
	dCoef = D_COEF_INIT;
 80065ea:	4b5c      	ldr	r3, [pc, #368]	; (800675c <Pre_Drive_Var_Init+0x1c0>)
 80065ec:	4a5c      	ldr	r2, [pc, #368]	; (8006760 <Pre_Drive_Var_Init+0x1c4>)
 80065ee:	601a      	str	r2, [r3, #0]

	//   
	targetAccele = targetAccele_init;
 80065f0:	4b5c      	ldr	r3, [pc, #368]	; (8006764 <Pre_Drive_Var_Init+0x1c8>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a5c      	ldr	r2, [pc, #368]	; (8006768 <Pre_Drive_Var_Init+0x1cc>)
 80065f6:	6013      	str	r3, [r2, #0]
	curAccele = 0;
 80065f8:	4b5c      	ldr	r3, [pc, #368]	; (800676c <Pre_Drive_Var_Init+0x1d0>)
 80065fa:	f04f 0200 	mov.w	r2, #0
 80065fe:	601a      	str	r2, [r3, #0]

	//    
	targetSpeed = targetSpeed_init;
 8006600:	4b5b      	ldr	r3, [pc, #364]	; (8006770 <Pre_Drive_Var_Init+0x1d4>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a5b      	ldr	r2, [pc, #364]	; (8006774 <Pre_Drive_Var_Init+0x1d8>)
 8006606:	6013      	str	r3, [r2, #0]
	decele = decele_init;
 8006608:	4b5b      	ldr	r3, [pc, #364]	; (8006778 <Pre_Drive_Var_Init+0x1dc>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	4a5b      	ldr	r2, [pc, #364]	; (800677c <Pre_Drive_Var_Init+0x1e0>)
 800660e:	6013      	str	r3, [r2, #0]
	curSpeed = MIN_SPEED;
 8006610:	4b5b      	ldr	r3, [pc, #364]	; (8006780 <Pre_Drive_Var_Init+0x1e4>)
 8006612:	f04f 0200 	mov.w	r2, #0
 8006616:	601a      	str	r2, [r3, #0]

	//    0 
	positionVal = 0;
 8006618:	4b5a      	ldr	r3, [pc, #360]	; (8006784 <Pre_Drive_Var_Init+0x1e8>)
 800661a:	2200      	movs	r2, #0
 800661c:	601a      	str	r2, [r3, #0]
	limitedPositionVal = 0;
 800661e:	4b5a      	ldr	r3, [pc, #360]	; (8006788 <Pre_Drive_Var_Init+0x1ec>)
 8006620:	2200      	movs	r2, #0
 8006622:	601a      	str	r2, [r3, #0]

	// positionVal windowing     
	positionSum = 0;
 8006624:	4b59      	ldr	r3, [pc, #356]	; (800678c <Pre_Drive_Var_Init+0x1f0>)
 8006626:	2200      	movs	r2, #0
 8006628:	601a      	str	r2, [r3, #0]
	sensorNormValsSum = 0;
 800662a:	4b59      	ldr	r3, [pc, #356]	; (8006790 <Pre_Drive_Var_Init+0x1f4>)
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]

	//      
	curTick_L = 0;
 8006630:	4b58      	ldr	r3, [pc, #352]	; (8006794 <Pre_Drive_Var_Init+0x1f8>)
 8006632:	2200      	movs	r2, #0
 8006634:	601a      	str	r2, [r3, #0]
	curTick_R = 0;
 8006636:	4b58      	ldr	r3, [pc, #352]	; (8006798 <Pre_Drive_Var_Init+0x1fc>)
 8006638:	2200      	movs	r2, #0
 800663a:	601a      	str	r2, [r3, #0]

	// 2  inline   
	targetInlineVal = 0;
 800663c:	4b57      	ldr	r3, [pc, #348]	; (800679c <Pre_Drive_Var_Init+0x200>)
 800663e:	2200      	movs	r2, #0
 8006640:	601a      	str	r2, [r3, #0]
	curInlineVal = 0;
 8006642:	4b57      	ldr	r3, [pc, #348]	; (80067a0 <Pre_Drive_Var_Init+0x204>)
 8006644:	2200      	movs	r2, #0
 8006646:	601a      	str	r2, [r3, #0]
	/*
	 *   
	 */

	//       
	markState = MARK_STRAIGHT;
 8006648:	4b56      	ldr	r3, [pc, #344]	; (80067a4 <Pre_Drive_Var_Init+0x208>)
 800664a:	2201      	movs	r2, #1
 800664c:	701a      	strb	r2, [r3, #0]

	// state machine   
	markStateMachine = MARK_STATE_MACHINE_IDLE;
 800664e:	4b56      	ldr	r3, [pc, #344]	; (80067a8 <Pre_Drive_Var_Init+0x20c>)
 8006650:	2200      	movs	r2, #0
 8006652:	701a      	strb	r2, [r3, #0]

	//     
	crossCnt = 0;
 8006654:	4b55      	ldr	r3, [pc, #340]	; (80067ac <Pre_Drive_Var_Init+0x210>)
 8006656:	2200      	movs	r2, #0
 8006658:	801a      	strh	r2, [r3, #0]

	//    
	endMarkCnt = 0;
 800665a:	4b55      	ldr	r3, [pc, #340]	; (80067b0 <Pre_Drive_Var_Init+0x214>)
 800665c:	2200      	movs	r2, #0
 800665e:	701a      	strb	r2, [r3, #0]

	// driveData  
	driveDataIdx = 0;
 8006660:	4b54      	ldr	r3, [pc, #336]	; (80067b4 <Pre_Drive_Var_Init+0x218>)
 8006662:	2200      	movs	r2, #0
 8006664:	801a      	strh	r2, [r3, #0]


	lineMasking = LINE_MASKING_INIT;
 8006666:	4b54      	ldr	r3, [pc, #336]	; (80067b8 <Pre_Drive_Var_Init+0x21c>)
 8006668:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800666c:	801a      	strh	r2, [r3, #0]
	rightMarkMasking = RIGHT_MARK_MASKING_INIT;
 800666e:	4b53      	ldr	r3, [pc, #332]	; (80067bc <Pre_Drive_Var_Init+0x220>)
 8006670:	220e      	movs	r2, #14
 8006672:	801a      	strh	r2, [r3, #0]
	leftMarkMasking = LEFT_MARK_MASKING_INIT;
 8006674:	4b52      	ldr	r3, [pc, #328]	; (80067c0 <Pre_Drive_Var_Init+0x224>)
 8006676:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800667a:	801a      	strh	r2, [r3, #0]
	bothMarkMasking = RIGHT_MARK_MASKING_INIT | LEFT_MARK_MASKING_INIT;
 800667c:	4b51      	ldr	r3, [pc, #324]	; (80067c4 <Pre_Drive_Var_Init+0x228>)
 800667e:	f247 020e 	movw	r2, #28686	; 0x700e
 8006682:	801a      	strh	r2, [r3, #0]
	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 8006684:	4b4c      	ldr	r3, [pc, #304]	; (80067b8 <Pre_Drive_Var_Init+0x21c>)
 8006686:	881b      	ldrh	r3, [r3, #0]
 8006688:	005b      	lsls	r3, r3, #1
 800668a:	b21a      	sxth	r2, r3
 800668c:	4b4a      	ldr	r3, [pc, #296]	; (80067b8 <Pre_Drive_Var_Init+0x21c>)
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	085b      	lsrs	r3, r3, #1
 8006692:	b29b      	uxth	r3, r3
 8006694:	b21b      	sxth	r3, r3
 8006696:	4313      	orrs	r3, r2
 8006698:	b21b      	sxth	r3, r3
 800669a:	b29b      	uxth	r3, r3
 800669c:	43db      	mvns	r3, r3
 800669e:	b29a      	uxth	r2, r3
 80066a0:	4b49      	ldr	r3, [pc, #292]	; (80067c8 <Pre_Drive_Var_Init+0x22c>)
 80066a2:	801a      	strh	r2, [r3, #0]

	// isReadAllMark   
	isReadAllMark = CUSTOM_TRUE;
 80066a4:	4b49      	ldr	r3, [pc, #292]	; (80067cc <Pre_Drive_Var_Init+0x230>)
 80066a6:	2201      	movs	r2, #1
 80066a8:	701a      	strb	r2, [r3, #0]

	//    
	starightBoostCntl = BOOST_CNTL_IDLE;
 80066aa:	4b49      	ldr	r3, [pc, #292]	; (80067d0 <Pre_Drive_Var_Init+0x234>)
 80066ac:	2200      	movs	r2, #0
 80066ae:	701a      	strb	r2, [r3, #0]

	curveBoostCntl = BOOST_CNTL_IDLE;
 80066b0:	4b48      	ldr	r3, [pc, #288]	; (80067d4 <Pre_Drive_Var_Init+0x238>)
 80066b2:	2200      	movs	r2, #0
 80066b4:	701a      	strb	r2, [r3, #0]

	//    
	curveInlineCntl = INLINE_CNTL_IDLE;
 80066b6:	4b48      	ldr	r3, [pc, #288]	; (80067d8 <Pre_Drive_Var_Init+0x23c>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	701a      	strb	r2, [r3, #0]

	isLastStraight = CUSTOM_FALSE;
 80066bc:	4b47      	ldr	r3, [pc, #284]	; (80067dc <Pre_Drive_Var_Init+0x240>)
 80066be:	f04f 0200 	mov.w	r2, #0
 80066c2:	601a      	str	r2, [r3, #0]


	for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 80066c4:	2300      	movs	r3, #0
 80066c6:	617b      	str	r3, [r7, #20]
 80066c8:	e014      	b.n	80066f4 <Pre_Drive_Var_Init+0x158>
		t_driveData temp = T_DRIVE_DATA_INIT;
 80066ca:	1d3b      	adds	r3, r7, #4
 80066cc:	2200      	movs	r2, #0
 80066ce:	601a      	str	r2, [r3, #0]
 80066d0:	605a      	str	r2, [r3, #4]
 80066d2:	609a      	str	r2, [r3, #8]

		driveDataBuffer[i] = temp;
 80066d4:	4942      	ldr	r1, [pc, #264]	; (80067e0 <Pre_Drive_Var_Init+0x244>)
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	4613      	mov	r3, r2
 80066da:	005b      	lsls	r3, r3, #1
 80066dc:	4413      	add	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	440b      	add	r3, r1
 80066e2:	461c      	mov	r4, r3
 80066e4:	1d3b      	adds	r3, r7, #4
 80066e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80066ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	3301      	adds	r3, #1
 80066f2:	617b      	str	r3, [r7, #20]
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80066fa:	d3e6      	bcc.n	80066ca <Pre_Drive_Var_Init+0x12e>
	}

	// driveData 0, 1  
	// 0       
	//   1  
	driveDataBuffer[0].markState = MARK_STRAIGHT;
 80066fc:	4b38      	ldr	r3, [pc, #224]	; (80067e0 <Pre_Drive_Var_Init+0x244>)
 80066fe:	2201      	movs	r2, #1
 8006700:	721a      	strb	r2, [r3, #8]


	for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006702:	2300      	movs	r3, #0
 8006704:	613b      	str	r3, [r7, #16]
 8006706:	e007      	b.n	8006718 <Pre_Drive_Var_Init+0x17c>

		crossCntTableBuffer[i] = 0;
 8006708:	4a36      	ldr	r2, [pc, #216]	; (80067e4 <Pre_Drive_Var_Init+0x248>)
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2100      	movs	r1, #0
 800670e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	3301      	adds	r3, #1
 8006716:	613b      	str	r3, [r7, #16]
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	2b7f      	cmp	r3, #127	; 0x7f
 800671c:	d9f4      	bls.n	8006708 <Pre_Drive_Var_Init+0x16c>
	}
}
 800671e:	bf00      	nop
 8006720:	bf00      	nop
 8006722:	3718      	adds	r7, #24
 8006724:	46bd      	mov	sp, r7
 8006726:	bc90      	pop	{r4, r7}
 8006728:	4770      	bx	lr
 800672a:	bf00      	nop
 800672c:	40014400 	.word	0x40014400
 8006730:	2000144c 	.word	0x2000144c
 8006734:	20001450 	.word	0x20001450
 8006738:	20001454 	.word	0x20001454
 800673c:	20001458 	.word	0x20001458
 8006740:	2000145c 	.word	0x2000145c
 8006744:	40000400 	.word	0x40000400
 8006748:	40000800 	.word	0x40000800
 800674c:	20001460 	.word	0x20001460
 8006750:	20001462 	.word	0x20001462
 8006754:	20000004 	.word	0x20000004
 8006758:	43200000 	.word	0x43200000
 800675c:	20000008 	.word	0x20000008
 8006760:	3e83126f 	.word	0x3e83126f
 8006764:	20000010 	.word	0x20000010
 8006768:	20000020 	.word	0x20000020
 800676c:	20000024 	.word	0x20000024
 8006770:	2000000c 	.word	0x2000000c
 8006774:	2000002c 	.word	0x2000002c
 8006778:	20000014 	.word	0x20000014
 800677c:	20000028 	.word	0x20000028
 8006780:	20001474 	.word	0x20001474
 8006784:	20001464 	.word	0x20001464
 8006788:	20001468 	.word	0x20001468
 800678c:	2000146c 	.word	0x2000146c
 8006790:	20001470 	.word	0x20001470
 8006794:	20001478 	.word	0x20001478
 8006798:	2000147c 	.word	0x2000147c
 800679c:	20001480 	.word	0x20001480
 80067a0:	20001484 	.word	0x20001484
 80067a4:	2000003c 	.word	0x2000003c
 80067a8:	20001488 	.word	0x20001488
 80067ac:	20003490 	.word	0x20003490
 80067b0:	20003495 	.word	0x20003495
 80067b4:	2000328c 	.word	0x2000328c
 80067b8:	2000003e 	.word	0x2000003e
 80067bc:	20000040 	.word	0x20000040
 80067c0:	20000042 	.word	0x20000042
 80067c4:	20000044 	.word	0x20000044
 80067c8:	20000046 	.word	0x20000046
 80067cc:	20000048 	.word	0x20000048
 80067d0:	20001489 	.word	0x20001489
 80067d4:	2000148a 	.word	0x2000148a
 80067d8:	2000148b 	.word	0x2000148b
 80067dc:	20003498 	.word	0x20003498
 80067e0:	2000238c 	.word	0x2000238c
 80067e4:	20003390 	.word	0x20003390

080067e8 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 80067f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 80067fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80067fe:	691b      	ldr	r3, [r3, #16]
 8006800:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006804:	f023 0301 	bic.w	r3, r3, #1
 8006808:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 800680a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006814:	f043 0301 	orr.w	r3, r3, #1
 8006818:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 800681a:	bf00      	nop
 800681c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006820:	691b      	ldr	r3, [r3, #16]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b01      	cmp	r3, #1
 8006828:	d1f8      	bne.n	800681c <Custom_Delay_us+0x34>
}
 800682a:	bf00      	nop
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006846:	fb02 f303 	mul.w	r3, r2, r3
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff ffcc 	bl	80067e8 <Custom_Delay_us>
}
 8006850:	bf00      	nop
 8006852:	3708      	adds	r7, #8
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}

08006858 <Drive_Fit_In>:




//  
__STATIC_INLINE void	Drive_Fit_In(float s, float pinSpeed) {
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006862:	edc7 0a00 	vstr	s1, [r7]

	targetSpeed = pinSpeed;
 8006866:	4a25      	ldr	r2, [pc, #148]	; (80068fc <Drive_Fit_In+0xa4>)
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	6013      	str	r3, [r2, #0]
	decele = ABS( (pinSpeed - curSpeed) * (pinSpeed + curSpeed) ) / (2.f * s);
 800686c:	4b24      	ldr	r3, [pc, #144]	; (8006900 <Drive_Fit_In+0xa8>)
 800686e:	edd3 7a00 	vldr	s15, [r3]
 8006872:	ed97 7a00 	vldr	s14, [r7]
 8006876:	ee37 7a67 	vsub.f32	s14, s14, s15
 800687a:	4b21      	ldr	r3, [pc, #132]	; (8006900 <Drive_Fit_In+0xa8>)
 800687c:	edd3 6a00 	vldr	s13, [r3]
 8006880:	edd7 7a00 	vldr	s15, [r7]
 8006884:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800688c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006894:	d512      	bpl.n	80068bc <Drive_Fit_In+0x64>
 8006896:	4b1a      	ldr	r3, [pc, #104]	; (8006900 <Drive_Fit_In+0xa8>)
 8006898:	edd3 7a00 	vldr	s15, [r3]
 800689c:	ed97 7a00 	vldr	s14, [r7]
 80068a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068a4:	4b16      	ldr	r3, [pc, #88]	; (8006900 <Drive_Fit_In+0xa8>)
 80068a6:	edd3 6a00 	vldr	s13, [r3]
 80068aa:	edd7 7a00 	vldr	s15, [r7]
 80068ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068b6:	eef1 7a67 	vneg.f32	s15, s15
 80068ba:	e00f      	b.n	80068dc <Drive_Fit_In+0x84>
 80068bc:	4b10      	ldr	r3, [pc, #64]	; (8006900 <Drive_Fit_In+0xa8>)
 80068be:	edd3 7a00 	vldr	s15, [r3]
 80068c2:	ed97 7a00 	vldr	s14, [r7]
 80068c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068ca:	4b0d      	ldr	r3, [pc, #52]	; (8006900 <Drive_Fit_In+0xa8>)
 80068cc:	edd3 6a00 	vldr	s13, [r3]
 80068d0:	edd7 7a00 	vldr	s15, [r7]
 80068d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068dc:	ed97 7a01 	vldr	s14, [r7, #4]
 80068e0:	ee77 6a07 	vadd.f32	s13, s14, s14
 80068e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80068e8:	4b06      	ldr	r3, [pc, #24]	; (8006904 <Drive_Fit_In+0xac>)
 80068ea:	ed83 7a00 	vstr	s14, [r3]
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	2000002c 	.word	0x2000002c
 8006900:	20001474 	.word	0x20001474
 8006904:	20000028 	.word	0x20000028

08006908 <Is_Drive_End>:





__STATIC_INLINE uint8_t	Is_Drive_End() {
 8006908:	b480      	push	{r7}
 800690a:	af00      	add	r7, sp, #0

	if (endMarkCnt >= stopEndMarkCnt) {
 800690c:	4b09      	ldr	r3, [pc, #36]	; (8006934 <Is_Drive_End+0x2c>)
 800690e:	781a      	ldrb	r2, [r3, #0]
 8006910:	4b09      	ldr	r3, [pc, #36]	; (8006938 <Is_Drive_End+0x30>)
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	429a      	cmp	r2, r3
 8006916:	d301      	bcc.n	800691c <Is_Drive_End+0x14>

		return EXIT_ECHO_END_MARK;
 8006918:	2301      	movs	r3, #1
 800691a:	e006      	b.n	800692a <Is_Drive_End+0x22>
	}
	if (markState == MARK_LINE_OUT) {
 800691c:	4b07      	ldr	r3, [pc, #28]	; (800693c <Is_Drive_End+0x34>)
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	2b06      	cmp	r3, #6
 8006922:	d101      	bne.n	8006928 <Is_Drive_End+0x20>

		return EXIT_ECHO_LINE_OUT;
 8006924:	2302      	movs	r3, #2
 8006926:	e000      	b.n	800692a <Is_Drive_End+0x22>
	}

	return EXIT_ECHO_IDLE;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	20003495 	.word	0x20003495
 8006938:	20000049 	.word	0x20000049
 800693c:	2000003c 	.word	0x2000003c

08006940 <Mark_Masking>:





__STATIC_INLINE void	Mark_Masking(int32_t curIrSensorMid) {
 8006940:	b480      	push	{r7}
 8006942:	b085      	sub	sp, #20
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]

	if (curIrSensorMid > IR_SENSOR_MID) {
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b07      	cmp	r3, #7
 800694c:	dd27      	ble.n	800699e <Mark_Masking+0x5e>

		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	b2db      	uxtb	r3, r3
 8006952:	3b07      	subs	r3, #7
 8006954:	b2db      	uxtb	r3, r3
 8006956:	73bb      	strb	r3, [r7, #14]

		lineMasking = LINE_MASKING_INIT >> moveLen;
 8006958:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800695c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8006960:	fa42 f303 	asr.w	r3, r2, r3
 8006964:	b29a      	uxth	r2, r3
 8006966:	4b2d      	ldr	r3, [pc, #180]	; (8006a1c <Mark_Masking+0xdc>)
 8006968:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 800696a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800696e:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 8006972:	fa42 f303 	asr.w	r3, r2, r3
 8006976:	b29a      	uxth	r2, r3
 8006978:	4b29      	ldr	r3, [pc, #164]	; (8006a20 <Mark_Masking+0xe0>)
 800697a:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 800697c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006980:	220e      	movs	r2, #14
 8006982:	fa42 f303 	asr.w	r3, r2, r3
 8006986:	b29a      	uxth	r2, r3
 8006988:	4b26      	ldr	r3, [pc, #152]	; (8006a24 <Mark_Masking+0xe4>)
 800698a:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 800698c:	4b24      	ldr	r3, [pc, #144]	; (8006a20 <Mark_Masking+0xe0>)
 800698e:	881a      	ldrh	r2, [r3, #0]
 8006990:	4b24      	ldr	r3, [pc, #144]	; (8006a24 <Mark_Masking+0xe4>)
 8006992:	881b      	ldrh	r3, [r3, #0]
 8006994:	4313      	orrs	r3, r2
 8006996:	b29a      	uxth	r2, r3
 8006998:	4b23      	ldr	r3, [pc, #140]	; (8006a28 <Mark_Masking+0xe8>)
 800699a:	801a      	strh	r2, [r3, #0]
 800699c:	e027      	b.n	80069ee <Mark_Masking+0xae>
	} else {

		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	f1c3 0307 	rsb	r3, r3, #7
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	73fb      	strb	r3, [r7, #15]

		lineMasking = LINE_MASKING_INIT << moveLen;
 80069aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069ae:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80069b2:	fa02 f303 	lsl.w	r3, r2, r3
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	4b18      	ldr	r3, [pc, #96]	; (8006a1c <Mark_Masking+0xdc>)
 80069ba:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 80069bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069c0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80069c4:	fa02 f303 	lsl.w	r3, r2, r3
 80069c8:	b29a      	uxth	r2, r3
 80069ca:	4b15      	ldr	r3, [pc, #84]	; (8006a20 <Mark_Masking+0xe0>)
 80069cc:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 80069ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069d2:	220e      	movs	r2, #14
 80069d4:	fa02 f303 	lsl.w	r3, r2, r3
 80069d8:	b29a      	uxth	r2, r3
 80069da:	4b12      	ldr	r3, [pc, #72]	; (8006a24 <Mark_Masking+0xe4>)
 80069dc:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 80069de:	4b10      	ldr	r3, [pc, #64]	; (8006a20 <Mark_Masking+0xe0>)
 80069e0:	881a      	ldrh	r2, [r3, #0]
 80069e2:	4b10      	ldr	r3, [pc, #64]	; (8006a24 <Mark_Masking+0xe4>)
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	4b0f      	ldr	r3, [pc, #60]	; (8006a28 <Mark_Masking+0xe8>)
 80069ec:	801a      	strh	r2, [r3, #0]
	}

	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 80069ee:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <Mark_Masking+0xdc>)
 80069f0:	881b      	ldrh	r3, [r3, #0]
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	b21a      	sxth	r2, r3
 80069f6:	4b09      	ldr	r3, [pc, #36]	; (8006a1c <Mark_Masking+0xdc>)
 80069f8:	881b      	ldrh	r3, [r3, #0]
 80069fa:	085b      	lsrs	r3, r3, #1
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	b21b      	sxth	r3, r3
 8006a00:	4313      	orrs	r3, r2
 8006a02:	b21b      	sxth	r3, r3
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	43db      	mvns	r3, r3
 8006a08:	b29a      	uxth	r2, r3
 8006a0a:	4b08      	ldr	r3, [pc, #32]	; (8006a2c <Mark_Masking+0xec>)
 8006a0c:	801a      	strh	r2, [r3, #0]
}
 8006a0e:	bf00      	nop
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	2000003e 	.word	0x2000003e
 8006a20:	20000042 	.word	0x20000042
 8006a24:	20000040 	.word	0x20000040
 8006a28:	20000044 	.word	0x20000044
 8006a2c:	20000046 	.word	0x20000046

08006a30 <Mark_Accumming>:



__STATIC_INLINE void	Mark_Accumming(int32_t curIrSensorMid) {
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
	// 11 => 0
	// 12 <= 1
	// 13 <= 2
	// 14 <= 3
	// 15 <= 4
	if (curIrSensorMid < 11) {
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2b0a      	cmp	r3, #10
 8006a3c:	dc16      	bgt.n	8006a6c <Mark_Accumming+0x3c>

		irSensorStateSum |= (irSensorState & lineMasking) >> (11 - curIrSensorMid);
 8006a3e:	4b29      	ldr	r3, [pc, #164]	; (8006ae4 <Mark_Accumming+0xb4>)
 8006a40:	881b      	ldrh	r3, [r3, #0]
 8006a42:	b29a      	uxth	r2, r3
 8006a44:	4b28      	ldr	r3, [pc, #160]	; (8006ae8 <Mark_Accumming+0xb8>)
 8006a46:	881b      	ldrh	r3, [r3, #0]
 8006a48:	4013      	ands	r3, r2
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	461a      	mov	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f1c3 030b 	rsb	r3, r3, #11
 8006a54:	fa42 f303 	asr.w	r3, r2, r3
 8006a58:	b25a      	sxtb	r2, r3
 8006a5a:	4b24      	ldr	r3, [pc, #144]	; (8006aec <Mark_Accumming+0xbc>)
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	b25b      	sxtb	r3, r3
 8006a60:	4313      	orrs	r3, r2
 8006a62:	b25b      	sxtb	r3, r3
 8006a64:	b2da      	uxtb	r2, r3
 8006a66:	4b21      	ldr	r3, [pc, #132]	; (8006aec <Mark_Accumming+0xbc>)
 8006a68:	701a      	strb	r2, [r3, #0]
 8006a6a:	e014      	b.n	8006a96 <Mark_Accumming+0x66>
	} else {

		irSensorStateSum |= (irSensorState & lineMasking) << (curIrSensorMid - 11);
 8006a6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ae4 <Mark_Accumming+0xb4>)
 8006a6e:	881b      	ldrh	r3, [r3, #0]
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	4b1d      	ldr	r3, [pc, #116]	; (8006ae8 <Mark_Accumming+0xb8>)
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	4013      	ands	r3, r2
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	3b0b      	subs	r3, #11
 8006a80:	fa02 f303 	lsl.w	r3, r2, r3
 8006a84:	b25a      	sxtb	r2, r3
 8006a86:	4b19      	ldr	r3, [pc, #100]	; (8006aec <Mark_Accumming+0xbc>)
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	b25b      	sxtb	r3, r3
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	b25b      	sxtb	r3, r3
 8006a90:	b2da      	uxtb	r2, r3
 8006a92:	4b16      	ldr	r3, [pc, #88]	; (8006aec <Mark_Accumming+0xbc>)
 8006a94:	701a      	strb	r2, [r3, #0]
	}



	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 8006a96:	4b13      	ldr	r3, [pc, #76]	; (8006ae4 <Mark_Accumming+0xb4>)
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	4b14      	ldr	r3, [pc, #80]	; (8006af0 <Mark_Accumming+0xc0>)
 8006a9e:	881b      	ldrh	r3, [r3, #0]
 8006aa0:	4013      	ands	r3, r2
 8006aa2:	b29b      	uxth	r3, r3
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d006      	beq.n	8006ab6 <Mark_Accumming+0x86>

		irSensorStateSum |= 0x80;
 8006aa8:	4b10      	ldr	r3, [pc, #64]	; (8006aec <Mark_Accumming+0xbc>)
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006ab0:	b2da      	uxtb	r2, r3
 8006ab2:	4b0e      	ldr	r3, [pc, #56]	; (8006aec <Mark_Accumming+0xbc>)
 8006ab4:	701a      	strb	r2, [r3, #0]
	}

	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 8006ab6:	4b0b      	ldr	r3, [pc, #44]	; (8006ae4 <Mark_Accumming+0xb4>)
 8006ab8:	881b      	ldrh	r3, [r3, #0]
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	4b0d      	ldr	r3, [pc, #52]	; (8006af4 <Mark_Accumming+0xc4>)
 8006abe:	881b      	ldrh	r3, [r3, #0]
 8006ac0:	4013      	ands	r3, r2
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d006      	beq.n	8006ad6 <Mark_Accumming+0xa6>

		irSensorStateSum |= 0x01;
 8006ac8:	4b08      	ldr	r3, [pc, #32]	; (8006aec <Mark_Accumming+0xbc>)
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	b2da      	uxtb	r2, r3
 8006ad2:	4b06      	ldr	r3, [pc, #24]	; (8006aec <Mark_Accumming+0xbc>)
 8006ad4:	701a      	strb	r2, [r3, #0]
	}

}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	20003500 	.word	0x20003500
 8006ae8:	2000003e 	.word	0x2000003e
 8006aec:	20003496 	.word	0x20003496
 8006af0:	20000042 	.word	0x20000042
 8006af4:	20000040 	.word	0x20000040

08006af8 <Mark_Accumming_Reset>:


__STATIC_INLINE void	Mark_Accumming_Reset() {
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0

	irSensorStateSum = 0x00;
 8006afc:	4b03      	ldr	r3, [pc, #12]	; (8006b0c <Mark_Accumming_Reset+0x14>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	701a      	strb	r2, [r3, #0]
}
 8006b02:	bf00      	nop
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr
 8006b0c:	20003496 	.word	0x20003496

08006b10 <Is_Line_Out>:





__STATIC_INLINE uint8_t	Is_Line_Out() {
 8006b10:	b480      	push	{r7}
 8006b12:	af00      	add	r7, sp, #0

	if (irSensorState == 0x00) {
 8006b14:	4b06      	ldr	r3, [pc, #24]	; (8006b30 <Is_Line_Out+0x20>)
 8006b16:	881b      	ldrh	r3, [r3, #0]
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d101      	bne.n	8006b22 <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e000      	b.n	8006b24 <Is_Line_Out+0x14>
	}

	return CUSTOM_FALSE;
 8006b22:	2300      	movs	r3, #0
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	20003500 	.word	0x20003500

08006b34 <Is_Passed_Marker>:




__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 8006b34:	b480      	push	{r7}
 8006b36:	af00      	add	r7, sp, #0

	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 8006b38:	4b08      	ldr	r3, [pc, #32]	; (8006b5c <Is_Passed_Marker+0x28>)
 8006b3a:	881b      	ldrh	r3, [r3, #0]
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	4b08      	ldr	r3, [pc, #32]	; (8006b60 <Is_Passed_Marker+0x2c>)
 8006b40:	881b      	ldrh	r3, [r3, #0]
 8006b42:	4013      	ands	r3, r2
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e000      	b.n	8006b50 <Is_Passed_Marker+0x1c>
	}

	return CUSTOM_FALSE;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	46bd      	mov	sp, r7
 8006b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b58:	4770      	bx	lr
 8006b5a:	bf00      	nop
 8006b5c:	20003500 	.word	0x20003500
 8006b60:	20000046 	.word	0x20000046

08006b64 <Mark_Decision>:




// end line, right mark, left mark, straight     
__STATIC_INLINE void	Mark_Decision() {
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0

	// cross
	if (irSensorStateSum == 0xff) {
 8006b68:	4b1c      	ldr	r3, [pc, #112]	; (8006bdc <Mark_Decision+0x78>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	2bff      	cmp	r3, #255	; 0xff
 8006b6e:	d103      	bne.n	8006b78 <Mark_Decision+0x14>

		markState = MARK_CROSS;
 8006b70:	4b1b      	ldr	r3, [pc, #108]	; (8006be0 <Mark_Decision+0x7c>)
 8006b72:	2205      	movs	r2, #5
 8006b74:	701a      	strb	r2, [r3, #0]
		//  
		else {
			markState = MARK_CURVE_R;
		}
	}
}
 8006b76:	e02b      	b.n	8006bd0 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 8006b78:	4b18      	ldr	r3, [pc, #96]	; (8006bdc <Mark_Decision+0x78>)
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	f003 0381 	and.w	r3, r3, #129	; 0x81
 8006b80:	2b81      	cmp	r3, #129	; 0x81
 8006b82:	d103      	bne.n	8006b8c <Mark_Decision+0x28>
		markState = MARK_END;
 8006b84:	4b16      	ldr	r3, [pc, #88]	; (8006be0 <Mark_Decision+0x7c>)
 8006b86:	2204      	movs	r2, #4
 8006b88:	701a      	strb	r2, [r3, #0]
}
 8006b8a:	e021      	b.n	8006bd0 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 8006b8c:	4b13      	ldr	r3, [pc, #76]	; (8006bdc <Mark_Decision+0x78>)
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	b25b      	sxtb	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	da0b      	bge.n	8006bae <Mark_Decision+0x4a>
		if (markState == MARK_CURVE_L) {
 8006b96:	4b12      	ldr	r3, [pc, #72]	; (8006be0 <Mark_Decision+0x7c>)
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	2b03      	cmp	r3, #3
 8006b9c:	d103      	bne.n	8006ba6 <Mark_Decision+0x42>
			markState = MARK_STRAIGHT;
 8006b9e:	4b10      	ldr	r3, [pc, #64]	; (8006be0 <Mark_Decision+0x7c>)
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	701a      	strb	r2, [r3, #0]
}
 8006ba4:	e014      	b.n	8006bd0 <Mark_Decision+0x6c>
			markState = MARK_CURVE_L;
 8006ba6:	4b0e      	ldr	r3, [pc, #56]	; (8006be0 <Mark_Decision+0x7c>)
 8006ba8:	2203      	movs	r2, #3
 8006baa:	701a      	strb	r2, [r3, #0]
}
 8006bac:	e010      	b.n	8006bd0 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 8006bae:	4b0b      	ldr	r3, [pc, #44]	; (8006bdc <Mark_Decision+0x78>)
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	f003 0301 	and.w	r3, r3, #1
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d00a      	beq.n	8006bd0 <Mark_Decision+0x6c>
		if (markState == MARK_CURVE_R) {
 8006bba:	4b09      	ldr	r3, [pc, #36]	; (8006be0 <Mark_Decision+0x7c>)
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d103      	bne.n	8006bca <Mark_Decision+0x66>
			markState = MARK_STRAIGHT;
 8006bc2:	4b07      	ldr	r3, [pc, #28]	; (8006be0 <Mark_Decision+0x7c>)
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	701a      	strb	r2, [r3, #0]
}
 8006bc8:	e002      	b.n	8006bd0 <Mark_Decision+0x6c>
			markState = MARK_CURVE_R;
 8006bca:	4b05      	ldr	r3, [pc, #20]	; (8006be0 <Mark_Decision+0x7c>)
 8006bcc:	2202      	movs	r2, #2
 8006bce:	701a      	strb	r2, [r3, #0]
}
 8006bd0:	bf00      	nop
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	20003496 	.word	0x20003496
 8006be0:	2000003c 	.word	0x2000003c

08006be4 <Mark>:





__STATIC_INLINE void	Mark() {
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b082      	sub	sp, #8
 8006be8:	af00      	add	r7, sp, #0

	static uint32_t	lineOutStartTime = 0;

	int32_t	curIrSensorMid = (positionVal + 30000) / 4000;
 8006bea:	4b51      	ldr	r3, [pc, #324]	; (8006d30 <Mark+0x14c>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8006bf2:	3330      	adds	r3, #48	; 0x30
 8006bf4:	4a4f      	ldr	r2, [pc, #316]	; (8006d34 <Mark+0x150>)
 8006bf6:	fb82 1203 	smull	r1, r2, r2, r3
 8006bfa:	1212      	asrs	r2, r2, #8
 8006bfc:	17db      	asrs	r3, r3, #31
 8006bfe:	1ad3      	subs	r3, r2, r3
 8006c00:	607b      	str	r3, [r7, #4]

	Mark_Masking(curIrSensorMid);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff fe9c 	bl	8006940 <Mark_Masking>


	switch (markStateMachine) {
 8006c08:	4b4b      	ldr	r3, [pc, #300]	; (8006d38 <Mark+0x154>)
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	2b04      	cmp	r3, #4
 8006c0e:	f200 808a 	bhi.w	8006d26 <Mark+0x142>
 8006c12:	a201      	add	r2, pc, #4	; (adr r2, 8006c18 <Mark+0x34>)
 8006c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c18:	08006c2d 	.word	0x08006c2d
 8006c1c:	08006c97 	.word	0x08006c97
 8006c20:	08006cc1 	.word	0x08006cc1
 8006c24:	08006ce3 	.word	0x08006ce3
 8006c28:	08006cef 	.word	0x08006cef


		case MARK_STATE_MACHINE_IDLE :

				//   4  
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 8006c2c:	4b43      	ldr	r3, [pc, #268]	; (8006d3c <Mark+0x158>)
 8006c2e:	881b      	ldrh	r3, [r3, #0]
 8006c30:	b29a      	uxth	r2, r3
 8006c32:	4b43      	ldr	r3, [pc, #268]	; (8006d40 <Mark+0x15c>)
 8006c34:	881b      	ldrh	r3, [r3, #0]
 8006c36:	4013      	ands	r3, r2
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f7fa f824 	bl	8000c88 <__popcountsi2>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b03      	cmp	r3, #3
 8006c44:	dd08      	ble.n	8006c58 <Mark+0x74>

					Mark_Accumming_Reset();
 8006c46:	f7ff ff57 	bl	8006af8 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7ff fef0 	bl	8006a30 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_CROSS;
 8006c50:	4b39      	ldr	r3, [pc, #228]	; (8006d38 <Mark+0x154>)
 8006c52:	2201      	movs	r2, #1
 8006c54:	701a      	strb	r2, [r3, #0]
					lineOutStartTime = uwTick;

					markStateMachine = MARK_STATE_MACHINE_LINE_OUT;
				}

				break;
 8006c56:	e05f      	b.n	8006d18 <Mark+0x134>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) >= 1) {
 8006c58:	4b38      	ldr	r3, [pc, #224]	; (8006d3c <Mark+0x158>)
 8006c5a:	881b      	ldrh	r3, [r3, #0]
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	4b39      	ldr	r3, [pc, #228]	; (8006d44 <Mark+0x160>)
 8006c60:	881b      	ldrh	r3, [r3, #0]
 8006c62:	4013      	ands	r3, r2
 8006c64:	b29b      	uxth	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d008      	beq.n	8006c7c <Mark+0x98>
					Mark_Accumming_Reset();
 8006c6a:	f7ff ff45 	bl	8006af8 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 8006c6e:	6878      	ldr	r0, [r7, #4]
 8006c70:	f7ff fede 	bl	8006a30 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_MARKER;
 8006c74:	4b30      	ldr	r3, [pc, #192]	; (8006d38 <Mark+0x154>)
 8006c76:	2202      	movs	r2, #2
 8006c78:	701a      	strb	r2, [r3, #0]
				break;
 8006c7a:	e04d      	b.n	8006d18 <Mark+0x134>
				else if (Is_Line_Out()) {
 8006c7c:	f7ff ff48 	bl	8006b10 <Is_Line_Out>
 8006c80:	4603      	mov	r3, r0
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d048      	beq.n	8006d18 <Mark+0x134>
					lineOutStartTime = uwTick;
 8006c86:	4b30      	ldr	r3, [pc, #192]	; (8006d48 <Mark+0x164>)
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a30      	ldr	r2, [pc, #192]	; (8006d4c <Mark+0x168>)
 8006c8c:	6013      	str	r3, [r2, #0]
					markStateMachine = MARK_STATE_MACHINE_LINE_OUT;
 8006c8e:	4b2a      	ldr	r3, [pc, #168]	; (8006d38 <Mark+0x154>)
 8006c90:	2204      	movs	r2, #4
 8006c92:	701a      	strb	r2, [r3, #0]
				break;
 8006c94:	e040      	b.n	8006d18 <Mark+0x134>


		case MARK_STATE_MACHINE_CROSS:

				// accum
				Mark_Accumming(curIrSensorMid);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f7ff feca 	bl	8006a30 <Mark_Accumming>

				//         IDLE
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 8006c9c:	4b2c      	ldr	r3, [pc, #176]	; (8006d50 <Mark+0x16c>)
 8006c9e:	781b      	ldrb	r3, [r3, #0]
 8006ca0:	2bff      	cmp	r3, #255	; 0xff
 8006ca2:	d104      	bne.n	8006cae <Mark+0xca>
 8006ca4:	f7ff ff46 	bl	8006b34 <Is_Passed_Marker>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d104      	bne.n	8006cb8 <Mark+0xd4>
					|| Is_Line_Out() ) {
 8006cae:	f7ff ff2f 	bl	8006b10 <Is_Line_Out>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d031      	beq.n	8006d1c <Mark+0x138>

					markStateMachine = MARK_STATE_MACHINE_DECISION;
 8006cb8:	4b1f      	ldr	r3, [pc, #124]	; (8006d38 <Mark+0x154>)
 8006cba:	2203      	movs	r2, #3
 8006cbc:	701a      	strb	r2, [r3, #0]
				}

				break;
 8006cbe:	e02d      	b.n	8006d1c <Mark+0x138>


		case MARK_STATE_MACHINE_MARKER :

				// accum
				Mark_Accumming(curIrSensorMid);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff feb5 	bl	8006a30 <Mark_Accumming>

				//   0  
				if (Is_Passed_Marker() || Is_Line_Out()) {
 8006cc6:	f7ff ff35 	bl	8006b34 <Is_Passed_Marker>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d104      	bne.n	8006cda <Mark+0xf6>
 8006cd0:	f7ff ff1e 	bl	8006b10 <Is_Line_Out>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d022      	beq.n	8006d20 <Mark+0x13c>

					markStateMachine = MARK_STATE_MACHINE_DECISION;
 8006cda:	4b17      	ldr	r3, [pc, #92]	; (8006d38 <Mark+0x154>)
 8006cdc:	2203      	movs	r2, #3
 8006cde:	701a      	strb	r2, [r3, #0]
				}

				break;
 8006ce0:	e01e      	b.n	8006d20 <Mark+0x13c>



		case MARK_STATE_MACHINE_DECISION :

				Mark_Decision();
 8006ce2:	f7ff ff3f 	bl	8006b64 <Mark_Decision>

				markStateMachine = MARK_STATE_MACHINE_IDLE;
 8006ce6:	4b14      	ldr	r3, [pc, #80]	; (8006d38 <Mark+0x154>)
 8006ce8:	2200      	movs	r2, #0
 8006cea:	701a      	strb	r2, [r3, #0]

				break;
 8006cec:	e01b      	b.n	8006d26 <Mark+0x142>


		case MARK_STATE_MACHINE_LINE_OUT :


				if (!Is_Line_Out()) {
 8006cee:	f7ff ff0f 	bl	8006b10 <Is_Line_Out>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d103      	bne.n	8006d00 <Mark+0x11c>

					markStateMachine = MARK_STATE_MACHINE_IDLE;
 8006cf8:	4b0f      	ldr	r3, [pc, #60]	; (8006d38 <Mark+0x154>)
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	701a      	strb	r2, [r3, #0]
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {

					markState = MARK_LINE_OUT;
				}

				break ;
 8006cfe:	e011      	b.n	8006d24 <Mark+0x140>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8006d00:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <Mark+0x168>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8006d08:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <Mark+0x164>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d209      	bcs.n	8006d24 <Mark+0x140>
					markState = MARK_LINE_OUT;
 8006d10:	4b10      	ldr	r3, [pc, #64]	; (8006d54 <Mark+0x170>)
 8006d12:	2206      	movs	r2, #6
 8006d14:	701a      	strb	r2, [r3, #0]
				break ;
 8006d16:	e005      	b.n	8006d24 <Mark+0x140>
				break;
 8006d18:	bf00      	nop
 8006d1a:	e004      	b.n	8006d26 <Mark+0x142>
				break;
 8006d1c:	bf00      	nop
 8006d1e:	e002      	b.n	8006d26 <Mark+0x142>
				break;
 8006d20:	bf00      	nop
 8006d22:	e000      	b.n	8006d26 <Mark+0x142>
				break ;
 8006d24:	bf00      	nop

	}
}
 8006d26:	bf00      	nop
 8006d28:	3708      	adds	r7, #8
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
 8006d2e:	bf00      	nop
 8006d30:	20001464 	.word	0x20001464
 8006d34:	10624dd3 	.word	0x10624dd3
 8006d38:	20001488 	.word	0x20001488
 8006d3c:	20003500 	.word	0x20003500
 8006d40:	2000003e 	.word	0x2000003e
 8006d44:	20000044 	.word	0x20000044
 8006d48:	200002a4 	.word	0x200002a4
 8006d4c:	2000349c 	.word	0x2000349c
 8006d50:	20003496 	.word	0x20003496
 8006d54:	2000003c 	.word	0x2000003c

08006d58 <Positioning>:
#include "main.h"
#include "motor.h"



__STATIC_INLINE void	Positioning() {
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0


	int32_t positionSum = 0;
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
	int32_t sensorNormValsSum = 0;
 8006d62:	2300      	movs	r3, #0
 8006d64:	60bb      	str	r3, [r7, #8]

	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 8006d66:	4b29      	ldr	r3, [pc, #164]	; (8006e0c <Positioning+0xb4>)
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	71fb      	strb	r3, [r7, #7]
 8006d6c:	e017      	b.n	8006d9e <Positioning+0x46>

		positionSum += positionTable[i] * sensorNormVals[i];
 8006d6e:	79fb      	ldrb	r3, [r7, #7]
 8006d70:	4a27      	ldr	r2, [pc, #156]	; (8006e10 <Positioning+0xb8>)
 8006d72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d76:	79fa      	ldrb	r2, [r7, #7]
 8006d78:	4926      	ldr	r1, [pc, #152]	; (8006e14 <Positioning+0xbc>)
 8006d7a:	5c8a      	ldrb	r2, [r1, r2]
 8006d7c:	b2d2      	uxtb	r2, r2
 8006d7e:	fb02 f303 	mul.w	r3, r2, r3
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	4413      	add	r3, r2
 8006d86:	60fb      	str	r3, [r7, #12]
		sensorNormValsSum += sensorNormVals[i];
 8006d88:	79fb      	ldrb	r3, [r7, #7]
 8006d8a:	4a22      	ldr	r2, [pc, #136]	; (8006e14 <Positioning+0xbc>)
 8006d8c:	5cd3      	ldrb	r3, [r2, r3]
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	461a      	mov	r2, r3
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	4413      	add	r3, r2
 8006d96:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 8006d98:	79fb      	ldrb	r3, [r7, #7]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	71fb      	strb	r3, [r7, #7]
 8006d9e:	4b1e      	ldr	r3, [pc, #120]	; (8006e18 <Positioning+0xc0>)
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	b2db      	uxtb	r3, r3
 8006da4:	79fa      	ldrb	r2, [r7, #7]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d9e1      	bls.n	8006d6e <Positioning+0x16>
	}

	positionVal = positionSum / GET_MAX(sensorNormValsSum, 1);
 8006daa:	68bb      	ldr	r3, [r7, #8]
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	bfb8      	it	lt
 8006db0:	2301      	movlt	r3, #1
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	fb92 f3f3 	sdiv	r3, r2, r3
 8006db8:	4a18      	ldr	r2, [pc, #96]	; (8006e1c <Positioning+0xc4>)
 8006dba:	6013      	str	r3, [r2, #0]


	int32_t	window = ((positionVal - curInlineVal) + 30000) / 4000;
 8006dbc:	4b17      	ldr	r3, [pc, #92]	; (8006e1c <Positioning+0xc4>)
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	4b17      	ldr	r3, [pc, #92]	; (8006e20 <Positioning+0xc8>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8006dca:	3330      	adds	r3, #48	; 0x30
 8006dcc:	4a15      	ldr	r2, [pc, #84]	; (8006e24 <Positioning+0xcc>)
 8006dce:	fb82 1203 	smull	r1, r2, r2, r3
 8006dd2:	1212      	asrs	r2, r2, #8
 8006dd4:	17db      	asrs	r3, r3, #31
 8006dd6:	1ad3      	subs	r3, r2, r3
 8006dd8:	603b      	str	r3, [r7, #0]

	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	2b0d      	cmp	r3, #13
 8006dde:	bfa8      	it	ge
 8006de0:	230d      	movge	r3, #13
 8006de2:	b2db      	uxtb	r3, r3
 8006de4:	3302      	adds	r3, #2
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	4b0b      	ldr	r3, [pc, #44]	; (8006e18 <Positioning+0xc0>)
 8006dea:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	bfb8      	it	lt
 8006df2:	2301      	movlt	r3, #1
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	3b01      	subs	r3, #1
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <Positioning+0xb4>)
 8006dfc:	701a      	strb	r2, [r3, #0]
}
 8006dfe:	bf00      	nop
 8006e00:	3714      	adds	r7, #20
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	2000001d 	.word	0x2000001d
 8006e10:	20000080 	.word	0x20000080
 8006e14:	200034e0 	.word	0x200034e0
 8006e18:	2000001c 	.word	0x2000001c
 8006e1c:	20001464 	.word	0x20001464
 8006e20:	20001484 	.word	0x20001484
 8006e24:	10624dd3 	.word	0x10624dd3

08006e28 <First_Drive>:




//1 
void First_Drive() {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0

	uint8_t exitEcho = EXIT_ECHO_IDLE;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	71fb      	strb	r3, [r7, #7]


	Custom_OLED_Clear();
 8006e32:	f7fe f9fa 	bl	800522a <Custom_OLED_Clear>

	isStraightBoostEnabled = 0;
 8006e36:	4b24      	ldr	r3, [pc, #144]	; (8006ec8 <First_Drive+0xa0>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	701a      	strb	r2, [r3, #0]
	isCurveBoostEnabled = 0;
 8006e3c:	4b23      	ldr	r3, [pc, #140]	; (8006ecc <First_Drive+0xa4>)
 8006e3e:	2200      	movs	r2, #0
 8006e40:	701a      	strb	r2, [r3, #0]
	isInlineDriveEnabled = 0;
 8006e42:	4b23      	ldr	r3, [pc, #140]	; (8006ed0 <First_Drive+0xa8>)
 8006e44:	2200      	movs	r2, #0
 8006e46:	701a      	strb	r2, [r3, #0]

	//   
	Pre_Drive_Setting();
 8006e48:	f7ff f926 	bl	8006098 <Pre_Drive_Setting>

	Sensor_Start();
 8006e4c:	f003 fa04 	bl	800a258 <Sensor_Start>
	Positioning();
 8006e50:	f7ff ff82 	bl	8006d58 <Positioning>

	Motor_Start();
 8006e54:	f001 feec 	bl	8008c30 <Motor_Start>
	Speed_Control_Start();
 8006e58:	f001 ff42 	bl	8008ce0 <Speed_Control_Start>

	while (1) {

		//Drive_Test_Info_Oled();

		Positioning();
 8006e5c:	f7ff ff7c 	bl	8006d58 <Positioning>

		Mark();
 8006e60:	f7ff fec0 	bl	8006be4 <Mark>
		First_Drive_Cntl();
 8006e64:	f000 f83e 	bl	8006ee4 <First_Drive_Cntl>

		//Drive_Speed_Cntl();
		if ( EXIT_ECHO_IDLE != (exitEcho = Is_Drive_End()) ) {
 8006e68:	f7ff fd4e 	bl	8006908 <Is_Drive_End>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	71fb      	strb	r3, [r7, #7]
 8006e70:	79fb      	ldrb	r3, [r7, #7]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d0f2      	beq.n	8006e5c <First_Drive+0x34>

			Drive_Fit_In(pitInLen, PIT_IN_TARGET_SPEED);
 8006e76:	4b17      	ldr	r3, [pc, #92]	; (8006ed4 <First_Drive+0xac>)
 8006e78:	edd3 7a00 	vldr	s15, [r3]
 8006e7c:	eddf 0a16 	vldr	s1, [pc, #88]	; 8006ed8 <First_Drive+0xb0>
 8006e80:	eeb0 0a67 	vmov.f32	s0, s15
 8006e84:	f7ff fce8 	bl	8006858 <Drive_Fit_In>

			while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8006e88:	e001      	b.n	8006e8e <First_Drive+0x66>
				Positioning();
 8006e8a:	f7ff ff65 	bl	8006d58 <Positioning>
			while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8006e8e:	4b13      	ldr	r3, [pc, #76]	; (8006edc <First_Drive+0xb4>)
 8006e90:	edd3 7a00 	vldr	s15, [r3]
 8006e94:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8006ee0 <First_Drive+0xb8>
 8006e98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea0:	dcf3      	bgt.n	8006e8a <First_Drive+0x62>
				//Drive_Speed_Cntl();
			}

			Custom_Delay_ms(DRIVE_END_DELAY_TIME_MS);
 8006ea2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ea6:	f7ff fcc7 	bl	8006838 <Custom_Delay_ms>

			break;
 8006eaa:	bf00      	nop
		}
	}

	Motor_Stop();
 8006eac:	f001 ff10 	bl	8008cd0 <Motor_Stop>
	Speed_Control_Stop();
 8006eb0:	f001 ff22 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 8006eb4:	f003 f9e8 	bl	800a288 <Sensor_Stop>

	First_Drive_Data_Cntl(exitEcho);
 8006eb8:	79fb      	ldrb	r3, [r7, #7]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f000 f97c 	bl	80071b8 <First_Drive_Data_Cntl>
}
 8006ec0:	bf00      	nop
 8006ec2:	3708      	adds	r7, #8
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}
 8006ec8:	20003492 	.word	0x20003492
 8006ecc:	20003493 	.word	0x20003493
 8006ed0:	20003494 	.word	0x20003494
 8006ed4:	2000004c 	.word	0x2000004c
 8006ed8:	00000000 	.word	0x00000000
 8006edc:	20001474 	.word	0x20001474
 8006ee0:	3e4ccccd 	.word	0x3e4ccccd

08006ee4 <First_Drive_Cntl>:





__STATIC_INLINE void First_Drive_Cntl() {
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	af00      	add	r7, sp, #0



	switch (markState) {
 8006ee8:	4b5b      	ldr	r3, [pc, #364]	; (8007058 <First_Drive_Cntl+0x174>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	3b01      	subs	r3, #1
 8006eee:	2b05      	cmp	r3, #5
 8006ef0:	f200 80b0 	bhi.w	8007054 <First_Drive_Cntl+0x170>
 8006ef4:	a201      	add	r2, pc, #4	; (adr r2, 8006efc <First_Drive_Cntl+0x18>)
 8006ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efa:	bf00      	nop
 8006efc:	0800704d 	.word	0x0800704d
 8006f00:	0800704d 	.word	0x0800704d
 8006f04:	0800704d 	.word	0x0800704d
 8006f08:	08006f53 	.word	0x08006f53
 8006f0c:	08006f15 	.word	0x08006f15
 8006f10:	08007053 	.word	0x08007053
			 *    n (crossCnt)		0		1		...		50
			 *    m (driveDataIdx)		4(3)	6(5)	...		98
			 *
			 *    (0     1   , 0    )
			 */
			crossCntTableBuffer[crossCnt] = driveDataIdx + 1;
 8006f14:	4b51      	ldr	r3, [pc, #324]	; (800705c <First_Drive_Cntl+0x178>)
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	4a51      	ldr	r2, [pc, #324]	; (8007060 <First_Drive_Cntl+0x17c>)
 8006f1a:	8812      	ldrh	r2, [r2, #0]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	b299      	uxth	r1, r3
 8006f20:	4b50      	ldr	r3, [pc, #320]	; (8007064 <First_Drive_Cntl+0x180>)
 8006f22:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

			crossCnt += 1;
 8006f26:	4b4e      	ldr	r3, [pc, #312]	; (8007060 <First_Drive_Cntl+0x17c>)
 8006f28:	881b      	ldrh	r3, [r3, #0]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	4b4c      	ldr	r3, [pc, #304]	; (8007060 <First_Drive_Cntl+0x17c>)
 8006f30:	801a      	strh	r2, [r3, #0]

			// ,      
//			markState = driveDataBuffer[driveDataIdx].markState;

			// ,       
			 markState = MARK_STRAIGHT;
 8006f32:	4b49      	ldr	r3, [pc, #292]	; (8007058 <First_Drive_Cntl+0x174>)
 8006f34:	2201      	movs	r2, #1
 8006f36:	701a      	strb	r2, [r3, #0]
			 driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
 8006f38:	4b48      	ldr	r3, [pc, #288]	; (800705c <First_Drive_Cntl+0x178>)
 8006f3a:	881b      	ldrh	r3, [r3, #0]
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	4a4a      	ldr	r2, [pc, #296]	; (8007068 <First_Drive_Cntl+0x184>)
 8006f40:	460b      	mov	r3, r1
 8006f42:	005b      	lsls	r3, r3, #1
 8006f44:	440b      	add	r3, r1
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	4413      	add	r3, r2
 8006f4a:	3308      	adds	r3, #8
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	701a      	strb	r2, [r3, #0]

			break;
 8006f50:	e080      	b.n	8007054 <First_Drive_Cntl+0x170>



		case MARK_END:

			endMarkCnt++;
 8006f52:	4b46      	ldr	r3, [pc, #280]	; (800706c <First_Drive_Cntl+0x188>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	3301      	adds	r3, #1
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	4b44      	ldr	r3, [pc, #272]	; (800706c <First_Drive_Cntl+0x188>)
 8006f5c:	701a      	strb	r2, [r3, #0]

			if (endMarkCnt >= stopEndMarkCnt) {
 8006f5e:	4b43      	ldr	r3, [pc, #268]	; (800706c <First_Drive_Cntl+0x188>)
 8006f60:	781a      	ldrb	r2, [r3, #0]
 8006f62:	4b43      	ldr	r3, [pc, #268]	; (8007070 <First_Drive_Cntl+0x18c>)
 8006f64:	781b      	ldrb	r3, [r3, #0]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d360      	bcc.n	800702c <First_Drive_Cntl+0x148>

				//   tick     
				driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L;
 8006f6a:	4b3c      	ldr	r3, [pc, #240]	; (800705c <First_Drive_Cntl+0x178>)
 8006f6c:	881b      	ldrh	r3, [r3, #0]
 8006f6e:	4618      	mov	r0, r3
 8006f70:	4b40      	ldr	r3, [pc, #256]	; (8007074 <First_Drive_Cntl+0x190>)
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	493c      	ldr	r1, [pc, #240]	; (8007068 <First_Drive_Cntl+0x184>)
 8006f76:	4603      	mov	r3, r0
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	4403      	add	r3, r0
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	440b      	add	r3, r1
 8006f80:	601a      	str	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R;
 8006f82:	4b36      	ldr	r3, [pc, #216]	; (800705c <First_Drive_Cntl+0x178>)
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	4b3b      	ldr	r3, [pc, #236]	; (8007078 <First_Drive_Cntl+0x194>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	4936      	ldr	r1, [pc, #216]	; (8007068 <First_Drive_Cntl+0x184>)
 8006f8e:	4603      	mov	r3, r0
 8006f90:	005b      	lsls	r3, r3, #1
 8006f92:	4403      	add	r3, r0
 8006f94:	009b      	lsls	r3, r3, #2
 8006f96:	440b      	add	r3, r1
 8006f98:	3304      	adds	r3, #4
 8006f9a:	601a      	str	r2, [r3, #0]

				//     
				driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 8006f9c:	4b30      	ldr	r3, [pc, #192]	; (8007060 <First_Drive_Cntl+0x17c>)
 8006f9e:	881a      	ldrh	r2, [r3, #0]
 8006fa0:	4b2e      	ldr	r3, [pc, #184]	; (800705c <First_Drive_Cntl+0x178>)
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	4619      	mov	r1, r3
 8006fa6:	b2d0      	uxtb	r0, r2
 8006fa8:	4a2f      	ldr	r2, [pc, #188]	; (8007068 <First_Drive_Cntl+0x184>)
 8006faa:	460b      	mov	r3, r1
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	440b      	add	r3, r1
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	4413      	add	r3, r2
 8006fb4:	3309      	adds	r3, #9
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	701a      	strb	r2, [r3, #0]

				driveDataIdx += 1;
 8006fba:	4b28      	ldr	r3, [pc, #160]	; (800705c <First_Drive_Cntl+0x178>)
 8006fbc:	881b      	ldrh	r3, [r3, #0]
 8006fbe:	3301      	adds	r3, #1
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	4b26      	ldr	r3, [pc, #152]	; (800705c <First_Drive_Cntl+0x178>)
 8006fc4:	801a      	strh	r2, [r3, #0]

				driveDataBuffer[driveDataIdx].markState = MARK_END;
 8006fc6:	4b25      	ldr	r3, [pc, #148]	; (800705c <First_Drive_Cntl+0x178>)
 8006fc8:	881b      	ldrh	r3, [r3, #0]
 8006fca:	4619      	mov	r1, r3
 8006fcc:	4a26      	ldr	r2, [pc, #152]	; (8007068 <First_Drive_Cntl+0x184>)
 8006fce:	460b      	mov	r3, r1
 8006fd0:	005b      	lsls	r3, r3, #1
 8006fd2:	440b      	add	r3, r1
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4413      	add	r3, r2
 8006fd8:	3308      	adds	r3, #8
 8006fda:	2204      	movs	r2, #4
 8006fdc:	701a      	strb	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 8006fde:	4b20      	ldr	r3, [pc, #128]	; (8007060 <First_Drive_Cntl+0x17c>)
 8006fe0:	881a      	ldrh	r2, [r3, #0]
 8006fe2:	4b1e      	ldr	r3, [pc, #120]	; (800705c <First_Drive_Cntl+0x178>)
 8006fe4:	881b      	ldrh	r3, [r3, #0]
 8006fe6:	4619      	mov	r1, r3
 8006fe8:	b2d0      	uxtb	r0, r2
 8006fea:	4a1f      	ldr	r2, [pc, #124]	; (8007068 <First_Drive_Cntl+0x184>)
 8006fec:	460b      	mov	r3, r1
 8006fee:	005b      	lsls	r3, r3, #1
 8006ff0:	440b      	add	r3, r1
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	4413      	add	r3, r2
 8006ff6:	3309      	adds	r3, #9
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	701a      	strb	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].tickCnt_L = 0;
 8006ffc:	4b17      	ldr	r3, [pc, #92]	; (800705c <First_Drive_Cntl+0x178>)
 8006ffe:	881b      	ldrh	r3, [r3, #0]
 8007000:	4619      	mov	r1, r3
 8007002:	4a19      	ldr	r2, [pc, #100]	; (8007068 <First_Drive_Cntl+0x184>)
 8007004:	460b      	mov	r3, r1
 8007006:	005b      	lsls	r3, r3, #1
 8007008:	440b      	add	r3, r1
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	2200      	movs	r2, #0
 8007010:	601a      	str	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].tickCnt_R = 0;
 8007012:	4b12      	ldr	r3, [pc, #72]	; (800705c <First_Drive_Cntl+0x178>)
 8007014:	881b      	ldrh	r3, [r3, #0]
 8007016:	4619      	mov	r1, r3
 8007018:	4a13      	ldr	r2, [pc, #76]	; (8007068 <First_Drive_Cntl+0x184>)
 800701a:	460b      	mov	r3, r1
 800701c:	005b      	lsls	r3, r3, #1
 800701e:	440b      	add	r3, r1
 8007020:	009b      	lsls	r3, r3, #2
 8007022:	4413      	add	r3, r2
 8007024:	3304      	adds	r3, #4
 8007026:	2200      	movs	r2, #0
 8007028:	601a      	str	r2, [r3, #0]
				// ,       
				markState = MARK_STRAIGHT;
				driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
			}

			break;
 800702a:	e013      	b.n	8007054 <First_Drive_Cntl+0x170>
				markState = MARK_STRAIGHT;
 800702c:	4b0a      	ldr	r3, [pc, #40]	; (8007058 <First_Drive_Cntl+0x174>)
 800702e:	2201      	movs	r2, #1
 8007030:	701a      	strb	r2, [r3, #0]
				driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
 8007032:	4b0a      	ldr	r3, [pc, #40]	; (800705c <First_Drive_Cntl+0x178>)
 8007034:	881b      	ldrh	r3, [r3, #0]
 8007036:	4619      	mov	r1, r3
 8007038:	4a0b      	ldr	r2, [pc, #44]	; (8007068 <First_Drive_Cntl+0x184>)
 800703a:	460b      	mov	r3, r1
 800703c:	005b      	lsls	r3, r3, #1
 800703e:	440b      	add	r3, r1
 8007040:	009b      	lsls	r3, r3, #2
 8007042:	4413      	add	r3, r2
 8007044:	3308      	adds	r3, #8
 8007046:	2201      	movs	r2, #1
 8007048:	701a      	strb	r2, [r3, #0]
			break;
 800704a:	e003      	b.n	8007054 <First_Drive_Cntl+0x170>

		case MARK_STRAIGHT:
		case MARK_CURVE_L:
		case MARK_CURVE_R:

			Set_First_Drive_Data();
 800704c:	f000 f816 	bl	800707c <Set_First_Drive_Data>

			break;
 8007050:	e000      	b.n	8007054 <First_Drive_Cntl+0x170>
			break;
 8007052:	bf00      	nop
	}

}
 8007054:	bf00      	nop
 8007056:	bd80      	pop	{r7, pc}
 8007058:	2000003c 	.word	0x2000003c
 800705c:	2000328c 	.word	0x2000328c
 8007060:	20003490 	.word	0x20003490
 8007064:	20003390 	.word	0x20003390
 8007068:	2000238c 	.word	0x2000238c
 800706c:	20003495 	.word	0x20003495
 8007070:	20000049 	.word	0x20000049
 8007074:	20001478 	.word	0x20001478
 8007078:	2000147c 	.word	0x2000147c

0800707c <Set_First_Drive_Data>:




__STATIC_INLINE void Set_First_Drive_Data() {
 800707c:	b480      	push	{r7}
 800707e:	af00      	add	r7, sp, #0

	// markState  
	if (markState != driveDataBuffer[driveDataIdx].markState) {
 8007080:	4b46      	ldr	r3, [pc, #280]	; (800719c <Set_First_Drive_Data+0x120>)
 8007082:	881b      	ldrh	r3, [r3, #0]
 8007084:	4619      	mov	r1, r3
 8007086:	4a46      	ldr	r2, [pc, #280]	; (80071a0 <Set_First_Drive_Data+0x124>)
 8007088:	460b      	mov	r3, r1
 800708a:	005b      	lsls	r3, r3, #1
 800708c:	440b      	add	r3, r1
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4413      	add	r3, r2
 8007092:	3308      	adds	r3, #8
 8007094:	781a      	ldrb	r2, [r3, #0]
 8007096:	4b43      	ldr	r3, [pc, #268]	; (80071a4 <Set_First_Drive_Data+0x128>)
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	429a      	cmp	r2, r3
 800709c:	d078      	beq.n	8007190 <Set_First_Drive_Data+0x114>

		//   tick     
		driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L;
 800709e:	4b3f      	ldr	r3, [pc, #252]	; (800719c <Set_First_Drive_Data+0x120>)
 80070a0:	881b      	ldrh	r3, [r3, #0]
 80070a2:	4618      	mov	r0, r3
 80070a4:	4b40      	ldr	r3, [pc, #256]	; (80071a8 <Set_First_Drive_Data+0x12c>)
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	493d      	ldr	r1, [pc, #244]	; (80071a0 <Set_First_Drive_Data+0x124>)
 80070aa:	4603      	mov	r3, r0
 80070ac:	005b      	lsls	r3, r3, #1
 80070ae:	4403      	add	r3, r0
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	440b      	add	r3, r1
 80070b4:	601a      	str	r2, [r3, #0]
		driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R;
 80070b6:	4b39      	ldr	r3, [pc, #228]	; (800719c <Set_First_Drive_Data+0x120>)
 80070b8:	881b      	ldrh	r3, [r3, #0]
 80070ba:	4618      	mov	r0, r3
 80070bc:	4b3b      	ldr	r3, [pc, #236]	; (80071ac <Set_First_Drive_Data+0x130>)
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	4937      	ldr	r1, [pc, #220]	; (80071a0 <Set_First_Drive_Data+0x124>)
 80070c2:	4603      	mov	r3, r0
 80070c4:	005b      	lsls	r3, r3, #1
 80070c6:	4403      	add	r3, r0
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	440b      	add	r3, r1
 80070cc:	3304      	adds	r3, #4
 80070ce:	601a      	str	r2, [r3, #0]

		if (driveDataBuffer[driveDataIdx].tickCnt_L > STRAIGHT_ADJUST_TICK
 80070d0:	4b32      	ldr	r3, [pc, #200]	; (800719c <Set_First_Drive_Data+0x120>)
 80070d2:	881b      	ldrh	r3, [r3, #0]
 80070d4:	4619      	mov	r1, r3
 80070d6:	4a32      	ldr	r2, [pc, #200]	; (80071a0 <Set_First_Drive_Data+0x124>)
 80070d8:	460b      	mov	r3, r1
 80070da:	005b      	lsls	r3, r3, #1
 80070dc:	440b      	add	r3, r1
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	4413      	add	r3, r2
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	ee07 3a90 	vmov	s15, r3
 80070e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070ec:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80071b0 <Set_First_Drive_Data+0x134>
 80070f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070f8:	dd21      	ble.n	800713e <Set_First_Drive_Data+0xc2>
			&& driveDataBuffer[driveDataIdx].tickCnt_R  > STRAIGHT_ADJUST_TICK) {
 80070fa:	4b28      	ldr	r3, [pc, #160]	; (800719c <Set_First_Drive_Data+0x120>)
 80070fc:	881b      	ldrh	r3, [r3, #0]
 80070fe:	4619      	mov	r1, r3
 8007100:	4a27      	ldr	r2, [pc, #156]	; (80071a0 <Set_First_Drive_Data+0x124>)
 8007102:	460b      	mov	r3, r1
 8007104:	005b      	lsls	r3, r3, #1
 8007106:	440b      	add	r3, r1
 8007108:	009b      	lsls	r3, r3, #2
 800710a:	4413      	add	r3, r2
 800710c:	3304      	adds	r3, #4
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	ee07 3a90 	vmov	s15, r3
 8007114:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007118:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80071b0 <Set_First_Drive_Data+0x134>
 800711c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007124:	dd0b      	ble.n	800713e <Set_First_Drive_Data+0xc2>

			driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
 8007126:	4b1d      	ldr	r3, [pc, #116]	; (800719c <Set_First_Drive_Data+0x120>)
 8007128:	881b      	ldrh	r3, [r3, #0]
 800712a:	4619      	mov	r1, r3
 800712c:	4a1c      	ldr	r2, [pc, #112]	; (80071a0 <Set_First_Drive_Data+0x124>)
 800712e:	460b      	mov	r3, r1
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	440b      	add	r3, r1
 8007134:	009b      	lsls	r3, r3, #2
 8007136:	4413      	add	r3, r2
 8007138:	3308      	adds	r3, #8
 800713a:	2201      	movs	r2, #1
 800713c:	701a      	strb	r2, [r3, #0]
		}

		// curTick 
		curTick_L = 0;
 800713e:	4b1a      	ldr	r3, [pc, #104]	; (80071a8 <Set_First_Drive_Data+0x12c>)
 8007140:	2200      	movs	r2, #0
 8007142:	601a      	str	r2, [r3, #0]
		curTick_R = 0;
 8007144:	4b19      	ldr	r3, [pc, #100]	; (80071ac <Set_First_Drive_Data+0x130>)
 8007146:	2200      	movs	r2, #0
 8007148:	601a      	str	r2, [r3, #0]

		//     
		driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 800714a:	4b1a      	ldr	r3, [pc, #104]	; (80071b4 <Set_First_Drive_Data+0x138>)
 800714c:	881a      	ldrh	r2, [r3, #0]
 800714e:	4b13      	ldr	r3, [pc, #76]	; (800719c <Set_First_Drive_Data+0x120>)
 8007150:	881b      	ldrh	r3, [r3, #0]
 8007152:	4619      	mov	r1, r3
 8007154:	b2d0      	uxtb	r0, r2
 8007156:	4a12      	ldr	r2, [pc, #72]	; (80071a0 <Set_First_Drive_Data+0x124>)
 8007158:	460b      	mov	r3, r1
 800715a:	005b      	lsls	r3, r3, #1
 800715c:	440b      	add	r3, r1
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	3309      	adds	r3, #9
 8007164:	4602      	mov	r2, r0
 8007166:	701a      	strb	r2, [r3, #0]

		// drivePtr   
		driveDataIdx += 1;
 8007168:	4b0c      	ldr	r3, [pc, #48]	; (800719c <Set_First_Drive_Data+0x120>)
 800716a:	881b      	ldrh	r3, [r3, #0]
 800716c:	3301      	adds	r3, #1
 800716e:	b29a      	uxth	r2, r3
 8007170:	4b0a      	ldr	r3, [pc, #40]	; (800719c <Set_First_Drive_Data+0x120>)
 8007172:	801a      	strh	r2, [r3, #0]


		//    markState 
		driveDataBuffer[driveDataIdx].markState = markState;
 8007174:	4b09      	ldr	r3, [pc, #36]	; (800719c <Set_First_Drive_Data+0x120>)
 8007176:	881b      	ldrh	r3, [r3, #0]
 8007178:	4619      	mov	r1, r3
 800717a:	4b0a      	ldr	r3, [pc, #40]	; (80071a4 <Set_First_Drive_Data+0x128>)
 800717c:	7818      	ldrb	r0, [r3, #0]
 800717e:	4a08      	ldr	r2, [pc, #32]	; (80071a0 <Set_First_Drive_Data+0x124>)
 8007180:	460b      	mov	r3, r1
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	440b      	add	r3, r1
 8007186:	009b      	lsls	r3, r3, #2
 8007188:	4413      	add	r3, r2
 800718a:	3308      	adds	r3, #8
 800718c:	4602      	mov	r2, r0
 800718e:	701a      	strb	r2, [r3, #0]
	}

}
 8007190:	bf00      	nop
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr
 800719a:	bf00      	nop
 800719c:	2000328c 	.word	0x2000328c
 80071a0:	2000238c 	.word	0x2000238c
 80071a4:	2000003c 	.word	0x2000003c
 80071a8:	20001478 	.word	0x20001478
 80071ac:	2000147c 	.word	0x2000147c
 80071b0:	480f8d32 	.word	0x480f8d32
 80071b4:	20003490 	.word	0x20003490

080071b8 <First_Drive_Data_Cntl>:



static void First_Drive_Data_Cntl(uint8_t exitEcho) {
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
 80071be:	4603      	mov	r3, r0
 80071c0:	71fb      	strb	r3, [r7, #7]
	uint16_t i = 1;
 80071c2:	2301      	movs	r3, #1
 80071c4:	82fb      	strh	r3, [r7, #22]
	t_tick markCnt_L = 0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	613b      	str	r3, [r7, #16]
	t_tick markCnt_R = 0;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60fb      	str	r3, [r7, #12]
	uint8_t crossCnt = 0;
 80071ce:	2300      	movs	r3, #0
 80071d0:	72fb      	strb	r3, [r7, #11]

	if (exitEcho == EXIT_ECHO_END_MARK) {
 80071d2:	79fb      	ldrb	r3, [r7, #7]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	f040 808c 	bne.w	80072f2 <First_Drive_Data_Cntl+0x13a>

		//   
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 80071da:	2301      	movs	r3, #1
 80071dc:	82fb      	strh	r3, [r7, #22]
 80071de:	e04a      	b.n	8007276 <First_Drive_Data_Cntl+0xbe>

			//    
			if (driveDataBuffer[i].markState == MARK_CURVE_L) {
 80071e0:	8afa      	ldrh	r2, [r7, #22]
 80071e2:	494d      	ldr	r1, [pc, #308]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 80071e4:	4613      	mov	r3, r2
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	4413      	add	r3, r2
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	440b      	add	r3, r1
 80071ee:	3308      	adds	r3, #8
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	2b03      	cmp	r3, #3
 80071f4:	d103      	bne.n	80071fe <First_Drive_Data_Cntl+0x46>

				markCnt_L += 1;
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	3301      	adds	r3, #1
 80071fa:	613b      	str	r3, [r7, #16]
 80071fc:	e038      	b.n	8007270 <First_Drive_Data_Cntl+0xb8>
			}

			//    
			else if (driveDataBuffer[i].markState == MARK_CURVE_R) {
 80071fe:	8afa      	ldrh	r2, [r7, #22]
 8007200:	4945      	ldr	r1, [pc, #276]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 8007202:	4613      	mov	r3, r2
 8007204:	005b      	lsls	r3, r3, #1
 8007206:	4413      	add	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	440b      	add	r3, r1
 800720c:	3308      	adds	r3, #8
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	2b02      	cmp	r3, #2
 8007212:	d103      	bne.n	800721c <First_Drive_Data_Cntl+0x64>

				markCnt_R += 1;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	3301      	adds	r3, #1
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	e029      	b.n	8007270 <First_Drive_Data_Cntl+0xb8>
			}

			//  ( 1       )
			else if (driveDataBuffer[i].markState == MARK_STRAIGHT) {
 800721c:	8afa      	ldrh	r2, [r7, #22]
 800721e:	493e      	ldr	r1, [pc, #248]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 8007220:	4613      	mov	r3, r2
 8007222:	005b      	lsls	r3, r3, #1
 8007224:	4413      	add	r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	440b      	add	r3, r1
 800722a:	3308      	adds	r3, #8
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	2b01      	cmp	r3, #1
 8007230:	d11e      	bne.n	8007270 <First_Drive_Data_Cntl+0xb8>

				//     
				if (driveDataBuffer[i-1].markState == MARK_CURVE_L) {
 8007232:	8afb      	ldrh	r3, [r7, #22]
 8007234:	1e5a      	subs	r2, r3, #1
 8007236:	4938      	ldr	r1, [pc, #224]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 8007238:	4613      	mov	r3, r2
 800723a:	005b      	lsls	r3, r3, #1
 800723c:	4413      	add	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	440b      	add	r3, r1
 8007242:	3308      	adds	r3, #8
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	2b03      	cmp	r3, #3
 8007248:	d103      	bne.n	8007252 <First_Drive_Data_Cntl+0x9a>
					markCnt_L += 1;
 800724a:	693b      	ldr	r3, [r7, #16]
 800724c:	3301      	adds	r3, #1
 800724e:	613b      	str	r3, [r7, #16]
 8007250:	e00e      	b.n	8007270 <First_Drive_Data_Cntl+0xb8>
				}

				//     
				else if (driveDataBuffer[i-1].markState == MARK_CURVE_R) {
 8007252:	8afb      	ldrh	r3, [r7, #22]
 8007254:	1e5a      	subs	r2, r3, #1
 8007256:	4930      	ldr	r1, [pc, #192]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 8007258:	4613      	mov	r3, r2
 800725a:	005b      	lsls	r3, r3, #1
 800725c:	4413      	add	r3, r2
 800725e:	009b      	lsls	r3, r3, #2
 8007260:	440b      	add	r3, r1
 8007262:	3308      	adds	r3, #8
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	2b02      	cmp	r3, #2
 8007268:	d102      	bne.n	8007270 <First_Drive_Data_Cntl+0xb8>
					markCnt_R += 1;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	3301      	adds	r3, #1
 800726e:	60fb      	str	r3, [r7, #12]
		for (i = 1; driveDataBuffer[i].markState != MARK_NONE && i < MAX_DRIVE_DATA_LEN; i++) {
 8007270:	8afb      	ldrh	r3, [r7, #22]
 8007272:	3301      	adds	r3, #1
 8007274:	82fb      	strh	r3, [r7, #22]
 8007276:	8afa      	ldrh	r2, [r7, #22]
 8007278:	4927      	ldr	r1, [pc, #156]	; (8007318 <First_Drive_Data_Cntl+0x160>)
 800727a:	4613      	mov	r3, r2
 800727c:	005b      	lsls	r3, r3, #1
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	440b      	add	r3, r1
 8007284:	3308      	adds	r3, #8
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d003      	beq.n	8007294 <First_Drive_Data_Cntl+0xdc>
 800728c:	8afb      	ldrh	r3, [r7, #22]
 800728e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8007292:	d3a5      	bcc.n	80071e0 <First_Drive_Data_Cntl+0x28>
				}
			}
		}

		for (i = 0; i < MAX_CROSS_CNT && crossCntTableBuffer[i] != 0; i++) {
 8007294:	2300      	movs	r3, #0
 8007296:	82fb      	strh	r3, [r7, #22]
 8007298:	e005      	b.n	80072a6 <First_Drive_Data_Cntl+0xee>

			crossCnt++;
 800729a:	7afb      	ldrb	r3, [r7, #11]
 800729c:	3301      	adds	r3, #1
 800729e:	72fb      	strb	r3, [r7, #11]
		for (i = 0; i < MAX_CROSS_CNT && crossCntTableBuffer[i] != 0; i++) {
 80072a0:	8afb      	ldrh	r3, [r7, #22]
 80072a2:	3301      	adds	r3, #1
 80072a4:	82fb      	strh	r3, [r7, #22]
 80072a6:	8afb      	ldrh	r3, [r7, #22]
 80072a8:	2b7f      	cmp	r3, #127	; 0x7f
 80072aa:	d805      	bhi.n	80072b8 <First_Drive_Data_Cntl+0x100>
 80072ac:	8afb      	ldrh	r3, [r7, #22]
 80072ae:	4a1b      	ldr	r2, [pc, #108]	; (800731c <First_Drive_Data_Cntl+0x164>)
 80072b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d1f0      	bne.n	800729a <First_Drive_Data_Cntl+0xe2>
		}

		Custom_OLED_Clear();
 80072b8:	f7fd ffb7 	bl	800522a <Custom_OLED_Clear>

		// OLED exitEcho     
		Custom_OLED_Printf("/0end mark");
 80072bc:	4818      	ldr	r0, [pc, #96]	; (8007320 <First_Drive_Data_Cntl+0x168>)
 80072be:	f7fe f899 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1mark L:   %d", markCnt_L);
 80072c2:	6939      	ldr	r1, [r7, #16]
 80072c4:	4817      	ldr	r0, [pc, #92]	; (8007324 <First_Drive_Data_Cntl+0x16c>)
 80072c6:	f7fe f895 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2mark R:   %d", markCnt_R);
 80072ca:	68f9      	ldr	r1, [r7, #12]
 80072cc:	4816      	ldr	r0, [pc, #88]	; (8007328 <First_Drive_Data_Cntl+0x170>)
 80072ce:	f7fe f891 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3cross:    %d", crossCnt);
 80072d2:	7afb      	ldrb	r3, [r7, #11]
 80072d4:	4619      	mov	r1, r3
 80072d6:	4815      	ldr	r0, [pc, #84]	; (800732c <First_Drive_Data_Cntl+0x174>)
 80072d8:	f7fe f88c 	bl	80053f4 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 80072dc:	bf00      	nop
 80072de:	f7fe fbb9 	bl	8005a54 <Custom_Switch_Read>
 80072e2:	4603      	mov	r3, r0
 80072e4:	2b04      	cmp	r3, #4
 80072e6:	d1fa      	bne.n	80072de <First_Drive_Data_Cntl+0x126>

		First_Drive_Data_Update_Cntl(exitEcho);
 80072e8:	79fb      	ldrb	r3, [r7, #7]
 80072ea:	4618      	mov	r0, r3
 80072ec:	f000 f822 	bl	8007334 <First_Drive_Data_Update_Cntl>
 80072f0:	e00b      	b.n	800730a <First_Drive_Data_Cntl+0x152>
	}

	else if (exitEcho == EXIT_ECHO_LINE_OUT){
 80072f2:	79fb      	ldrb	r3, [r7, #7]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d108      	bne.n	800730a <First_Drive_Data_Cntl+0x152>

		Custom_OLED_Printf("/0line out");
 80072f8:	480d      	ldr	r0, [pc, #52]	; (8007330 <First_Drive_Data_Cntl+0x178>)
 80072fa:	f7fe f87b 	bl	80053f4 <Custom_OLED_Printf>

		while (CUSTOM_SW_3 != Custom_Switch_Read()) ;
 80072fe:	bf00      	nop
 8007300:	f7fe fba8 	bl	8005a54 <Custom_Switch_Read>
 8007304:	4603      	mov	r3, r0
 8007306:	2b04      	cmp	r3, #4
 8007308:	d1fa      	bne.n	8007300 <First_Drive_Data_Cntl+0x148>
	}

	Custom_OLED_Clear();
 800730a:	f7fd ff8e 	bl	800522a <Custom_OLED_Clear>
}
 800730e:	bf00      	nop
 8007310:	3718      	adds	r7, #24
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}
 8007316:	bf00      	nop
 8007318:	2000238c 	.word	0x2000238c
 800731c:	20003390 	.word	0x20003390
 8007320:	0800d544 	.word	0x0800d544
 8007324:	0800d550 	.word	0x0800d550
 8007328:	0800d560 	.word	0x0800d560
 800732c:	0800d570 	.word	0x0800d570
 8007330:	0800d580 	.word	0x0800d580

08007334 <First_Drive_Data_Update_Cntl>:



static void First_Drive_Data_Update_Cntl(uint8_t exitEcho) {
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	4603      	mov	r3, r0
 800733c:	71fb      	strb	r3, [r7, #7]

	uint8_t sw;
	uint8_t isUpdate = CUSTOM_FALSE;
 800733e:	2300      	movs	r3, #0
 8007340:	75fb      	strb	r3, [r7, #23]

	Custom_OLED_Printf("/5update: NO");
 8007342:	4846      	ldr	r0, [pc, #280]	; (800745c <First_Drive_Data_Update_Cntl+0x128>)
 8007344:	f7fe f856 	bl	80053f4 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007348:	e010      	b.n	800736c <First_Drive_Data_Update_Cntl+0x38>

		// data  
		if (sw == CUSTOM_SW_1) {
 800734a:	7afb      	ldrb	r3, [r7, #11]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d105      	bne.n	800735c <First_Drive_Data_Update_Cntl+0x28>
			Custom_OLED_Printf("/5update: YES");
 8007350:	4843      	ldr	r0, [pc, #268]	; (8007460 <First_Drive_Data_Update_Cntl+0x12c>)
 8007352:	f7fe f84f 	bl	80053f4 <Custom_OLED_Printf>
			isUpdate = CUSTOM_TRUE;
 8007356:	2301      	movs	r3, #1
 8007358:	75fb      	strb	r3, [r7, #23]
 800735a:	e007      	b.n	800736c <First_Drive_Data_Update_Cntl+0x38>
		}

		// data  
		else if (sw == CUSTOM_SW_2) {
 800735c:	7afb      	ldrb	r3, [r7, #11]
 800735e:	2b02      	cmp	r3, #2
 8007360:	d104      	bne.n	800736c <First_Drive_Data_Update_Cntl+0x38>
			Custom_OLED_Printf("/5update: NO ");
 8007362:	4840      	ldr	r0, [pc, #256]	; (8007464 <First_Drive_Data_Update_Cntl+0x130>)
 8007364:	f7fe f846 	bl	80053f4 <Custom_OLED_Printf>
			isUpdate = CUSTOM_FALSE;
 8007368:	2300      	movs	r3, #0
 800736a:	75fb      	strb	r3, [r7, #23]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800736c:	f7fe fb72 	bl	8005a54 <Custom_Switch_Read>
 8007370:	4603      	mov	r3, r0
 8007372:	72fb      	strb	r3, [r7, #11]
 8007374:	7afb      	ldrb	r3, [r7, #11]
 8007376:	2b04      	cmp	r3, #4
 8007378:	d1e7      	bne.n	800734a <First_Drive_Data_Update_Cntl+0x16>
		}
	}
	Custom_OLED_Clear();
 800737a:	f7fd ff56 	bl	800522a <Custom_OLED_Clear>

	if (driveData[0].markState == MARK_NONE || isUpdate == CUSTOM_TRUE) {
 800737e:	4b3a      	ldr	r3, [pc, #232]	; (8007468 <First_Drive_Data_Update_Cntl+0x134>)
 8007380:	7a1b      	ldrb	r3, [r3, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d002      	beq.n	800738c <First_Drive_Data_Update_Cntl+0x58>
 8007386:	7dfb      	ldrb	r3, [r7, #23]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d162      	bne.n	8007452 <First_Drive_Data_Update_Cntl+0x11e>

		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 800738c:	2300      	movs	r3, #0
 800738e:	613b      	str	r3, [r7, #16]
 8007390:	e04a      	b.n	8007428 <First_Drive_Data_Update_Cntl+0xf4>
			driveData[i].tickCnt_L = driveDataBuffer[i].tickCnt_L;
 8007392:	4936      	ldr	r1, [pc, #216]	; (800746c <First_Drive_Data_Update_Cntl+0x138>)
 8007394:	693a      	ldr	r2, [r7, #16]
 8007396:	4613      	mov	r3, r2
 8007398:	005b      	lsls	r3, r3, #1
 800739a:	4413      	add	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	440b      	add	r3, r1
 80073a0:	6819      	ldr	r1, [r3, #0]
 80073a2:	4831      	ldr	r0, [pc, #196]	; (8007468 <First_Drive_Data_Update_Cntl+0x134>)
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	4613      	mov	r3, r2
 80073a8:	005b      	lsls	r3, r3, #1
 80073aa:	4413      	add	r3, r2
 80073ac:	009b      	lsls	r3, r3, #2
 80073ae:	4403      	add	r3, r0
 80073b0:	6019      	str	r1, [r3, #0]
			driveData[i].tickCnt_R = driveDataBuffer[i].tickCnt_R;
 80073b2:	492e      	ldr	r1, [pc, #184]	; (800746c <First_Drive_Data_Update_Cntl+0x138>)
 80073b4:	693a      	ldr	r2, [r7, #16]
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	440b      	add	r3, r1
 80073c0:	3304      	adds	r3, #4
 80073c2:	6819      	ldr	r1, [r3, #0]
 80073c4:	4828      	ldr	r0, [pc, #160]	; (8007468 <First_Drive_Data_Update_Cntl+0x134>)
 80073c6:	693a      	ldr	r2, [r7, #16]
 80073c8:	4613      	mov	r3, r2
 80073ca:	005b      	lsls	r3, r3, #1
 80073cc:	4413      	add	r3, r2
 80073ce:	009b      	lsls	r3, r3, #2
 80073d0:	4403      	add	r3, r0
 80073d2:	3304      	adds	r3, #4
 80073d4:	6019      	str	r1, [r3, #0]
			driveData[i].markState = driveDataBuffer[i].markState;
 80073d6:	4925      	ldr	r1, [pc, #148]	; (800746c <First_Drive_Data_Update_Cntl+0x138>)
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	4613      	mov	r3, r2
 80073dc:	005b      	lsls	r3, r3, #1
 80073de:	4413      	add	r3, r2
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	440b      	add	r3, r1
 80073e4:	3308      	adds	r3, #8
 80073e6:	7818      	ldrb	r0, [r3, #0]
 80073e8:	491f      	ldr	r1, [pc, #124]	; (8007468 <First_Drive_Data_Update_Cntl+0x134>)
 80073ea:	693a      	ldr	r2, [r7, #16]
 80073ec:	4613      	mov	r3, r2
 80073ee:	005b      	lsls	r3, r3, #1
 80073f0:	4413      	add	r3, r2
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	440b      	add	r3, r1
 80073f6:	3308      	adds	r3, #8
 80073f8:	4602      	mov	r2, r0
 80073fa:	701a      	strb	r2, [r3, #0]
			driveData[i].crossCnt = driveDataBuffer[i].crossCnt;
 80073fc:	491b      	ldr	r1, [pc, #108]	; (800746c <First_Drive_Data_Update_Cntl+0x138>)
 80073fe:	693a      	ldr	r2, [r7, #16]
 8007400:	4613      	mov	r3, r2
 8007402:	005b      	lsls	r3, r3, #1
 8007404:	4413      	add	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	440b      	add	r3, r1
 800740a:	3309      	adds	r3, #9
 800740c:	7818      	ldrb	r0, [r3, #0]
 800740e:	4916      	ldr	r1, [pc, #88]	; (8007468 <First_Drive_Data_Update_Cntl+0x134>)
 8007410:	693a      	ldr	r2, [r7, #16]
 8007412:	4613      	mov	r3, r2
 8007414:	005b      	lsls	r3, r3, #1
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	440b      	add	r3, r1
 800741c:	3309      	adds	r3, #9
 800741e:	4602      	mov	r2, r0
 8007420:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < MAX_DRIVE_DATA_LEN; i++) {
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	3301      	adds	r3, #1
 8007426:	613b      	str	r3, [r7, #16]
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800742e:	d3b0      	bcc.n	8007392 <First_Drive_Data_Update_Cntl+0x5e>
		}

		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8007430:	2300      	movs	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]
 8007434:	e00a      	b.n	800744c <First_Drive_Data_Update_Cntl+0x118>

			crossCntTable[i] = crossCntTableBuffer[i];
 8007436:	4a0e      	ldr	r2, [pc, #56]	; (8007470 <First_Drive_Data_Update_Cntl+0x13c>)
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800743e:	4a0d      	ldr	r2, [pc, #52]	; (8007474 <First_Drive_Data_Update_Cntl+0x140>)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t i = 0; i < MAX_CROSS_CNT; i++) {
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	3301      	adds	r3, #1
 800744a:	60fb      	str	r3, [r7, #12]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b7f      	cmp	r3, #127	; 0x7f
 8007450:	d9f1      	bls.n	8007436 <First_Drive_Data_Update_Cntl+0x102>
		}
	}
}
 8007452:	bf00      	nop
 8007454:	3718      	adds	r7, #24
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	0800d58c 	.word	0x0800d58c
 8007460:	0800d59c 	.word	0x0800d59c
 8007464:	0800d5ac 	.word	0x0800d5ac
 8007468:	2000148c 	.word	0x2000148c
 800746c:	2000238c 	.word	0x2000238c
 8007470:	20003390 	.word	0x20003390
 8007474:	20003290 	.word	0x20003290

08007478 <LL_USART_Enable>:
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	60da      	str	r2, [r3, #12]
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074a8:	2b80      	cmp	r3, #128	; 0x80
 80074aa:	bf0c      	ite	eq
 80074ac:	2301      	moveq	r3, #1
 80074ae:	2300      	movne	r3, #0
 80074b0:	b2db      	uxtb	r3, r3
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074bc:	4770      	bx	lr

080074be <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80074be:	b480      	push	{r7}
 80074c0:	b083      	sub	sp, #12
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	460b      	mov	r3, r1
 80074c8:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80074ca:	78fa      	ldrb	r2, [r7, #3]
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	605a      	str	r2, [r3, #4]
}
 80074d0:	bf00      	nop
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074da:	4770      	bx	lr

080074dc <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 80074dc:	b480      	push	{r7}
 80074de:	b083      	sub	sp, #12
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 80074e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	3b01      	subs	r3, #1
 80074ec:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 80074ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80074f8:	f023 0301 	bic.w	r3, r3, #1
 80074fc:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 80074fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8007508:	f043 0301 	orr.w	r3, r3, #1
 800750c:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 800750e:	bf00      	nop
 8007510:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	f003 0301 	and.w	r3, r3, #1
 800751a:	2b01      	cmp	r3, #1
 800751c:	d1f8      	bne.n	8007510 <Custom_Delay_us+0x34>
}
 800751e:	bf00      	nop
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800753a:	fb02 f303 	mul.w	r3, r2, r3
 800753e:	4618      	mov	r0, r3
 8007540:	f7ff ffcc 	bl	80074dc <Custom_Delay_us>
}
 8007544:	bf00      	nop
 8007546:	3708      	adds	r7, #8
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}

0800754c <Custom_Delay_Init_SysTick>:
__STATIC_INLINE void Custom_Delay_Init_SysTick() {
 800754c:	b480      	push	{r7}
 800754e:	af00      	add	r7, sp, #0
	uwTick = 0;
 8007550:	4b06      	ldr	r3, [pc, #24]	; (800756c <Custom_Delay_Init_SysTick+0x20>)
 8007552:	2200      	movs	r2, #0
 8007554:	601a      	str	r2, [r3, #0]
	SysTick->CTRL = (SysTick->CTRL & 0xFFFFFFF8) | 0x07;
 8007556:	4b06      	ldr	r3, [pc, #24]	; (8007570 <Custom_Delay_Init_SysTick+0x24>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	4a05      	ldr	r2, [pc, #20]	; (8007570 <Custom_Delay_Init_SysTick+0x24>)
 800755c:	f043 0307 	orr.w	r3, r3, #7
 8007560:	6013      	str	r3, [r2, #0]
}
 8007562:	bf00      	nop
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	200002a4 	.word	0x200002a4
 8007570:	e000e010 	.word	0xe000e010

08007574 <__io_putchar>:

/*
 * syscalls.c  _io_putchar 
 */
int __io_putchar(int ch)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
	while (!LL_USART_IsActiveFlag_TXE(USART2));
 800757c:	bf00      	nop
 800757e:	4808      	ldr	r0, [pc, #32]	; (80075a0 <__io_putchar+0x2c>)
 8007580:	f7ff ff8a 	bl	8007498 <LL_USART_IsActiveFlag_TXE>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d0f9      	beq.n	800757e <__io_putchar+0xa>
	LL_USART_TransmitData8(USART2, (char)ch);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	b2db      	uxtb	r3, r3
 800758e:	4619      	mov	r1, r3
 8007590:	4803      	ldr	r0, [pc, #12]	; (80075a0 <__io_putchar+0x2c>)
 8007592:	f7ff ff94 	bl	80074be <LL_USART_TransmitData8>
	return ch;
 8007596:	687b      	ldr	r3, [r7, #4]
}
 8007598:	4618      	mov	r0, r3
 800759a:	3708      	adds	r7, #8
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}
 80075a0:	40004400 	.word	0x40004400

080075a4 <Init>:



void Init() {
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b0d2      	sub	sp, #328	; 0x148
 80075a8:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80075aa:	4b42      	ldr	r3, [pc, #264]	; (80076b4 <Init+0x110>)
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	4a41      	ldr	r2, [pc, #260]	; (80076b4 <Init+0x110>)
 80075b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075b4:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80075b6:	4b40      	ldr	r3, [pc, #256]	; (80076b8 <Init+0x114>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a3f      	ldr	r2, [pc, #252]	; (80076b8 <Init+0x114>)
 80075bc:	f043 0301 	orr.w	r3, r3, #1
 80075c0:	6013      	str	r3, [r2, #0]
	/*
	 * STM    UART        USART2 .
	 */
	LL_USART_Enable(USART2);
 80075c2:	483e      	ldr	r0, [pc, #248]	; (80076bc <Init+0x118>)
 80075c4:	f7ff ff58 	bl	8007478 <LL_USART_Enable>

	/*
	* 1ms   SysTick . custom_delay.h  Custom_Delay_Get_SysTick
	*  SvsTick       .
	*/
	Custom_Delay_Init_SysTick();
 80075c8:	f7ff ffc0 	bl	800754c <Custom_Delay_Init_SysTick>

	/*
	 * OLED   Custom_OLED_Init      .
	 *   OLED        .
	 */
	Custom_OLED_Init();
 80075cc:	f7fd fe4c 	bl	8005268 <Custom_OLED_Init>

	/*
	 *    Custom_FileSystem_Load      .
	 *           .
	 */
	Custom_FileSystem_Load();
 80075d0:	f7fd fc7c 	bl	8004ecc <Custom_FileSystem_Load>
	 *    , /0         ,
	 * /1         .
	 *  /r, /g, /b     , ,  .
	 * ,      "Hello"  ,           "ZETIN!" .
	 */
	Custom_OLED_Init();
 80075d4:	f7fd fe48 	bl	8005268 <Custom_OLED_Init>
	Custom_OLED_Printf("/0Hello, /1/bZETIN!");
 80075d8:	4839      	ldr	r0, [pc, #228]	; (80076c0 <Init+0x11c>)
 80075da:	f7fd ff0b 	bl	80053f4 <Custom_OLED_Printf>
	Custom_Delay_ms(1000);
 80075de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80075e2:	f7ff ffa3 	bl	800752c <Custom_Delay_ms>

	/*
	 *    .
	 * Custom_Switch_Read   1ms   ,          .
	 */
	t_menuData menus[] = {
 80075e6:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 80075ea:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80075ee:	4a35      	ldr	r2, [pc, #212]	; (80076c4 <Init+0x120>)
 80075f0:	4618      	mov	r0, r3
 80075f2:	4611      	mov	r1, r2
 80075f4:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80075f8:	461a      	mov	r2, r3
 80075fa:	f003 fd1e 	bl	800b03a <memcpy>
			{ "Drive Data Buf ", Print_Drive_Data_Buffer },
//			{ "Test Velocity  ", Motor_Test_Velocity },
//			{ "Switch Test    ", Switch_Test },
	};

	uint8_t sw = 0;
 80075fe:	2300      	movs	r3, #0
 8007600:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
	uint8_t count = 0;
 8007604:	2300      	movs	r3, #0
 8007606:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
	uint8_t menuCnt = sizeof(menus) / sizeof(t_menuData);
 800760a:	2310      	movs	r3, #16
 800760c:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145

	Custom_OLED_Clear();
 8007610:	f7fd fe0b 	bl	800522a <Custom_OLED_Clear>
	while(1) {
		Custom_OLED_Clear();
 8007614:	f7fd fe09 	bl	800522a <Custom_OLED_Clear>
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007618:	e033      	b.n	8007682 <Init+0xde>
			Custom_OLED_Printf("%s", menus[count].menuName);
 800761a:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 800761e:	1d39      	adds	r1, r7, #4
 8007620:	4613      	mov	r3, r2
 8007622:	009b      	lsls	r3, r3, #2
 8007624:	4413      	add	r3, r2
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	440b      	add	r3, r1
 800762a:	4619      	mov	r1, r3
 800762c:	4826      	ldr	r0, [pc, #152]	; (80076c8 <Init+0x124>)
 800762e:	f7fd fee1 	bl	80053f4 <Custom_OLED_Printf>

			if (sw == CUSTOM_SW_1) {
 8007632:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8007636:	2b01      	cmp	r3, #1
 8007638:	d10f      	bne.n	800765a <Init+0xb6>
				if (count == 0)
 800763a:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800763e:	2b00      	cmp	r3, #0
 8007640:	d105      	bne.n	800764e <Init+0xaa>
					count = menuCnt - 1;
 8007642:	f897 3145 	ldrb.w	r3, [r7, #325]	; 0x145
 8007646:	3b01      	subs	r3, #1
 8007648:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 800764c:	e019      	b.n	8007682 <Init+0xde>
				else
					count--;
 800764e:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 8007652:	3b01      	subs	r3, #1
 8007654:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 8007658:	e013      	b.n	8007682 <Init+0xde>
			}
			else if (sw == CUSTOM_SW_2) {
 800765a:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 800765e:	2b02      	cmp	r3, #2
 8007660:	d10f      	bne.n	8007682 <Init+0xde>
				if (count == menuCnt - 1)
 8007662:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 8007666:	f897 3145 	ldrb.w	r3, [r7, #325]	; 0x145
 800766a:	3b01      	subs	r3, #1
 800766c:	429a      	cmp	r2, r3
 800766e:	d103      	bne.n	8007678 <Init+0xd4>
					count = 0;
 8007670:	2300      	movs	r3, #0
 8007672:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 8007676:	e004      	b.n	8007682 <Init+0xde>
				else
					count++;
 8007678:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800767c:	3301      	adds	r3, #1
 800767e:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
		while(CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007682:	f7fe f9e7 	bl	8005a54 <Custom_Switch_Read>
 8007686:	4603      	mov	r3, r0
 8007688:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
 800768c:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8007690:	2b04      	cmp	r3, #4
 8007692:	d1c2      	bne.n	800761a <Init+0x76>
			}
		}
		menus[count].func();
 8007694:	f897 2147 	ldrb.w	r2, [r7, #327]	; 0x147
 8007698:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 800769c:	f5a3 71a2 	sub.w	r1, r3, #324	; 0x144
 80076a0:	4613      	mov	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	4413      	add	r3, r2
 80076a6:	009b      	lsls	r3, r3, #2
 80076a8:	440b      	add	r3, r1
 80076aa:	3310      	adds	r3, #16
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4798      	blx	r3
		Custom_OLED_Clear();
 80076b0:	e7b0      	b.n	8007614 <Init+0x70>
 80076b2:	bf00      	nop
 80076b4:	e000edf0 	.word	0xe000edf0
 80076b8:	e0001000 	.word	0xe0001000
 80076bc:	40004400 	.word	0x40004400
 80076c0:	0800d5bc 	.word	0x0800d5bc
 80076c4:	0800d5d4 	.word	0x0800d5d4
 80076c8:	0800d5d0 	.word	0x0800d5d0

080076cc <LL_TIM_EnableCounter>:
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f043 0201 	orr.w	r2, r3, #1
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	601a      	str	r2, [r3, #0]
}
 80076e0:	bf00      	nop
 80076e2:	370c      	adds	r7, #12
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr

080076ec <LL_TIM_DisableCounter>:
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f023 0201 	bic.w	r2, r3, #1
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	601a      	str	r2, [r3, #0]
}
 8007700:	bf00      	nop
 8007702:	370c      	adds	r7, #12
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <LL_TIM_CC_EnableChannel>:
{
 800770c:	b480      	push	{r7}
 800770e:	b083      	sub	sp, #12
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a1a      	ldr	r2, [r3, #32]
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	431a      	orrs	r2, r3
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	621a      	str	r2, [r3, #32]
}
 8007722:	bf00      	nop
 8007724:	370c      	adds	r7, #12
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr

0800772e <LL_TIM_CC_DisableChannel>:
{
 800772e:	b480      	push	{r7}
 8007730:	b083      	sub	sp, #12
 8007732:	af00      	add	r7, sp, #0
 8007734:	6078      	str	r0, [r7, #4]
 8007736:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6a1a      	ldr	r2, [r3, #32]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	43db      	mvns	r3, r3
 8007740:	401a      	ands	r2, r3
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	621a      	str	r2, [r3, #32]
}
 8007746:	bf00      	nop
 8007748:	370c      	adds	r7, #12
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr

08007752 <LL_TIM_OC_SetCompareCH2>:
{
 8007752:	b480      	push	{r7}
 8007754:	b083      	sub	sp, #12
 8007756:	af00      	add	r7, sp, #0
 8007758:	6078      	str	r0, [r7, #4]
 800775a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	683a      	ldr	r2, [r7, #0]
 8007760:	639a      	str	r2, [r3, #56]	; 0x38
}
 8007762:	bf00      	nop
 8007764:	370c      	adds	r7, #12
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr

0800776e <Custom_GPIO_Set>:
		uint32_t value) {
 800776e:	b480      	push	{r7}
 8007770:	b085      	sub	sp, #20
 8007772:	af00      	add	r7, sp, #0
 8007774:	60f8      	str	r0, [r7, #12]
 8007776:	60b9      	str	r1, [r7, #8]
 8007778:	607a      	str	r2, [r7, #4]
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	695a      	ldr	r2, [r3, #20]
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	43db      	mvns	r3, r3
 8007782:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d002      	beq.n	8007790 <Custom_GPIO_Set+0x22>
 800778a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800778e:	e000      	b.n	8007792 <Custom_GPIO_Set+0x24>
 8007790:	2100      	movs	r1, #0
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	400b      	ands	r3, r1
 8007796:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	615a      	str	r2, [r3, #20]
}
 800779c:	bf00      	nop
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <Mark_Masking>:
__STATIC_INLINE void	Mark_Masking(int32_t curIrSensorMid) {
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
	if (curIrSensorMid > IR_SENSOR_MID) {
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2b07      	cmp	r3, #7
 80077b4:	dd27      	ble.n	8007806 <Mark_Masking+0x5e>
		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	3b07      	subs	r3, #7
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	73bb      	strb	r3, [r7, #14]
		lineMasking = LINE_MASKING_INIT >> moveLen;
 80077c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077c4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80077c8:	fa42 f303 	asr.w	r3, r2, r3
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	4b2d      	ldr	r3, [pc, #180]	; (8007884 <Mark_Masking+0xdc>)
 80077d0:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 80077d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077d6:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80077da:	fa42 f303 	asr.w	r3, r2, r3
 80077de:	b29a      	uxth	r2, r3
 80077e0:	4b29      	ldr	r3, [pc, #164]	; (8007888 <Mark_Masking+0xe0>)
 80077e2:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 80077e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80077e8:	220e      	movs	r2, #14
 80077ea:	fa42 f303 	asr.w	r3, r2, r3
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	4b26      	ldr	r3, [pc, #152]	; (800788c <Mark_Masking+0xe4>)
 80077f2:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 80077f4:	4b24      	ldr	r3, [pc, #144]	; (8007888 <Mark_Masking+0xe0>)
 80077f6:	881a      	ldrh	r2, [r3, #0]
 80077f8:	4b24      	ldr	r3, [pc, #144]	; (800788c <Mark_Masking+0xe4>)
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	4313      	orrs	r3, r2
 80077fe:	b29a      	uxth	r2, r3
 8007800:	4b23      	ldr	r3, [pc, #140]	; (8007890 <Mark_Masking+0xe8>)
 8007802:	801a      	strh	r2, [r3, #0]
 8007804:	e027      	b.n	8007856 <Mark_Masking+0xae>
		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	b2db      	uxtb	r3, r3
 800780a:	f1c3 0307 	rsb	r3, r3, #7
 800780e:	b2db      	uxtb	r3, r3
 8007810:	73fb      	strb	r3, [r7, #15]
		lineMasking = LINE_MASKING_INIT << moveLen;
 8007812:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007816:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800781a:	fa02 f303 	lsl.w	r3, r2, r3
 800781e:	b29a      	uxth	r2, r3
 8007820:	4b18      	ldr	r3, [pc, #96]	; (8007884 <Mark_Masking+0xdc>)
 8007822:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 8007824:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007828:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800782c:	fa02 f303 	lsl.w	r3, r2, r3
 8007830:	b29a      	uxth	r2, r3
 8007832:	4b15      	ldr	r3, [pc, #84]	; (8007888 <Mark_Masking+0xe0>)
 8007834:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 8007836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800783a:	220e      	movs	r2, #14
 800783c:	fa02 f303 	lsl.w	r3, r2, r3
 8007840:	b29a      	uxth	r2, r3
 8007842:	4b12      	ldr	r3, [pc, #72]	; (800788c <Mark_Masking+0xe4>)
 8007844:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 8007846:	4b10      	ldr	r3, [pc, #64]	; (8007888 <Mark_Masking+0xe0>)
 8007848:	881a      	ldrh	r2, [r3, #0]
 800784a:	4b10      	ldr	r3, [pc, #64]	; (800788c <Mark_Masking+0xe4>)
 800784c:	881b      	ldrh	r3, [r3, #0]
 800784e:	4313      	orrs	r3, r2
 8007850:	b29a      	uxth	r2, r3
 8007852:	4b0f      	ldr	r3, [pc, #60]	; (8007890 <Mark_Masking+0xe8>)
 8007854:	801a      	strh	r2, [r3, #0]
	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 8007856:	4b0b      	ldr	r3, [pc, #44]	; (8007884 <Mark_Masking+0xdc>)
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	005b      	lsls	r3, r3, #1
 800785c:	b21a      	sxth	r2, r3
 800785e:	4b09      	ldr	r3, [pc, #36]	; (8007884 <Mark_Masking+0xdc>)
 8007860:	881b      	ldrh	r3, [r3, #0]
 8007862:	085b      	lsrs	r3, r3, #1
 8007864:	b29b      	uxth	r3, r3
 8007866:	b21b      	sxth	r3, r3
 8007868:	4313      	orrs	r3, r2
 800786a:	b21b      	sxth	r3, r3
 800786c:	b29b      	uxth	r3, r3
 800786e:	43db      	mvns	r3, r3
 8007870:	b29a      	uxth	r2, r3
 8007872:	4b08      	ldr	r3, [pc, #32]	; (8007894 <Mark_Masking+0xec>)
 8007874:	801a      	strh	r2, [r3, #0]
}
 8007876:	bf00      	nop
 8007878:	3714      	adds	r7, #20
 800787a:	46bd      	mov	sp, r7
 800787c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	2000003e 	.word	0x2000003e
 8007888:	20000042 	.word	0x20000042
 800788c:	20000040 	.word	0x20000040
 8007890:	20000044 	.word	0x20000044
 8007894:	20000046 	.word	0x20000046

08007898 <Mark_Accumming>:
__STATIC_INLINE void	Mark_Accumming(int32_t curIrSensorMid) {
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
	if (curIrSensorMid < 11) {
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b0a      	cmp	r3, #10
 80078a4:	dc16      	bgt.n	80078d4 <Mark_Accumming+0x3c>
		irSensorStateSum |= (irSensorState & lineMasking) >> (11 - curIrSensorMid);
 80078a6:	4b29      	ldr	r3, [pc, #164]	; (800794c <Mark_Accumming+0xb4>)
 80078a8:	881b      	ldrh	r3, [r3, #0]
 80078aa:	b29a      	uxth	r2, r3
 80078ac:	4b28      	ldr	r3, [pc, #160]	; (8007950 <Mark_Accumming+0xb8>)
 80078ae:	881b      	ldrh	r3, [r3, #0]
 80078b0:	4013      	ands	r3, r2
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	461a      	mov	r2, r3
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	f1c3 030b 	rsb	r3, r3, #11
 80078bc:	fa42 f303 	asr.w	r3, r2, r3
 80078c0:	b25a      	sxtb	r2, r3
 80078c2:	4b24      	ldr	r3, [pc, #144]	; (8007954 <Mark_Accumming+0xbc>)
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	b25b      	sxtb	r3, r3
 80078c8:	4313      	orrs	r3, r2
 80078ca:	b25b      	sxtb	r3, r3
 80078cc:	b2da      	uxtb	r2, r3
 80078ce:	4b21      	ldr	r3, [pc, #132]	; (8007954 <Mark_Accumming+0xbc>)
 80078d0:	701a      	strb	r2, [r3, #0]
 80078d2:	e014      	b.n	80078fe <Mark_Accumming+0x66>
		irSensorStateSum |= (irSensorState & lineMasking) << (curIrSensorMid - 11);
 80078d4:	4b1d      	ldr	r3, [pc, #116]	; (800794c <Mark_Accumming+0xb4>)
 80078d6:	881b      	ldrh	r3, [r3, #0]
 80078d8:	b29a      	uxth	r2, r3
 80078da:	4b1d      	ldr	r3, [pc, #116]	; (8007950 <Mark_Accumming+0xb8>)
 80078dc:	881b      	ldrh	r3, [r3, #0]
 80078de:	4013      	ands	r3, r2
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	461a      	mov	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	3b0b      	subs	r3, #11
 80078e8:	fa02 f303 	lsl.w	r3, r2, r3
 80078ec:	b25a      	sxtb	r2, r3
 80078ee:	4b19      	ldr	r3, [pc, #100]	; (8007954 <Mark_Accumming+0xbc>)
 80078f0:	781b      	ldrb	r3, [r3, #0]
 80078f2:	b25b      	sxtb	r3, r3
 80078f4:	4313      	orrs	r3, r2
 80078f6:	b25b      	sxtb	r3, r3
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	4b16      	ldr	r3, [pc, #88]	; (8007954 <Mark_Accumming+0xbc>)
 80078fc:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 80078fe:	4b13      	ldr	r3, [pc, #76]	; (800794c <Mark_Accumming+0xb4>)
 8007900:	881b      	ldrh	r3, [r3, #0]
 8007902:	b29a      	uxth	r2, r3
 8007904:	4b14      	ldr	r3, [pc, #80]	; (8007958 <Mark_Accumming+0xc0>)
 8007906:	881b      	ldrh	r3, [r3, #0]
 8007908:	4013      	ands	r3, r2
 800790a:	b29b      	uxth	r3, r3
 800790c:	2b00      	cmp	r3, #0
 800790e:	d006      	beq.n	800791e <Mark_Accumming+0x86>
		irSensorStateSum |= 0x80;
 8007910:	4b10      	ldr	r3, [pc, #64]	; (8007954 <Mark_Accumming+0xbc>)
 8007912:	781b      	ldrb	r3, [r3, #0]
 8007914:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007918:	b2da      	uxtb	r2, r3
 800791a:	4b0e      	ldr	r3, [pc, #56]	; (8007954 <Mark_Accumming+0xbc>)
 800791c:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 800791e:	4b0b      	ldr	r3, [pc, #44]	; (800794c <Mark_Accumming+0xb4>)
 8007920:	881b      	ldrh	r3, [r3, #0]
 8007922:	b29a      	uxth	r2, r3
 8007924:	4b0d      	ldr	r3, [pc, #52]	; (800795c <Mark_Accumming+0xc4>)
 8007926:	881b      	ldrh	r3, [r3, #0]
 8007928:	4013      	ands	r3, r2
 800792a:	b29b      	uxth	r3, r3
 800792c:	2b00      	cmp	r3, #0
 800792e:	d006      	beq.n	800793e <Mark_Accumming+0xa6>
		irSensorStateSum |= 0x01;
 8007930:	4b08      	ldr	r3, [pc, #32]	; (8007954 <Mark_Accumming+0xbc>)
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	f043 0301 	orr.w	r3, r3, #1
 8007938:	b2da      	uxtb	r2, r3
 800793a:	4b06      	ldr	r3, [pc, #24]	; (8007954 <Mark_Accumming+0xbc>)
 800793c:	701a      	strb	r2, [r3, #0]
}
 800793e:	bf00      	nop
 8007940:	370c      	adds	r7, #12
 8007942:	46bd      	mov	sp, r7
 8007944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007948:	4770      	bx	lr
 800794a:	bf00      	nop
 800794c:	20003500 	.word	0x20003500
 8007950:	2000003e 	.word	0x2000003e
 8007954:	20003496 	.word	0x20003496
 8007958:	20000042 	.word	0x20000042
 800795c:	20000040 	.word	0x20000040

08007960 <Mark_Accumming_Reset>:
__STATIC_INLINE void	Mark_Accumming_Reset() {
 8007960:	b480      	push	{r7}
 8007962:	af00      	add	r7, sp, #0
	irSensorStateSum = 0x00;
 8007964:	4b03      	ldr	r3, [pc, #12]	; (8007974 <Mark_Accumming_Reset+0x14>)
 8007966:	2200      	movs	r2, #0
 8007968:	701a      	strb	r2, [r3, #0]
}
 800796a:	bf00      	nop
 800796c:	46bd      	mov	sp, r7
 800796e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007972:	4770      	bx	lr
 8007974:	20003496 	.word	0x20003496

08007978 <Is_Line_Out>:
__STATIC_INLINE uint8_t	Is_Line_Out() {
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0
	if (irSensorState == 0x00) {
 800797c:	4b06      	ldr	r3, [pc, #24]	; (8007998 <Is_Line_Out+0x20>)
 800797e:	881b      	ldrh	r3, [r3, #0]
 8007980:	b29b      	uxth	r3, r3
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 8007986:	2301      	movs	r3, #1
 8007988:	e000      	b.n	800798c <Is_Line_Out+0x14>
	return CUSTOM_FALSE;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	20003500 	.word	0x20003500

0800799c <Is_Passed_Marker>:
__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 800799c:	b480      	push	{r7}
 800799e:	af00      	add	r7, sp, #0
	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 80079a0:	4b08      	ldr	r3, [pc, #32]	; (80079c4 <Is_Passed_Marker+0x28>)
 80079a2:	881b      	ldrh	r3, [r3, #0]
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	4b08      	ldr	r3, [pc, #32]	; (80079c8 <Is_Passed_Marker+0x2c>)
 80079a8:	881b      	ldrh	r3, [r3, #0]
 80079aa:	4013      	ands	r3, r2
 80079ac:	b29b      	uxth	r3, r3
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d101      	bne.n	80079b6 <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 80079b2:	2301      	movs	r3, #1
 80079b4:	e000      	b.n	80079b8 <Is_Passed_Marker+0x1c>
	return CUSTOM_FALSE;
 80079b6:	2300      	movs	r3, #0
}
 80079b8:	4618      	mov	r0, r3
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	20003500 	.word	0x20003500
 80079c8:	20000046 	.word	0x20000046

080079cc <Mark_Decision>:
__STATIC_INLINE void	Mark_Decision() {
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
	if (irSensorStateSum == 0xff) {
 80079d0:	4b1c      	ldr	r3, [pc, #112]	; (8007a44 <Mark_Decision+0x78>)
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	2bff      	cmp	r3, #255	; 0xff
 80079d6:	d103      	bne.n	80079e0 <Mark_Decision+0x14>
		markState = MARK_CROSS;
 80079d8:	4b1b      	ldr	r3, [pc, #108]	; (8007a48 <Mark_Decision+0x7c>)
 80079da:	2205      	movs	r2, #5
 80079dc:	701a      	strb	r2, [r3, #0]
}
 80079de:	e02b      	b.n	8007a38 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 80079e0:	4b18      	ldr	r3, [pc, #96]	; (8007a44 <Mark_Decision+0x78>)
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	f003 0381 	and.w	r3, r3, #129	; 0x81
 80079e8:	2b81      	cmp	r3, #129	; 0x81
 80079ea:	d103      	bne.n	80079f4 <Mark_Decision+0x28>
		markState = MARK_END;
 80079ec:	4b16      	ldr	r3, [pc, #88]	; (8007a48 <Mark_Decision+0x7c>)
 80079ee:	2204      	movs	r2, #4
 80079f0:	701a      	strb	r2, [r3, #0]
}
 80079f2:	e021      	b.n	8007a38 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 80079f4:	4b13      	ldr	r3, [pc, #76]	; (8007a44 <Mark_Decision+0x78>)
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	b25b      	sxtb	r3, r3
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	da0b      	bge.n	8007a16 <Mark_Decision+0x4a>
		if (markState == MARK_CURVE_L) {
 80079fe:	4b12      	ldr	r3, [pc, #72]	; (8007a48 <Mark_Decision+0x7c>)
 8007a00:	781b      	ldrb	r3, [r3, #0]
 8007a02:	2b03      	cmp	r3, #3
 8007a04:	d103      	bne.n	8007a0e <Mark_Decision+0x42>
			markState = MARK_STRAIGHT;
 8007a06:	4b10      	ldr	r3, [pc, #64]	; (8007a48 <Mark_Decision+0x7c>)
 8007a08:	2201      	movs	r2, #1
 8007a0a:	701a      	strb	r2, [r3, #0]
}
 8007a0c:	e014      	b.n	8007a38 <Mark_Decision+0x6c>
			markState = MARK_CURVE_L;
 8007a0e:	4b0e      	ldr	r3, [pc, #56]	; (8007a48 <Mark_Decision+0x7c>)
 8007a10:	2203      	movs	r2, #3
 8007a12:	701a      	strb	r2, [r3, #0]
}
 8007a14:	e010      	b.n	8007a38 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 8007a16:	4b0b      	ldr	r3, [pc, #44]	; (8007a44 <Mark_Decision+0x78>)
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00a      	beq.n	8007a38 <Mark_Decision+0x6c>
		if (markState == MARK_CURVE_R) {
 8007a22:	4b09      	ldr	r3, [pc, #36]	; (8007a48 <Mark_Decision+0x7c>)
 8007a24:	781b      	ldrb	r3, [r3, #0]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	d103      	bne.n	8007a32 <Mark_Decision+0x66>
			markState = MARK_STRAIGHT;
 8007a2a:	4b07      	ldr	r3, [pc, #28]	; (8007a48 <Mark_Decision+0x7c>)
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	701a      	strb	r2, [r3, #0]
}
 8007a30:	e002      	b.n	8007a38 <Mark_Decision+0x6c>
			markState = MARK_CURVE_R;
 8007a32:	4b05      	ldr	r3, [pc, #20]	; (8007a48 <Mark_Decision+0x7c>)
 8007a34:	2202      	movs	r2, #2
 8007a36:	701a      	strb	r2, [r3, #0]
}
 8007a38:	bf00      	nop
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	20003496 	.word	0x20003496
 8007a48:	2000003c 	.word	0x2000003c

08007a4c <Mark>:
__STATIC_INLINE void	Mark() {
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b082      	sub	sp, #8
 8007a50:	af00      	add	r7, sp, #0
	int32_t	curIrSensorMid = (positionVal + 30000) / 4000;
 8007a52:	4b51      	ldr	r3, [pc, #324]	; (8007b98 <Mark+0x14c>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8007a5a:	3330      	adds	r3, #48	; 0x30
 8007a5c:	4a4f      	ldr	r2, [pc, #316]	; (8007b9c <Mark+0x150>)
 8007a5e:	fb82 1203 	smull	r1, r2, r2, r3
 8007a62:	1212      	asrs	r2, r2, #8
 8007a64:	17db      	asrs	r3, r3, #31
 8007a66:	1ad3      	subs	r3, r2, r3
 8007a68:	607b      	str	r3, [r7, #4]
	Mark_Masking(curIrSensorMid);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f7ff fe9c 	bl	80077a8 <Mark_Masking>
	switch (markStateMachine) {
 8007a70:	4b4b      	ldr	r3, [pc, #300]	; (8007ba0 <Mark+0x154>)
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	2b04      	cmp	r3, #4
 8007a76:	f200 808a 	bhi.w	8007b8e <Mark+0x142>
 8007a7a:	a201      	add	r2, pc, #4	; (adr r2, 8007a80 <Mark+0x34>)
 8007a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a80:	08007a95 	.word	0x08007a95
 8007a84:	08007aff 	.word	0x08007aff
 8007a88:	08007b29 	.word	0x08007b29
 8007a8c:	08007b4b 	.word	0x08007b4b
 8007a90:	08007b57 	.word	0x08007b57
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 8007a94:	4b43      	ldr	r3, [pc, #268]	; (8007ba4 <Mark+0x158>)
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	4b43      	ldr	r3, [pc, #268]	; (8007ba8 <Mark+0x15c>)
 8007a9c:	881b      	ldrh	r3, [r3, #0]
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f7f9 f8f0 	bl	8000c88 <__popcountsi2>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b03      	cmp	r3, #3
 8007aac:	dd08      	ble.n	8007ac0 <Mark+0x74>
					Mark_Accumming_Reset();
 8007aae:	f7ff ff57 	bl	8007960 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 8007ab2:	6878      	ldr	r0, [r7, #4]
 8007ab4:	f7ff fef0 	bl	8007898 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_CROSS;
 8007ab8:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <Mark+0x154>)
 8007aba:	2201      	movs	r2, #1
 8007abc:	701a      	strb	r2, [r3, #0]
				break;
 8007abe:	e05f      	b.n	8007b80 <Mark+0x134>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) >= 1) {
 8007ac0:	4b38      	ldr	r3, [pc, #224]	; (8007ba4 <Mark+0x158>)
 8007ac2:	881b      	ldrh	r3, [r3, #0]
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	4b39      	ldr	r3, [pc, #228]	; (8007bac <Mark+0x160>)
 8007ac8:	881b      	ldrh	r3, [r3, #0]
 8007aca:	4013      	ands	r3, r2
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d008      	beq.n	8007ae4 <Mark+0x98>
					Mark_Accumming_Reset();
 8007ad2:	f7ff ff45 	bl	8007960 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f7ff fede 	bl	8007898 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_MARKER;
 8007adc:	4b30      	ldr	r3, [pc, #192]	; (8007ba0 <Mark+0x154>)
 8007ade:	2202      	movs	r2, #2
 8007ae0:	701a      	strb	r2, [r3, #0]
				break;
 8007ae2:	e04d      	b.n	8007b80 <Mark+0x134>
				else if (Is_Line_Out()) {
 8007ae4:	f7ff ff48 	bl	8007978 <Is_Line_Out>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d048      	beq.n	8007b80 <Mark+0x134>
					lineOutStartTime = uwTick;
 8007aee:	4b30      	ldr	r3, [pc, #192]	; (8007bb0 <Mark+0x164>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a30      	ldr	r2, [pc, #192]	; (8007bb4 <Mark+0x168>)
 8007af4:	6013      	str	r3, [r2, #0]
					markStateMachine = MARK_STATE_MACHINE_LINE_OUT;
 8007af6:	4b2a      	ldr	r3, [pc, #168]	; (8007ba0 <Mark+0x154>)
 8007af8:	2204      	movs	r2, #4
 8007afa:	701a      	strb	r2, [r3, #0]
				break;
 8007afc:	e040      	b.n	8007b80 <Mark+0x134>
				Mark_Accumming(curIrSensorMid);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f7ff feca 	bl	8007898 <Mark_Accumming>
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 8007b04:	4b2c      	ldr	r3, [pc, #176]	; (8007bb8 <Mark+0x16c>)
 8007b06:	781b      	ldrb	r3, [r3, #0]
 8007b08:	2bff      	cmp	r3, #255	; 0xff
 8007b0a:	d104      	bne.n	8007b16 <Mark+0xca>
 8007b0c:	f7ff ff46 	bl	800799c <Is_Passed_Marker>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d104      	bne.n	8007b20 <Mark+0xd4>
					|| Is_Line_Out() ) {
 8007b16:	f7ff ff2f 	bl	8007978 <Is_Line_Out>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d031      	beq.n	8007b84 <Mark+0x138>
					markStateMachine = MARK_STATE_MACHINE_DECISION;
 8007b20:	4b1f      	ldr	r3, [pc, #124]	; (8007ba0 <Mark+0x154>)
 8007b22:	2203      	movs	r2, #3
 8007b24:	701a      	strb	r2, [r3, #0]
				break;
 8007b26:	e02d      	b.n	8007b84 <Mark+0x138>
				Mark_Accumming(curIrSensorMid);
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f7ff feb5 	bl	8007898 <Mark_Accumming>
				if (Is_Passed_Marker() || Is_Line_Out()) {
 8007b2e:	f7ff ff35 	bl	800799c <Is_Passed_Marker>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d104      	bne.n	8007b42 <Mark+0xf6>
 8007b38:	f7ff ff1e 	bl	8007978 <Is_Line_Out>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d022      	beq.n	8007b88 <Mark+0x13c>
					markStateMachine = MARK_STATE_MACHINE_DECISION;
 8007b42:	4b17      	ldr	r3, [pc, #92]	; (8007ba0 <Mark+0x154>)
 8007b44:	2203      	movs	r2, #3
 8007b46:	701a      	strb	r2, [r3, #0]
				break;
 8007b48:	e01e      	b.n	8007b88 <Mark+0x13c>
				Mark_Decision();
 8007b4a:	f7ff ff3f 	bl	80079cc <Mark_Decision>
				markStateMachine = MARK_STATE_MACHINE_IDLE;
 8007b4e:	4b14      	ldr	r3, [pc, #80]	; (8007ba0 <Mark+0x154>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	701a      	strb	r2, [r3, #0]
				break;
 8007b54:	e01b      	b.n	8007b8e <Mark+0x142>
				if (!Is_Line_Out()) {
 8007b56:	f7ff ff0f 	bl	8007978 <Is_Line_Out>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d103      	bne.n	8007b68 <Mark+0x11c>
					markStateMachine = MARK_STATE_MACHINE_IDLE;
 8007b60:	4b0f      	ldr	r3, [pc, #60]	; (8007ba0 <Mark+0x154>)
 8007b62:	2200      	movs	r2, #0
 8007b64:	701a      	strb	r2, [r3, #0]
				break ;
 8007b66:	e011      	b.n	8007b8c <Mark+0x140>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8007b68:	4b12      	ldr	r3, [pc, #72]	; (8007bb4 <Mark+0x168>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8007b70:	4b0f      	ldr	r3, [pc, #60]	; (8007bb0 <Mark+0x164>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	429a      	cmp	r2, r3
 8007b76:	d209      	bcs.n	8007b8c <Mark+0x140>
					markState = MARK_LINE_OUT;
 8007b78:	4b10      	ldr	r3, [pc, #64]	; (8007bbc <Mark+0x170>)
 8007b7a:	2206      	movs	r2, #6
 8007b7c:	701a      	strb	r2, [r3, #0]
				break ;
 8007b7e:	e005      	b.n	8007b8c <Mark+0x140>
				break;
 8007b80:	bf00      	nop
 8007b82:	e004      	b.n	8007b8e <Mark+0x142>
				break;
 8007b84:	bf00      	nop
 8007b86:	e002      	b.n	8007b8e <Mark+0x142>
				break;
 8007b88:	bf00      	nop
 8007b8a:	e000      	b.n	8007b8e <Mark+0x142>
				break ;
 8007b8c:	bf00      	nop
}
 8007b8e:	bf00      	nop
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	20001464 	.word	0x20001464
 8007b9c:	10624dd3 	.word	0x10624dd3
 8007ba0:	20001488 	.word	0x20001488
 8007ba4:	20003500 	.word	0x20003500
 8007ba8:	2000003e 	.word	0x2000003e
 8007bac:	20000044 	.word	0x20000044
 8007bb0:	200002a4 	.word	0x200002a4
 8007bb4:	200034a0 	.word	0x200034a0
 8007bb8:	20003496 	.word	0x20003496
 8007bbc:	2000003c 	.word	0x2000003c

08007bc0 <Positioning>:
__STATIC_INLINE void	Positioning() {
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
	int32_t positionSum = 0;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	60fb      	str	r3, [r7, #12]
	int32_t sensorNormValsSum = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 8007bce:	4b29      	ldr	r3, [pc, #164]	; (8007c74 <Positioning+0xb4>)
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	71fb      	strb	r3, [r7, #7]
 8007bd4:	e017      	b.n	8007c06 <Positioning+0x46>
		positionSum += positionTable[i] * sensorNormVals[i];
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	4a27      	ldr	r2, [pc, #156]	; (8007c78 <Positioning+0xb8>)
 8007bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bde:	79fa      	ldrb	r2, [r7, #7]
 8007be0:	4926      	ldr	r1, [pc, #152]	; (8007c7c <Positioning+0xbc>)
 8007be2:	5c8a      	ldrb	r2, [r1, r2]
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	fb02 f303 	mul.w	r3, r2, r3
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	4413      	add	r3, r2
 8007bee:	60fb      	str	r3, [r7, #12]
		sensorNormValsSum += sensorNormVals[i];
 8007bf0:	79fb      	ldrb	r3, [r7, #7]
 8007bf2:	4a22      	ldr	r2, [pc, #136]	; (8007c7c <Positioning+0xbc>)
 8007bf4:	5cd3      	ldrb	r3, [r2, r3]
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	4413      	add	r3, r2
 8007bfe:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	3301      	adds	r3, #1
 8007c04:	71fb      	strb	r3, [r7, #7]
 8007c06:	4b1e      	ldr	r3, [pc, #120]	; (8007c80 <Positioning+0xc0>)
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	79fa      	ldrb	r2, [r7, #7]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d9e1      	bls.n	8007bd6 <Positioning+0x16>
	positionVal = positionSum / GET_MAX(sensorNormValsSum, 1);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	bfb8      	it	lt
 8007c18:	2301      	movlt	r3, #1
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	fb92 f3f3 	sdiv	r3, r2, r3
 8007c20:	4a18      	ldr	r2, [pc, #96]	; (8007c84 <Positioning+0xc4>)
 8007c22:	6013      	str	r3, [r2, #0]
	int32_t	window = ((positionVal - curInlineVal) + 30000) / 4000;
 8007c24:	4b17      	ldr	r3, [pc, #92]	; (8007c84 <Positioning+0xc4>)
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	4b17      	ldr	r3, [pc, #92]	; (8007c88 <Positioning+0xc8>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	1ad3      	subs	r3, r2, r3
 8007c2e:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8007c32:	3330      	adds	r3, #48	; 0x30
 8007c34:	4a15      	ldr	r2, [pc, #84]	; (8007c8c <Positioning+0xcc>)
 8007c36:	fb82 1203 	smull	r1, r2, r2, r3
 8007c3a:	1212      	asrs	r2, r2, #8
 8007c3c:	17db      	asrs	r3, r3, #31
 8007c3e:	1ad3      	subs	r3, r2, r3
 8007c40:	603b      	str	r3, [r7, #0]
	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	2b0d      	cmp	r3, #13
 8007c46:	bfa8      	it	ge
 8007c48:	230d      	movge	r3, #13
 8007c4a:	b2db      	uxtb	r3, r3
 8007c4c:	3302      	adds	r3, #2
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	4b0b      	ldr	r3, [pc, #44]	; (8007c80 <Positioning+0xc0>)
 8007c52:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	2b01      	cmp	r3, #1
 8007c58:	bfb8      	it	lt
 8007c5a:	2301      	movlt	r3, #1
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	4b04      	ldr	r3, [pc, #16]	; (8007c74 <Positioning+0xb4>)
 8007c64:	701a      	strb	r2, [r3, #0]
}
 8007c66:	bf00      	nop
 8007c68:	3714      	adds	r7, #20
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	2000001d 	.word	0x2000001d
 8007c78:	20000080 	.word	0x20000080
 8007c7c:	200034e0 	.word	0x200034e0
 8007c80:	2000001c 	.word	0x2000001c
 8007c84:	20001464 	.word	0x20001464
 8007c88:	20001484 	.word	0x20001484
 8007c8c:	10624dd3 	.word	0x10624dd3

08007c90 <Sensor_Test_Raw>:
}




void Sensor_Test_Raw() {
 8007c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c92:	b087      	sub	sp, #28
 8007c94:	af06      	add	r7, sp, #24
	Sensor_Start();
 8007c96:	f002 fadf 	bl	800a258 <Sensor_Start>
	Custom_OLED_Clear();
 8007c9a:	f7fd fac6 	bl	800522a <Custom_OLED_Clear>

	//  Raw    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007c9e:	e053      	b.n	8007d48 <Sensor_Test_Raw+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007ca0:	4b30      	ldr	r3, [pc, #192]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007ca2:	781b      	ldrb	r3, [r3, #0]
 8007ca4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007ca6:	461d      	mov	r5, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007ca8:	4b2e      	ldr	r3, [pc, #184]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007caa:	785b      	ldrb	r3, [r3, #1]
 8007cac:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cae:	461e      	mov	r6, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007cb0:	4b2c      	ldr	r3, [pc, #176]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cb2:	789b      	ldrb	r3, [r3, #2]
 8007cb4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cb6:	469c      	mov	ip, r3
			sensorRawVals[0], sensorRawVals[1], sensorRawVals[2], sensorRawVals[3], \
 8007cb8:	4b2a      	ldr	r3, [pc, #168]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cba:	78db      	ldrb	r3, [r3, #3]
 8007cbc:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cbe:	461a      	mov	r2, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007cc0:	4b28      	ldr	r3, [pc, #160]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cc2:	791b      	ldrb	r3, [r3, #4]
 8007cc4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cc6:	4619      	mov	r1, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007cc8:	4b26      	ldr	r3, [pc, #152]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cca:	795b      	ldrb	r3, [r3, #5]
 8007ccc:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cce:	4618      	mov	r0, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007cd0:	4b24      	ldr	r3, [pc, #144]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cd2:	799b      	ldrb	r3, [r3, #6]
 8007cd4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cd6:	461c      	mov	r4, r3
			sensorRawVals[4], sensorRawVals[5], sensorRawVals[6], sensorRawVals[7]);
 8007cd8:	4b22      	ldr	r3, [pc, #136]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cda:	79db      	ldrb	r3, [r3, #7]
 8007cdc:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cde:	9304      	str	r3, [sp, #16]
 8007ce0:	9403      	str	r4, [sp, #12]
 8007ce2:	9002      	str	r0, [sp, #8]
 8007ce4:	9101      	str	r1, [sp, #4]
 8007ce6:	9200      	str	r2, [sp, #0]
 8007ce8:	4663      	mov	r3, ip
 8007cea:	4632      	mov	r2, r6
 8007cec:	4629      	mov	r1, r5
 8007cee:	481e      	ldr	r0, [pc, #120]	; (8007d68 <Sensor_Test_Raw+0xd8>)
 8007cf0:	f7fd fb80 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8007cf4:	4b1b      	ldr	r3, [pc, #108]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cf6:	7a1b      	ldrb	r3, [r3, #8]
 8007cf8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007cfa:	461d      	mov	r5, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8007cfc:	4b19      	ldr	r3, [pc, #100]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007cfe:	7a5b      	ldrb	r3, [r3, #9]
 8007d00:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d02:	461e      	mov	r6, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8007d04:	4b17      	ldr	r3, [pc, #92]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d06:	7a9b      	ldrb	r3, [r3, #10]
 8007d08:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d0a:	469c      	mov	ip, r3
			sensorRawVals[8], sensorRawVals[9], sensorRawVals[10], sensorRawVals[11], \
 8007d0c:	4b15      	ldr	r3, [pc, #84]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d0e:	7adb      	ldrb	r3, [r3, #11]
 8007d10:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d12:	461a      	mov	r2, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8007d14:	4b13      	ldr	r3, [pc, #76]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d16:	7b1b      	ldrb	r3, [r3, #12]
 8007d18:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d1a:	4619      	mov	r1, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8007d1c:	4b11      	ldr	r3, [pc, #68]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d1e:	7b5b      	ldrb	r3, [r3, #13]
 8007d20:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d22:	4618      	mov	r0, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8007d24:	4b0f      	ldr	r3, [pc, #60]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d26:	7b9b      	ldrb	r3, [r3, #14]
 8007d28:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d2a:	461c      	mov	r4, r3
			sensorRawVals[12], sensorRawVals[13], sensorRawVals[14], sensorRawVals[15]);
 8007d2c:	4b0d      	ldr	r3, [pc, #52]	; (8007d64 <Sensor_Test_Raw+0xd4>)
 8007d2e:	7bdb      	ldrb	r3, [r3, #15]
 8007d30:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	9403      	str	r4, [sp, #12]
 8007d36:	9002      	str	r0, [sp, #8]
 8007d38:	9101      	str	r1, [sp, #4]
 8007d3a:	9200      	str	r2, [sp, #0]
 8007d3c:	4663      	mov	r3, ip
 8007d3e:	4632      	mov	r2, r6
 8007d40:	4629      	mov	r1, r5
 8007d42:	480a      	ldr	r0, [pc, #40]	; (8007d6c <Sensor_Test_Raw+0xdc>)
 8007d44:	f7fd fb56 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007d48:	f7fd fe84 	bl	8005a54 <Custom_Switch_Read>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	d1a6      	bne.n	8007ca0 <Sensor_Test_Raw+0x10>
	}

	Custom_OLED_Clear();
 8007d52:	f7fd fa6a 	bl	800522a <Custom_OLED_Clear>
	Sensor_Stop();
 8007d56:	f002 fa97 	bl	800a288 <Sensor_Stop>
}
 8007d5a:	bf00      	nop
 8007d5c:	3704      	adds	r7, #4
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d62:	bf00      	nop
 8007d64:	200034d0 	.word	0x200034d0
 8007d68:	0800d7b0 	.word	0x0800d7b0
 8007d6c:	0800d7dc 	.word	0x0800d7dc

08007d70 <Sensor_Test_Normalized>:





void Sensor_Test_Normalized() {
 8007d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d72:	b087      	sub	sp, #28
 8007d74:	af06      	add	r7, sp, #24
	Sensor_Start();
 8007d76:	f002 fa6f 	bl	800a258 <Sensor_Start>
	Custom_OLED_Clear();
 8007d7a:	f7fd fa56 	bl	800522a <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007d7e:	e053      	b.n	8007e28 <Sensor_Test_Normalized+0xb8>
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007d80:	4b30      	ldr	r3, [pc, #192]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d86:	461d      	mov	r5, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007d88:	4b2e      	ldr	r3, [pc, #184]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007d8a:	785b      	ldrb	r3, [r3, #1]
 8007d8c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d8e:	461e      	mov	r6, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007d90:	4b2c      	ldr	r3, [pc, #176]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007d92:	789b      	ldrb	r3, [r3, #2]
 8007d94:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d96:	469c      	mov	ip, r3
			sensorNormVals[0], sensorNormVals[1], sensorNormVals[2], sensorNormVals[3], \
 8007d98:	4b2a      	ldr	r3, [pc, #168]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007d9a:	78db      	ldrb	r3, [r3, #3]
 8007d9c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007d9e:	461a      	mov	r2, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007da0:	4b28      	ldr	r3, [pc, #160]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007da2:	791b      	ldrb	r3, [r3, #4]
 8007da4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007da6:	4619      	mov	r1, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007da8:	4b26      	ldr	r3, [pc, #152]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007daa:	795b      	ldrb	r3, [r3, #5]
 8007dac:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007dae:	4618      	mov	r0, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007db0:	4b24      	ldr	r3, [pc, #144]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007db2:	799b      	ldrb	r3, [r3, #6]
 8007db4:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007db6:	461c      	mov	r4, r3
			sensorNormVals[4], sensorNormVals[5], sensorNormVals[6], sensorNormVals[7]);
 8007db8:	4b22      	ldr	r3, [pc, #136]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007dba:	79db      	ldrb	r3, [r3, #7]
 8007dbc:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007dbe:	9304      	str	r3, [sp, #16]
 8007dc0:	9403      	str	r4, [sp, #12]
 8007dc2:	9002      	str	r0, [sp, #8]
 8007dc4:	9101      	str	r1, [sp, #4]
 8007dc6:	9200      	str	r2, [sp, #0]
 8007dc8:	4663      	mov	r3, ip
 8007dca:	4632      	mov	r2, r6
 8007dcc:	4629      	mov	r1, r5
 8007dce:	481e      	ldr	r0, [pc, #120]	; (8007e48 <Sensor_Test_Normalized+0xd8>)
 8007dd0:	f7fd fb10 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8007dd4:	4b1b      	ldr	r3, [pc, #108]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007dd6:	7a1b      	ldrb	r3, [r3, #8]
 8007dd8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007dda:	461d      	mov	r5, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8007ddc:	4b19      	ldr	r3, [pc, #100]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007dde:	7a5b      	ldrb	r3, [r3, #9]
 8007de0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007de2:	461e      	mov	r6, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8007de4:	4b17      	ldr	r3, [pc, #92]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007de6:	7a9b      	ldrb	r3, [r3, #10]
 8007de8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007dea:	469c      	mov	ip, r3
			sensorNormVals[8], sensorNormVals[9], sensorNormVals[10], sensorNormVals[11], \
 8007dec:	4b15      	ldr	r3, [pc, #84]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007dee:	7adb      	ldrb	r3, [r3, #11]
 8007df0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007df2:	461a      	mov	r2, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8007df4:	4b13      	ldr	r3, [pc, #76]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007df6:	7b1b      	ldrb	r3, [r3, #12]
 8007df8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007dfa:	4619      	mov	r1, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8007dfc:	4b11      	ldr	r3, [pc, #68]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007dfe:	7b5b      	ldrb	r3, [r3, #13]
 8007e00:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007e02:	4618      	mov	r0, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8007e04:	4b0f      	ldr	r3, [pc, #60]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007e06:	7b9b      	ldrb	r3, [r3, #14]
 8007e08:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007e0a:	461c      	mov	r4, r3
			sensorNormVals[12], sensorNormVals[13], sensorNormVals[14], sensorNormVals[15]);
 8007e0c:	4b0d      	ldr	r3, [pc, #52]	; (8007e44 <Sensor_Test_Normalized+0xd4>)
 8007e0e:	7bdb      	ldrb	r3, [r3, #15]
 8007e10:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007e12:	9304      	str	r3, [sp, #16]
 8007e14:	9403      	str	r4, [sp, #12]
 8007e16:	9002      	str	r0, [sp, #8]
 8007e18:	9101      	str	r1, [sp, #4]
 8007e1a:	9200      	str	r2, [sp, #0]
 8007e1c:	4663      	mov	r3, ip
 8007e1e:	4632      	mov	r2, r6
 8007e20:	4629      	mov	r1, r5
 8007e22:	480a      	ldr	r0, [pc, #40]	; (8007e4c <Sensor_Test_Normalized+0xdc>)
 8007e24:	f7fd fae6 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007e28:	f7fd fe14 	bl	8005a54 <Custom_Switch_Read>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d1a6      	bne.n	8007d80 <Sensor_Test_Normalized+0x10>
	}

	Custom_OLED_Clear();
 8007e32:	f7fd f9fa 	bl	800522a <Custom_OLED_Clear>
	Sensor_Stop();
 8007e36:	f002 fa27 	bl	800a288 <Sensor_Stop>
}
 8007e3a:	bf00      	nop
 8007e3c:	3704      	adds	r7, #4
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e42:	bf00      	nop
 8007e44:	200034e0 	.word	0x200034e0
 8007e48:	0800d7b0 	.word	0x0800d7b0
 8007e4c:	0800d7dc 	.word	0x0800d7dc

08007e50 <Sensor_Test_State>:





void Sensor_Test_State() {
 8007e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e52:	b089      	sub	sp, #36	; 0x24
 8007e54:	af06      	add	r7, sp, #24
	uint8_t sw = 0;
 8007e56:	2300      	movs	r3, #0
 8007e58:	71fb      	strb	r3, [r7, #7]

	Sensor_Start();
 8007e5a:	f002 f9fd 	bl	800a258 <Sensor_Start>
	Custom_OLED_Clear();
 8007e5e:	f7fd f9e4 	bl	800522a <Custom_OLED_Clear>

	//  State    
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007e62:	e0a9      	b.n	8007fb8 <Sensor_Test_State+0x168>
		Custom_OLED_Printf("/0threshold: %3d", threshold);
 8007e64:	4b5c      	ldr	r3, [pc, #368]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	b2db      	uxtb	r3, r3
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	485b      	ldr	r0, [pc, #364]	; (8007fdc <Sensor_Test_State+0x18c>)
 8007e6e:	f7fd fac1 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007e72:	4b5b      	ldr	r3, [pc, #364]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007e74:	881b      	ldrh	r3, [r3, #0]
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	0bdb      	lsrs	r3, r3, #15
 8007e7a:	b29b      	uxth	r3, r3
 8007e7c:	f003 0501 	and.w	r5, r3, #1
 8007e80:	4b57      	ldr	r3, [pc, #348]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007e82:	881b      	ldrh	r3, [r3, #0]
 8007e84:	b29b      	uxth	r3, r3
 8007e86:	0b9b      	lsrs	r3, r3, #14
 8007e88:	b29b      	uxth	r3, r3
 8007e8a:	f003 0601 	and.w	r6, r3, #1
 8007e8e:	4b54      	ldr	r3, [pc, #336]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007e90:	881b      	ldrh	r3, [r3, #0]
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	0b5b      	lsrs	r3, r3, #13
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	f003 0c01 	and.w	ip, r3, #1
 8007e9c:	4b50      	ldr	r3, [pc, #320]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007e9e:	881b      	ldrh	r3, [r3, #0]
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	0b1b      	lsrs	r3, r3, #12
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	4a4d      	ldr	r2, [pc, #308]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007eac:	8812      	ldrh	r2, [r2, #0]
 8007eae:	b292      	uxth	r2, r2
 8007eb0:	0ad2      	lsrs	r2, r2, #11
 8007eb2:	b292      	uxth	r2, r2
 8007eb4:	f002 0201 	and.w	r2, r2, #1
 8007eb8:	4949      	ldr	r1, [pc, #292]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007eba:	8809      	ldrh	r1, [r1, #0]
 8007ebc:	b289      	uxth	r1, r1
 8007ebe:	0a89      	lsrs	r1, r1, #10
 8007ec0:	b289      	uxth	r1, r1
 8007ec2:	f001 0101 	and.w	r1, r1, #1
 8007ec6:	4846      	ldr	r0, [pc, #280]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007ec8:	8800      	ldrh	r0, [r0, #0]
 8007eca:	b280      	uxth	r0, r0
 8007ecc:	0a40      	lsrs	r0, r0, #9
 8007ece:	b280      	uxth	r0, r0
 8007ed0:	f000 0001 	and.w	r0, r0, #1
 8007ed4:	4c42      	ldr	r4, [pc, #264]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007ed6:	8824      	ldrh	r4, [r4, #0]
 8007ed8:	b2a4      	uxth	r4, r4
 8007eda:	0a24      	lsrs	r4, r4, #8
 8007edc:	b2a4      	uxth	r4, r4
 8007ede:	f004 0401 	and.w	r4, r4, #1
 8007ee2:	9404      	str	r4, [sp, #16]
 8007ee4:	9003      	str	r0, [sp, #12]
 8007ee6:	9102      	str	r1, [sp, #8]
 8007ee8:	9201      	str	r2, [sp, #4]
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	4663      	mov	r3, ip
 8007eee:	4632      	mov	r2, r6
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	483c      	ldr	r0, [pc, #240]	; (8007fe4 <Sensor_Test_State+0x194>)
 8007ef4:	f7fd fa7e 	bl	80053f4 <Custom_OLED_Printf>
			(irSensorState >> 15) & 1, (irSensorState >> 14) & 1, (irSensorState >> 13) & 1, (irSensorState >> 12) & 1, \
			(irSensorState >> 11) & 1, (irSensorState >> 10) & 1, (irSensorState >> 9) & 1, (irSensorState >> 8) & 1);

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007ef8:	4b39      	ldr	r3, [pc, #228]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007efa:	881b      	ldrh	r3, [r3, #0]
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	09db      	lsrs	r3, r3, #7
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	f003 0501 	and.w	r5, r3, #1
 8007f06:	4b36      	ldr	r3, [pc, #216]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f08:	881b      	ldrh	r3, [r3, #0]
 8007f0a:	b29b      	uxth	r3, r3
 8007f0c:	099b      	lsrs	r3, r3, #6
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	f003 0601 	and.w	r6, r3, #1
 8007f14:	4b32      	ldr	r3, [pc, #200]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f16:	881b      	ldrh	r3, [r3, #0]
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	095b      	lsrs	r3, r3, #5
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	f003 0c01 	and.w	ip, r3, #1
 8007f22:	4b2f      	ldr	r3, [pc, #188]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f24:	881b      	ldrh	r3, [r3, #0]
 8007f26:	b29b      	uxth	r3, r3
 8007f28:	091b      	lsrs	r3, r3, #4
 8007f2a:	b29b      	uxth	r3, r3
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	4a2b      	ldr	r2, [pc, #172]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f32:	8812      	ldrh	r2, [r2, #0]
 8007f34:	b292      	uxth	r2, r2
 8007f36:	08d2      	lsrs	r2, r2, #3
 8007f38:	b292      	uxth	r2, r2
 8007f3a:	f002 0201 	and.w	r2, r2, #1
 8007f3e:	4928      	ldr	r1, [pc, #160]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f40:	8809      	ldrh	r1, [r1, #0]
 8007f42:	b289      	uxth	r1, r1
 8007f44:	0889      	lsrs	r1, r1, #2
 8007f46:	b289      	uxth	r1, r1
 8007f48:	f001 0101 	and.w	r1, r1, #1
 8007f4c:	4824      	ldr	r0, [pc, #144]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f4e:	8800      	ldrh	r0, [r0, #0]
 8007f50:	b280      	uxth	r0, r0
 8007f52:	0840      	lsrs	r0, r0, #1
 8007f54:	b280      	uxth	r0, r0
 8007f56:	f000 0001 	and.w	r0, r0, #1
			(irSensorState >> 7) & 1, (irSensorState >> 6) & 1, (irSensorState >> 5) & 1, (irSensorState >> 4) & 1, \
			(irSensorState >> 3) & 1, (irSensorState >> 2) & 1, (irSensorState >> 1) & 1, (irSensorState >> 0) & 1);
 8007f5a:	4c21      	ldr	r4, [pc, #132]	; (8007fe0 <Sensor_Test_State+0x190>)
 8007f5c:	8824      	ldrh	r4, [r4, #0]
 8007f5e:	b2a4      	uxth	r4, r4
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 8007f60:	f004 0401 	and.w	r4, r4, #1
 8007f64:	9404      	str	r4, [sp, #16]
 8007f66:	9003      	str	r0, [sp, #12]
 8007f68:	9102      	str	r1, [sp, #8]
 8007f6a:	9201      	str	r2, [sp, #4]
 8007f6c:	9300      	str	r3, [sp, #0]
 8007f6e:	4663      	mov	r3, ip
 8007f70:	4632      	mov	r2, r6
 8007f72:	4629      	mov	r1, r5
 8007f74:	481c      	ldr	r0, [pc, #112]	; (8007fe8 <Sensor_Test_State+0x198>)
 8007f76:	f7fd fa3d 	bl	80053f4 <Custom_OLED_Printf>


		if (sw == CUSTOM_SW_1) {
 8007f7a:	79fb      	ldrb	r3, [r7, #7]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d10c      	bne.n	8007f9a <Sensor_Test_State+0x14a>
			if (threshold > THRESHOLD_MIN) {
 8007f80:	4b15      	ldr	r3, [pc, #84]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007f82:	781b      	ldrb	r3, [r3, #0]
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b14      	cmp	r3, #20
 8007f88:	d916      	bls.n	8007fb8 <Sensor_Test_State+0x168>
				threshold -= THRESHOLD_CHANGE_VAL;
 8007f8a:	4b13      	ldr	r3, [pc, #76]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	3b05      	subs	r3, #5
 8007f92:	b2da      	uxtb	r2, r3
 8007f94:	4b10      	ldr	r3, [pc, #64]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007f96:	701a      	strb	r2, [r3, #0]
 8007f98:	e00e      	b.n	8007fb8 <Sensor_Test_State+0x168>
			}
		}
		else if (sw == CUSTOM_SW_2) {
 8007f9a:	79fb      	ldrb	r3, [r7, #7]
 8007f9c:	2b02      	cmp	r3, #2
 8007f9e:	d10b      	bne.n	8007fb8 <Sensor_Test_State+0x168>
			if (threshold < THRESHOLD_MAX) {
 8007fa0:	4b0d      	ldr	r3, [pc, #52]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2bf9      	cmp	r3, #249	; 0xf9
 8007fa8:	d806      	bhi.n	8007fb8 <Sensor_Test_State+0x168>
				threshold += THRESHOLD_CHANGE_VAL;
 8007faa:	4b0b      	ldr	r3, [pc, #44]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007fac:	781b      	ldrb	r3, [r3, #0]
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	3305      	adds	r3, #5
 8007fb2:	b2da      	uxtb	r2, r3
 8007fb4:	4b08      	ldr	r3, [pc, #32]	; (8007fd8 <Sensor_Test_State+0x188>)
 8007fb6:	701a      	strb	r2, [r3, #0]
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8007fb8:	f7fd fd4c 	bl	8005a54 <Custom_Switch_Read>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	71fb      	strb	r3, [r7, #7]
 8007fc0:	79fb      	ldrb	r3, [r7, #7]
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	f47f af4e 	bne.w	8007e64 <Sensor_Test_State+0x14>
			}
		}
	}

	Custom_OLED_Clear();
 8007fc8:	f7fd f92f 	bl	800522a <Custom_OLED_Clear>
	Sensor_Stop();
 8007fcc:	f002 f95c 	bl	800a288 <Sensor_Stop>
}
 8007fd0:	bf00      	nop
 8007fd2:	370c      	adds	r7, #12
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fd8:	2000007c 	.word	0x2000007c
 8007fdc:	0800d808 	.word	0x0800d808
 8007fe0:	20003500 	.word	0x20003500
 8007fe4:	0800d7b0 	.word	0x0800d7b0
 8007fe8:	0800d7dc 	.word	0x0800d7dc

08007fec <Battery_Test_Voltage>:


void Battery_Test_Voltage() {
 8007fec:	b580      	push	{r7, lr}
 8007fee:	af00      	add	r7, sp, #0
	Sensor_Start();
 8007ff0:	f002 f932 	bl	800a258 <Sensor_Start>
	Custom_OLED_Clear();
 8007ff4:	f7fd f919 	bl	800522a <Custom_OLED_Clear>

	//  Normalized    
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 8007ff8:	e009      	b.n	800800e <Battery_Test_Voltage+0x22>

		Custom_OLED_Printf("/A%5f", sensingVoltage);
 8007ffa:	4b0a      	ldr	r3, [pc, #40]	; (8008024 <Battery_Test_Voltage+0x38>)
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f7f8 faaa 	bl	8000558 <__aeabi_f2d>
 8008004:	4602      	mov	r2, r0
 8008006:	460b      	mov	r3, r1
 8008008:	4807      	ldr	r0, [pc, #28]	; (8008028 <Battery_Test_Voltage+0x3c>)
 800800a:	f7fd f9f3 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800800e:	f7fd fd21 	bl	8005a54 <Custom_Switch_Read>
 8008012:	4603      	mov	r3, r0
 8008014:	2b04      	cmp	r3, #4
 8008016:	d1f0      	bne.n	8007ffa <Battery_Test_Voltage+0xe>
	}

	Custom_OLED_Clear();
 8008018:	f7fd f907 	bl	800522a <Custom_OLED_Clear>
	Sensor_Stop();
 800801c:	f002 f934 	bl	800a288 <Sensor_Stop>
}
 8008020:	bf00      	nop
 8008022:	bd80      	pop	{r7, pc}
 8008024:	20003504 	.word	0x20003504
 8008028:	0800d81c 	.word	0x0800d81c

0800802c <MotorR_Test_Duty>:





void MotorR_Test_Duty() {
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM11);
 8008032:	4859      	ldr	r0, [pc, #356]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008034:	f7ff fb4a 	bl	80076cc <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8008038:	2101      	movs	r1, #1
 800803a:	4857      	ldr	r0, [pc, #348]	; (8008198 <MotorR_Test_Duty+0x16c>)
 800803c:	f7ff fb66 	bl	800770c <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM11, 0);
 8008040:	2100      	movs	r1, #0
 8008042:	4855      	ldr	r0, [pc, #340]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008044:	f7ff fb85 	bl	8007752 <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM3);
 8008048:	4854      	ldr	r0, [pc, #336]	; (800819c <MotorR_Test_Duty+0x170>)
 800804a:	f7ff fb3f 	bl	80076cc <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM11->ARR + 1;
 800804e:	4b52      	ldr	r3, [pc, #328]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008052:	b29b      	uxth	r3, r3
 8008054:	3301      	adds	r3, #1
 8008056:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 8008058:	f04f 0300 	mov.w	r3, #0
 800805c:	60fb      	str	r3, [r7, #12]

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 800805e:	f7fd fcf9 	bl	8005a54 <Custom_Switch_Read>
 8008062:	4603      	mov	r3, r0
 8008064:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 8008066:	797b      	ldrb	r3, [r7, #5]
 8008068:	2b04      	cmp	r3, #4
 800806a:	f000 8082 	beq.w	8008172 <MotorR_Test_Duty+0x146>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 800806e:	797b      	ldrb	r3, [r7, #5]
 8008070:	2b01      	cmp	r3, #1
 8008072:	d108      	bne.n	8008086 <MotorR_Test_Duty+0x5a>
		 duty_ratio -= 0.1f;
 8008074:	edd7 7a03 	vldr	s15, [r7, #12]
 8008078:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80081a0 <MotorR_Test_Duty+0x174>
 800807c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008080:	edc7 7a03 	vstr	s15, [r7, #12]
 8008084:	e00a      	b.n	800809c <MotorR_Test_Duty+0x70>
		} else if (sw == CUSTOM_SW_2) {
 8008086:	797b      	ldrb	r3, [r7, #5]
 8008088:	2b02      	cmp	r3, #2
 800808a:	d107      	bne.n	800809c <MotorR_Test_Duty+0x70>
		 duty_ratio += 0.1f;
 800808c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008090:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80081a0 <MotorR_Test_Duty+0x174>
 8008094:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008098:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = ABS(duty_ratio * level_max);
 800809c:	88fb      	ldrh	r3, [r7, #6]
 800809e:	ee07 3a90 	vmov	s15, r3
 80080a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80080a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80080aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80080b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080b6:	d50d      	bpl.n	80080d4 <MotorR_Test_Duty+0xa8>
 80080b8:	88fb      	ldrh	r3, [r7, #6]
 80080ba:	ee07 3a90 	vmov	s15, r3
 80080be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80080c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80080c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080ca:	eef1 7a67 	vneg.f32	s15, s15
 80080ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080d2:	e00a      	b.n	80080ea <MotorR_Test_Duty+0xbe>
 80080d4:	88fb      	ldrh	r3, [r7, #6]
 80080d6:	ee07 3a90 	vmov	s15, r3
 80080da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80080de:	edd7 7a03 	vldr	s15, [r7, #12]
 80080e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080ea:	edc7 7a02 	vstr	s15, [r7, #8]

		if (level > level_max) {
 80080ee:	88fb      	ldrh	r3, [r7, #6]
 80080f0:	68ba      	ldr	r2, [r7, #8]
 80080f2:	429a      	cmp	r2, r3
 80080f4:	dd02      	ble.n	80080fc <MotorR_Test_Duty+0xd0>
		 level = level_max;
 80080f6:	88fb      	ldrh	r3, [r7, #6]
 80080f8:	60bb      	str	r3, [r7, #8]
 80080fa:	e004      	b.n	8008106 <MotorR_Test_Duty+0xda>
		} else if (level < 0) {
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	da01      	bge.n	8008106 <MotorR_Test_Duty+0xda>
		 level = 0;
 8008102:	2300      	movs	r3, #0
 8008104:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM11->CCR1 = level;
 8008106:	4a24      	ldr	r2, [pc, #144]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOC, 1 << 4, duty_ratio < 0 ? 1 : 0); // PC4
 800810c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008110:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	bf4c      	ite	mi
 800811a:	2301      	movmi	r3, #1
 800811c:	2300      	movpl	r3, #0
 800811e:	b2db      	uxtb	r3, r3
 8008120:	461a      	mov	r2, r3
 8008122:	2110      	movs	r1, #16
 8008124:	481f      	ldr	r0, [pc, #124]	; (80081a4 <MotorR_Test_Duty+0x178>)
 8008126:	f7ff fb22 	bl	800776e <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOC, 1 << 5, duty_ratio > 0 ? 1 : 0); // PC5
 800812a:	edd7 7a03 	vldr	s15, [r7, #12]
 800812e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008136:	bfcc      	ite	gt
 8008138:	2301      	movgt	r3, #1
 800813a:	2300      	movle	r3, #0
 800813c:	b2db      	uxtb	r3, r3
 800813e:	461a      	mov	r2, r3
 8008140:	2120      	movs	r1, #32
 8008142:	4818      	ldr	r0, [pc, #96]	; (80081a4 <MotorR_Test_Duty+0x178>)
 8008144:	f7ff fb13 	bl	800776e <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 8008148:	68f8      	ldr	r0, [r7, #12]
 800814a:	f7f8 fa05 	bl	8000558 <__aeabi_f2d>
 800814e:	4602      	mov	r2, r0
 8008150:	460b      	mov	r3, r1
 8008152:	4815      	ldr	r0, [pc, #84]	; (80081a8 <MotorR_Test_Duty+0x17c>)
 8008154:	f7fd f94e 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM11->CCR1);
 8008158:	4b0f      	ldr	r3, [pc, #60]	; (8008198 <MotorR_Test_Duty+0x16c>)
 800815a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800815c:	4619      	mov	r1, r3
 800815e:	4813      	ldr	r0, [pc, #76]	; (80081ac <MotorR_Test_Duty+0x180>)
 8008160:	f7fd f948 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM3->CNT);
 8008164:	4b0d      	ldr	r3, [pc, #52]	; (800819c <MotorR_Test_Duty+0x170>)
 8008166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008168:	4619      	mov	r1, r3
 800816a:	4811      	ldr	r0, [pc, #68]	; (80081b0 <MotorR_Test_Duty+0x184>)
 800816c:	f7fd f942 	bl	80053f4 <Custom_OLED_Printf>
	for (;;) {
 8008170:	e775      	b.n	800805e <MotorR_Test_Duty+0x32>
		 break;
 8008172:	bf00      	nop
	}

	TIM11->CCR1 = 0;
 8008174:	4b08      	ldr	r3, [pc, #32]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008176:	2200      	movs	r2, #0
 8008178:	635a      	str	r2, [r3, #52]	; 0x34
	LL_TIM_DisableCounter(TIM11);
 800817a:	4807      	ldr	r0, [pc, #28]	; (8008198 <MotorR_Test_Duty+0x16c>)
 800817c:	f7ff fab6 	bl	80076ec <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8008180:	2101      	movs	r1, #1
 8008182:	4805      	ldr	r0, [pc, #20]	; (8008198 <MotorR_Test_Duty+0x16c>)
 8008184:	f7ff fad3 	bl	800772e <LL_TIM_CC_DisableChannel>

	LL_TIM_DisableCounter(TIM3);
 8008188:	4804      	ldr	r0, [pc, #16]	; (800819c <MotorR_Test_Duty+0x170>)
 800818a:	f7ff faaf 	bl	80076ec <LL_TIM_DisableCounter>
}
 800818e:	bf00      	nop
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	40014800 	.word	0x40014800
 800819c:	40000400 	.word	0x40000400
 80081a0:	3dcccccd 	.word	0x3dcccccd
 80081a4:	40020800 	.word	0x40020800
 80081a8:	0800d824 	.word	0x0800d824
 80081ac:	0800d834 	.word	0x0800d834
 80081b0:	0800d844 	.word	0x0800d844

080081b4 <MotorL_Test_Duty>:


void MotorL_Test_Duty() {
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM10);
 80081ba:	4859      	ldr	r0, [pc, #356]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80081bc:	f7ff fa86 	bl	80076cc <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 80081c0:	2101      	movs	r1, #1
 80081c2:	4857      	ldr	r0, [pc, #348]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80081c4:	f7ff faa2 	bl	800770c <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM10, 0);
 80081c8:	2100      	movs	r1, #0
 80081ca:	4855      	ldr	r0, [pc, #340]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80081cc:	f7ff fac1 	bl	8007752 <LL_TIM_OC_SetCompareCH2>

	LL_TIM_EnableCounter(TIM4);
 80081d0:	4854      	ldr	r0, [pc, #336]	; (8008324 <MotorL_Test_Duty+0x170>)
 80081d2:	f7ff fa7b 	bl	80076cc <LL_TIM_EnableCounter>

	const uint16_t level_max = TIM10->ARR + 1;
 80081d6:	4b52      	ldr	r3, [pc, #328]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80081d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081da:	b29b      	uxth	r3, r3
 80081dc:	3301      	adds	r3, #1
 80081de:	80fb      	strh	r3, [r7, #6]
	float duty_ratio = 0.0f;
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]


	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 80081e6:	f7fd fc35 	bl	8005a54 <Custom_Switch_Read>
 80081ea:	4603      	mov	r3, r0
 80081ec:	717b      	strb	r3, [r7, #5]

		if (sw == CUSTOM_SW_3) {
 80081ee:	797b      	ldrb	r3, [r7, #5]
 80081f0:	2b04      	cmp	r3, #4
 80081f2:	f000 8082 	beq.w	80082fa <MotorL_Test_Duty+0x146>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 80081f6:	797b      	ldrb	r3, [r7, #5]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d108      	bne.n	800820e <MotorL_Test_Duty+0x5a>
		 duty_ratio -= 0.1f;
 80081fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8008200:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008328 <MotorL_Test_Duty+0x174>
 8008204:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008208:	edc7 7a03 	vstr	s15, [r7, #12]
 800820c:	e00a      	b.n	8008224 <MotorL_Test_Duty+0x70>
		} else if (sw == CUSTOM_SW_2) {
 800820e:	797b      	ldrb	r3, [r7, #5]
 8008210:	2b02      	cmp	r3, #2
 8008212:	d107      	bne.n	8008224 <MotorL_Test_Duty+0x70>
		 duty_ratio += 0.1f;
 8008214:	edd7 7a03 	vldr	s15, [r7, #12]
 8008218:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8008328 <MotorL_Test_Duty+0x174>
 800821c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008220:	edc7 7a03 	vstr	s15, [r7, #12]
		}

		// get level(CCR3)
		int level = ABS(duty_ratio * level_max);
 8008224:	88fb      	ldrh	r3, [r7, #6]
 8008226:	ee07 3a90 	vmov	s15, r3
 800822a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800822e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008236:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800823a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800823e:	d50d      	bpl.n	800825c <MotorL_Test_Duty+0xa8>
 8008240:	88fb      	ldrh	r3, [r7, #6]
 8008242:	ee07 3a90 	vmov	s15, r3
 8008246:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800824a:	edd7 7a03 	vldr	s15, [r7, #12]
 800824e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008252:	eef1 7a67 	vneg.f32	s15, s15
 8008256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800825a:	e00a      	b.n	8008272 <MotorL_Test_Duty+0xbe>
 800825c:	88fb      	ldrh	r3, [r7, #6]
 800825e:	ee07 3a90 	vmov	s15, r3
 8008262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008266:	edd7 7a03 	vldr	s15, [r7, #12]
 800826a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800826e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008272:	edc7 7a02 	vstr	s15, [r7, #8]

		if (level > level_max) {
 8008276:	88fb      	ldrh	r3, [r7, #6]
 8008278:	68ba      	ldr	r2, [r7, #8]
 800827a:	429a      	cmp	r2, r3
 800827c:	dd02      	ble.n	8008284 <MotorL_Test_Duty+0xd0>
		 level = level_max;
 800827e:	88fb      	ldrh	r3, [r7, #6]
 8008280:	60bb      	str	r3, [r7, #8]
 8008282:	e004      	b.n	800828e <MotorL_Test_Duty+0xda>
		} else if (level < 0) {
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b00      	cmp	r3, #0
 8008288:	da01      	bge.n	800828e <MotorL_Test_Duty+0xda>
		 level = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	60bb      	str	r3, [r7, #8]
		}

		// set level(CCR3) and direction
		TIM10->CCR1 = level;
 800828e:	4a24      	ldr	r2, [pc, #144]	; (8008320 <MotorL_Test_Duty+0x16c>)
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	6353      	str	r3, [r2, #52]	; 0x34
		Custom_GPIO_Set(GPIOB, 1 << 4, duty_ratio > 0 ? 1 : 0); // PB4
 8008294:	edd7 7a03 	vldr	s15, [r7, #12]
 8008298:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800829c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082a0:	bfcc      	ite	gt
 80082a2:	2301      	movgt	r3, #1
 80082a4:	2300      	movle	r3, #0
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	2110      	movs	r1, #16
 80082ac:	481f      	ldr	r0, [pc, #124]	; (800832c <MotorL_Test_Duty+0x178>)
 80082ae:	f7ff fa5e 	bl	800776e <Custom_GPIO_Set>
		Custom_GPIO_Set(GPIOB, 1 << 5, duty_ratio < 0 ? 1 : 0); // PB5
 80082b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80082b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80082ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082be:	bf4c      	ite	mi
 80082c0:	2301      	movmi	r3, #1
 80082c2:	2300      	movpl	r3, #0
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	461a      	mov	r2, r3
 80082c8:	2120      	movs	r1, #32
 80082ca:	4818      	ldr	r0, [pc, #96]	; (800832c <MotorL_Test_Duty+0x178>)
 80082cc:	f7ff fa4f 	bl	800776e <Custom_GPIO_Set>
		Custom_OLED_Printf("/0Duty : %3.2f", duty_ratio);
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f7f8 f941 	bl	8000558 <__aeabi_f2d>
 80082d6:	4602      	mov	r2, r0
 80082d8:	460b      	mov	r3, r1
 80082da:	4815      	ldr	r0, [pc, #84]	; (8008330 <MotorL_Test_Duty+0x17c>)
 80082dc:	f7fd f88a 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR3 : %4d", TIM10->CCR1);
 80082e0:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80082e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082e4:	4619      	mov	r1, r3
 80082e6:	4813      	ldr	r0, [pc, #76]	; (8008334 <MotorL_Test_Duty+0x180>)
 80082e8:	f7fd f884 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/2ECOD : %9d", TIM4->CNT);
 80082ec:	4b0d      	ldr	r3, [pc, #52]	; (8008324 <MotorL_Test_Duty+0x170>)
 80082ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f0:	4619      	mov	r1, r3
 80082f2:	4811      	ldr	r0, [pc, #68]	; (8008338 <MotorL_Test_Duty+0x184>)
 80082f4:	f7fd f87e 	bl	80053f4 <Custom_OLED_Printf>
	for (;;) {
 80082f8:	e775      	b.n	80081e6 <MotorL_Test_Duty+0x32>
		 break;
 80082fa:	bf00      	nop
	}

	TIM10->CCR1 = 0;
 80082fc:	4b08      	ldr	r3, [pc, #32]	; (8008320 <MotorL_Test_Duty+0x16c>)
 80082fe:	2200      	movs	r2, #0
 8008300:	635a      	str	r2, [r3, #52]	; 0x34
	LL_TIM_DisableCounter(TIM10);
 8008302:	4807      	ldr	r0, [pc, #28]	; (8008320 <MotorL_Test_Duty+0x16c>)
 8008304:	f7ff f9f2 	bl	80076ec <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8008308:	2101      	movs	r1, #1
 800830a:	4805      	ldr	r0, [pc, #20]	; (8008320 <MotorL_Test_Duty+0x16c>)
 800830c:	f7ff fa0f 	bl	800772e <LL_TIM_CC_DisableChannel>

	LL_TIM_DisableCounter(TIM4);
 8008310:	4804      	ldr	r0, [pc, #16]	; (8008324 <MotorL_Test_Duty+0x170>)
 8008312:	f7ff f9eb 	bl	80076ec <LL_TIM_DisableCounter>
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	40014400 	.word	0x40014400
 8008324:	40000800 	.word	0x40000800
 8008328:	3dcccccd 	.word	0x3dcccccd
 800832c:	40020400 	.word	0x40020400
 8008330:	0800d824 	.word	0x0800d824
 8008334:	0800d834 	.word	0x0800d834
 8008338:	0800d844 	.word	0x0800d844

0800833c <MotorL_Test_PD>:




void MotorL_Test_PD() {
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0

	float coefChangeVal = 5;
 8008342:	4b4f      	ldr	r3, [pc, #316]	; (8008480 <MotorL_Test_PD+0x144>)
 8008344:	60fb      	str	r3, [r7, #12]
	float targetChangeVal = 100;
 8008346:	4b4f      	ldr	r3, [pc, #316]	; (8008484 <MotorL_Test_PD+0x148>)
 8008348:	60bb      	str	r3, [r7, #8]

	Pre_Drive_Var_Init();
 800834a:	f7fe f927 	bl	800659c <Pre_Drive_Var_Init>

	targetSpeed = 0;
 800834e:	4b4e      	ldr	r3, [pc, #312]	; (8008488 <MotorL_Test_PD+0x14c>)
 8008350:	f04f 0200 	mov.w	r2, #0
 8008354:	601a      	str	r2, [r3, #0]

	Sensor_Start();
 8008356:	f001 ff7f 	bl	800a258 <Sensor_Start>
	Speed_Control_Start();
 800835a:	f000 fcc1 	bl	8008ce0 <Speed_Control_Start>
	MotorL_Start();
 800835e:	f000 fc3b 	bl	8008bd8 <MotorL_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 8008362:	f7fd fb77 	bl	8005a54 <Custom_Switch_Read>
 8008366:	4603      	mov	r3, r0
 8008368:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_ALL) {
 800836a:	79fb      	ldrb	r3, [r7, #7]
 800836c:	2b07      	cmp	r3, #7
 800836e:	d07b      	beq.n	8008468 <MotorL_Test_PD+0x12c>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8008370:	79fb      	ldrb	r3, [r7, #7]
 8008372:	2b01      	cmp	r3, #1
 8008374:	d10a      	bne.n	800838c <MotorL_Test_PD+0x50>
			pCoef -= coefChangeVal;
 8008376:	4b45      	ldr	r3, [pc, #276]	; (800848c <MotorL_Test_PD+0x150>)
 8008378:	ed93 7a00 	vldr	s14, [r3]
 800837c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008384:	4b41      	ldr	r3, [pc, #260]	; (800848c <MotorL_Test_PD+0x150>)
 8008386:	edc3 7a00 	vstr	s15, [r3]
 800838a:	e042      	b.n	8008412 <MotorL_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_2) {
 800838c:	79fb      	ldrb	r3, [r7, #7]
 800838e:	2b02      	cmp	r3, #2
 8008390:	d10a      	bne.n	80083a8 <MotorL_Test_PD+0x6c>
			pCoef += coefChangeVal;
 8008392:	4b3e      	ldr	r3, [pc, #248]	; (800848c <MotorL_Test_PD+0x150>)
 8008394:	ed93 7a00 	vldr	s14, [r3]
 8008398:	edd7 7a03 	vldr	s15, [r7, #12]
 800839c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083a0:	4b3a      	ldr	r3, [pc, #232]	; (800848c <MotorL_Test_PD+0x150>)
 80083a2:	edc3 7a00 	vstr	s15, [r3]
 80083a6:	e034      	b.n	8008412 <MotorL_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_1_2) {
 80083a8:	79fb      	ldrb	r3, [r7, #7]
 80083aa:	2b03      	cmp	r3, #3
 80083ac:	d10e      	bne.n	80083cc <MotorL_Test_PD+0x90>
			dCoef -= coefChangeVal / 1000.f;
 80083ae:	4b38      	ldr	r3, [pc, #224]	; (8008490 <MotorL_Test_PD+0x154>)
 80083b0:	ed93 7a00 	vldr	s14, [r3]
 80083b4:	edd7 6a03 	vldr	s13, [r7, #12]
 80083b8:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8008494 <MotorL_Test_PD+0x158>
 80083bc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80083c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80083c4:	4b32      	ldr	r3, [pc, #200]	; (8008490 <MotorL_Test_PD+0x154>)
 80083c6:	edc3 7a00 	vstr	s15, [r3]
 80083ca:	e022      	b.n	8008412 <MotorL_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_2_3) {
 80083cc:	79fb      	ldrb	r3, [r7, #7]
 80083ce:	2b06      	cmp	r3, #6
 80083d0:	d10e      	bne.n	80083f0 <MotorL_Test_PD+0xb4>
			dCoef += coefChangeVal / 1000.f;
 80083d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80083d6:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8008494 <MotorL_Test_PD+0x158>
 80083da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80083de:	4b2c      	ldr	r3, [pc, #176]	; (8008490 <MotorL_Test_PD+0x154>)
 80083e0:	edd3 7a00 	vldr	s15, [r3]
 80083e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083e8:	4b29      	ldr	r3, [pc, #164]	; (8008490 <MotorL_Test_PD+0x154>)
 80083ea:	edc3 7a00 	vstr	s15, [r3]
 80083ee:	e010      	b.n	8008412 <MotorL_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_3) {
 80083f0:	79fb      	ldrb	r3, [r7, #7]
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d10d      	bne.n	8008412 <MotorL_Test_PD+0xd6>
			positionCmdL += targetChangeVal * RADIAN_PER_TICK;
 80083f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80083fa:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8008498 <MotorL_Test_PD+0x15c>
 80083fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008402:	4b26      	ldr	r3, [pc, #152]	; (800849c <MotorL_Test_PD+0x160>)
 8008404:	edd3 7a00 	vldr	s15, [r3]
 8008408:	ee77 7a27 	vadd.f32	s15, s14, s15
 800840c:	4b23      	ldr	r3, [pc, #140]	; (800849c <MotorL_Test_PD+0x160>)
 800840e:	edc3 7a00 	vstr	s15, [r3]
		}

		Custom_OLED_Printf("/0CCR    : %5d", TIM10->CCR1);
 8008412:	4b23      	ldr	r3, [pc, #140]	; (80084a0 <MotorL_Test_PD+0x164>)
 8008414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008416:	4619      	mov	r1, r3
 8008418:	4822      	ldr	r0, [pc, #136]	; (80084a4 <MotorL_Test_PD+0x168>)
 800841a:	f7fc ffeb 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1curECOD: %5d", TIM4->CNT);
 800841e:	4b22      	ldr	r3, [pc, #136]	; (80084a8 <MotorL_Test_PD+0x16c>)
 8008420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008422:	4619      	mov	r1, r3
 8008424:	4821      	ldr	r0, [pc, #132]	; (80084ac <MotorL_Test_PD+0x170>)
 8008426:	f7fc ffe5 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2tarECOD: %5f", positionCmdL);
 800842a:	4b1c      	ldr	r3, [pc, #112]	; (800849c <MotorL_Test_PD+0x160>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4618      	mov	r0, r3
 8008430:	f7f8 f892 	bl	8000558 <__aeabi_f2d>
 8008434:	4602      	mov	r2, r0
 8008436:	460b      	mov	r3, r1
 8008438:	481d      	ldr	r0, [pc, #116]	; (80084b0 <MotorL_Test_PD+0x174>)
 800843a:	f7fc ffdb 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3pCoef  : %5f", pCoef);
 800843e:	4b13      	ldr	r3, [pc, #76]	; (800848c <MotorL_Test_PD+0x150>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4618      	mov	r0, r3
 8008444:	f7f8 f888 	bl	8000558 <__aeabi_f2d>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4819      	ldr	r0, [pc, #100]	; (80084b4 <MotorL_Test_PD+0x178>)
 800844e:	f7fc ffd1 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/4dCoef  : %5f", dCoef);
 8008452:	4b0f      	ldr	r3, [pc, #60]	; (8008490 <MotorL_Test_PD+0x154>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4618      	mov	r0, r3
 8008458:	f7f8 f87e 	bl	8000558 <__aeabi_f2d>
 800845c:	4602      	mov	r2, r0
 800845e:	460b      	mov	r3, r1
 8008460:	4815      	ldr	r0, [pc, #84]	; (80084b8 <MotorL_Test_PD+0x17c>)
 8008462:	f7fc ffc7 	bl	80053f4 <Custom_OLED_Printf>
	for (;;) {
 8008466:	e77c      	b.n	8008362 <MotorL_Test_PD+0x26>
		 break;
 8008468:	bf00      	nop

	}

	MotorL_Stop();
 800846a:	f000 fc09 	bl	8008c80 <MotorL_Stop>
	Speed_Control_Stop();
 800846e:	f000 fc43 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 8008472:	f001 ff09 	bl	800a288 <Sensor_Stop>
}
 8008476:	bf00      	nop
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	40a00000 	.word	0x40a00000
 8008484:	42c80000 	.word	0x42c80000
 8008488:	2000002c 	.word	0x2000002c
 800848c:	20000004 	.word	0x20000004
 8008490:	20000008 	.word	0x20000008
 8008494:	447a0000 	.word	0x447a0000
 8008498:	3a000000 	.word	0x3a000000
 800849c:	20001450 	.word	0x20001450
 80084a0:	40014400 	.word	0x40014400
 80084a4:	0800d854 	.word	0x0800d854
 80084a8:	40000800 	.word	0x40000800
 80084ac:	0800d864 	.word	0x0800d864
 80084b0:	0800d874 	.word	0x0800d874
 80084b4:	0800d884 	.word	0x0800d884
 80084b8:	0800d894 	.word	0x0800d894

080084bc <MotorR_Test_PD>:





void MotorR_Test_PD() {
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0

	float coefChangeVal = 5;
 80084c2:	4b4f      	ldr	r3, [pc, #316]	; (8008600 <MotorR_Test_PD+0x144>)
 80084c4:	60fb      	str	r3, [r7, #12]
	float targetChangeVal = 100;
 80084c6:	4b4f      	ldr	r3, [pc, #316]	; (8008604 <MotorR_Test_PD+0x148>)
 80084c8:	60bb      	str	r3, [r7, #8]

	Pre_Drive_Var_Init();
 80084ca:	f7fe f867 	bl	800659c <Pre_Drive_Var_Init>

	targetSpeed = 0;
 80084ce:	4b4e      	ldr	r3, [pc, #312]	; (8008608 <MotorR_Test_PD+0x14c>)
 80084d0:	f04f 0200 	mov.w	r2, #0
 80084d4:	601a      	str	r2, [r3, #0]

	Sensor_Start();
 80084d6:	f001 febf 	bl	800a258 <Sensor_Start>
	Speed_Control_Start();
 80084da:	f000 fc01 	bl	8008ce0 <Speed_Control_Start>
	MotorR_Start();
 80084de:	f000 fb91 	bl	8008c04 <MotorR_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 80084e2:	f7fd fab7 	bl	8005a54 <Custom_Switch_Read>
 80084e6:	4603      	mov	r3, r0
 80084e8:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_ALL) {
 80084ea:	79fb      	ldrb	r3, [r7, #7]
 80084ec:	2b07      	cmp	r3, #7
 80084ee:	d07b      	beq.n	80085e8 <MotorR_Test_PD+0x12c>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 80084f0:	79fb      	ldrb	r3, [r7, #7]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d10a      	bne.n	800850c <MotorR_Test_PD+0x50>
			pCoef -= coefChangeVal;
 80084f6:	4b45      	ldr	r3, [pc, #276]	; (800860c <MotorR_Test_PD+0x150>)
 80084f8:	ed93 7a00 	vldr	s14, [r3]
 80084fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8008500:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008504:	4b41      	ldr	r3, [pc, #260]	; (800860c <MotorR_Test_PD+0x150>)
 8008506:	edc3 7a00 	vstr	s15, [r3]
 800850a:	e042      	b.n	8008592 <MotorR_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_2) {
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	2b02      	cmp	r3, #2
 8008510:	d10a      	bne.n	8008528 <MotorR_Test_PD+0x6c>
			pCoef += coefChangeVal;
 8008512:	4b3e      	ldr	r3, [pc, #248]	; (800860c <MotorR_Test_PD+0x150>)
 8008514:	ed93 7a00 	vldr	s14, [r3]
 8008518:	edd7 7a03 	vldr	s15, [r7, #12]
 800851c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008520:	4b3a      	ldr	r3, [pc, #232]	; (800860c <MotorR_Test_PD+0x150>)
 8008522:	edc3 7a00 	vstr	s15, [r3]
 8008526:	e034      	b.n	8008592 <MotorR_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_1_2) {
 8008528:	79fb      	ldrb	r3, [r7, #7]
 800852a:	2b03      	cmp	r3, #3
 800852c:	d10e      	bne.n	800854c <MotorR_Test_PD+0x90>
			dCoef -= coefChangeVal / 1000.f;
 800852e:	4b38      	ldr	r3, [pc, #224]	; (8008610 <MotorR_Test_PD+0x154>)
 8008530:	ed93 7a00 	vldr	s14, [r3]
 8008534:	edd7 6a03 	vldr	s13, [r7, #12]
 8008538:	ed9f 6a36 	vldr	s12, [pc, #216]	; 8008614 <MotorR_Test_PD+0x158>
 800853c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008540:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008544:	4b32      	ldr	r3, [pc, #200]	; (8008610 <MotorR_Test_PD+0x154>)
 8008546:	edc3 7a00 	vstr	s15, [r3]
 800854a:	e022      	b.n	8008592 <MotorR_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_2_3) {
 800854c:	79fb      	ldrb	r3, [r7, #7]
 800854e:	2b06      	cmp	r3, #6
 8008550:	d10e      	bne.n	8008570 <MotorR_Test_PD+0xb4>
			dCoef += coefChangeVal / 1000.f;
 8008552:	edd7 7a03 	vldr	s15, [r7, #12]
 8008556:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8008614 <MotorR_Test_PD+0x158>
 800855a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800855e:	4b2c      	ldr	r3, [pc, #176]	; (8008610 <MotorR_Test_PD+0x154>)
 8008560:	edd3 7a00 	vldr	s15, [r3]
 8008564:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008568:	4b29      	ldr	r3, [pc, #164]	; (8008610 <MotorR_Test_PD+0x154>)
 800856a:	edc3 7a00 	vstr	s15, [r3]
 800856e:	e010      	b.n	8008592 <MotorR_Test_PD+0xd6>
		} else if (sw == CUSTOM_SW_3) {
 8008570:	79fb      	ldrb	r3, [r7, #7]
 8008572:	2b04      	cmp	r3, #4
 8008574:	d10d      	bne.n	8008592 <MotorR_Test_PD+0xd6>
			positionCmdR += targetChangeVal * RADIAN_PER_TICK;
 8008576:	edd7 7a02 	vldr	s15, [r7, #8]
 800857a:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8008618 <MotorR_Test_PD+0x15c>
 800857e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008582:	4b26      	ldr	r3, [pc, #152]	; (800861c <MotorR_Test_PD+0x160>)
 8008584:	edd3 7a00 	vldr	s15, [r3]
 8008588:	ee77 7a27 	vadd.f32	s15, s14, s15
 800858c:	4b23      	ldr	r3, [pc, #140]	; (800861c <MotorR_Test_PD+0x160>)
 800858e:	edc3 7a00 	vstr	s15, [r3]
		}

		Custom_OLED_Printf("/0CCR    : %5d", TIM11->CCR1);
 8008592:	4b23      	ldr	r3, [pc, #140]	; (8008620 <MotorR_Test_PD+0x164>)
 8008594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008596:	4619      	mov	r1, r3
 8008598:	4822      	ldr	r0, [pc, #136]	; (8008624 <MotorR_Test_PD+0x168>)
 800859a:	f7fc ff2b 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1curECOD: %5d", TIM3->CNT);
 800859e:	4b22      	ldr	r3, [pc, #136]	; (8008628 <MotorR_Test_PD+0x16c>)
 80085a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a2:	4619      	mov	r1, r3
 80085a4:	4821      	ldr	r0, [pc, #132]	; (800862c <MotorR_Test_PD+0x170>)
 80085a6:	f7fc ff25 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2tarECOD: %5f", positionCmdR);
 80085aa:	4b1c      	ldr	r3, [pc, #112]	; (800861c <MotorR_Test_PD+0x160>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f7f7 ffd2 	bl	8000558 <__aeabi_f2d>
 80085b4:	4602      	mov	r2, r0
 80085b6:	460b      	mov	r3, r1
 80085b8:	481d      	ldr	r0, [pc, #116]	; (8008630 <MotorR_Test_PD+0x174>)
 80085ba:	f7fc ff1b 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/3pCoef  : %5f", pCoef);
 80085be:	4b13      	ldr	r3, [pc, #76]	; (800860c <MotorR_Test_PD+0x150>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4618      	mov	r0, r3
 80085c4:	f7f7 ffc8 	bl	8000558 <__aeabi_f2d>
 80085c8:	4602      	mov	r2, r0
 80085ca:	460b      	mov	r3, r1
 80085cc:	4819      	ldr	r0, [pc, #100]	; (8008634 <MotorR_Test_PD+0x178>)
 80085ce:	f7fc ff11 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/4dCoef  : %5f", dCoef);
 80085d2:	4b0f      	ldr	r3, [pc, #60]	; (8008610 <MotorR_Test_PD+0x154>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7f7 ffbe 	bl	8000558 <__aeabi_f2d>
 80085dc:	4602      	mov	r2, r0
 80085de:	460b      	mov	r3, r1
 80085e0:	4815      	ldr	r0, [pc, #84]	; (8008638 <MotorR_Test_PD+0x17c>)
 80085e2:	f7fc ff07 	bl	80053f4 <Custom_OLED_Printf>
	for (;;) {
 80085e6:	e77c      	b.n	80084e2 <MotorR_Test_PD+0x26>
		 break;
 80085e8:	bf00      	nop

	}
	MotorR_Stop();
 80085ea:	f000 fb5d 	bl	8008ca8 <MotorR_Stop>
	Speed_Control_Stop();
 80085ee:	f000 fb83 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 80085f2:	f001 fe49 	bl	800a288 <Sensor_Stop>
}
 80085f6:	bf00      	nop
 80085f8:	3710      	adds	r7, #16
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	40a00000 	.word	0x40a00000
 8008604:	42c80000 	.word	0x42c80000
 8008608:	2000002c 	.word	0x2000002c
 800860c:	20000004 	.word	0x20000004
 8008610:	20000008 	.word	0x20000008
 8008614:	447a0000 	.word	0x447a0000
 8008618:	3a000000 	.word	0x3a000000
 800861c:	20001458 	.word	0x20001458
 8008620:	40014800 	.word	0x40014800
 8008624:	0800d854 	.word	0x0800d854
 8008628:	40000400 	.word	0x40000400
 800862c:	0800d864 	.word	0x0800d864
 8008630:	0800d874 	.word	0x0800d874
 8008634:	0800d884 	.word	0x0800d884
 8008638:	0800d894 	.word	0x0800d894

0800863c <Motor_Test_Speed>:





void Motor_Test_Speed() {
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0

	Pre_Drive_Var_Init();
 8008642:	f7fd ffab 	bl	800659c <Pre_Drive_Var_Init>


	//   
	targetAccele = 1;
 8008646:	4b39      	ldr	r3, [pc, #228]	; (800872c <Motor_Test_Speed+0xf0>)
 8008648:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800864c:	601a      	str	r2, [r3, #0]
	curAccele = 0;
 800864e:	4b38      	ldr	r3, [pc, #224]	; (8008730 <Motor_Test_Speed+0xf4>)
 8008650:	f04f 0200 	mov.w	r2, #0
 8008654:	601a      	str	r2, [r3, #0]

	//    
	targetSpeed = 0;
 8008656:	4b37      	ldr	r3, [pc, #220]	; (8008734 <Motor_Test_Speed+0xf8>)
 8008658:	f04f 0200 	mov.w	r2, #0
 800865c:	601a      	str	r2, [r3, #0]
	decele = 1;
 800865e:	4b36      	ldr	r3, [pc, #216]	; (8008738 <Motor_Test_Speed+0xfc>)
 8008660:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008664:	601a      	str	r2, [r3, #0]
	curSpeed = 0;
 8008666:	4b35      	ldr	r3, [pc, #212]	; (800873c <Motor_Test_Speed+0x100>)
 8008668:	f04f 0200 	mov.w	r2, #0
 800866c:	601a      	str	r2, [r3, #0]


	Motor_Start();
 800866e:	f000 fadf 	bl	8008c30 <Motor_Start>
	Sensor_Start();
 8008672:	f001 fdf1 	bl	800a258 <Sensor_Start>
	Speed_Control_Start();
 8008676:	f000 fb33 	bl	8008ce0 <Speed_Control_Start>

	for (;;) {

		// input
		uint8_t sw = Custom_Switch_Read();
 800867a:	f7fd f9eb 	bl	8005a54 <Custom_Switch_Read>
 800867e:	4603      	mov	r3, r0
 8008680:	71fb      	strb	r3, [r7, #7]

		if (sw == CUSTOM_SW_3) {
 8008682:	79fb      	ldrb	r3, [r7, #7]
 8008684:	2b04      	cmp	r3, #4
 8008686:	d045      	beq.n	8008714 <Motor_Test_Speed+0xd8>
		 break;
		} else if (sw == CUSTOM_SW_1) {
 8008688:	79fb      	ldrb	r3, [r7, #7]
 800868a:	2b01      	cmp	r3, #1
 800868c:	d10a      	bne.n	80086a4 <Motor_Test_Speed+0x68>
			targetSpeed -= 0.1f;
 800868e:	4b29      	ldr	r3, [pc, #164]	; (8008734 <Motor_Test_Speed+0xf8>)
 8008690:	edd3 7a00 	vldr	s15, [r3]
 8008694:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8008740 <Motor_Test_Speed+0x104>
 8008698:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800869c:	4b25      	ldr	r3, [pc, #148]	; (8008734 <Motor_Test_Speed+0xf8>)
 800869e:	edc3 7a00 	vstr	s15, [r3]
 80086a2:	e00c      	b.n	80086be <Motor_Test_Speed+0x82>
		} else if (sw == CUSTOM_SW_2) {
 80086a4:	79fb      	ldrb	r3, [r7, #7]
 80086a6:	2b02      	cmp	r3, #2
 80086a8:	d109      	bne.n	80086be <Motor_Test_Speed+0x82>
			targetSpeed += 0.1f;
 80086aa:	4b22      	ldr	r3, [pc, #136]	; (8008734 <Motor_Test_Speed+0xf8>)
 80086ac:	edd3 7a00 	vldr	s15, [r3]
 80086b0:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8008740 <Motor_Test_Speed+0x104>
 80086b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80086b8:	4b1e      	ldr	r3, [pc, #120]	; (8008734 <Motor_Test_Speed+0xf8>)
 80086ba:	edc3 7a00 	vstr	s15, [r3]
		}

		Custom_OLED_Printf("/0speed  : %3.2f", curSpeed);
 80086be:	4b1f      	ldr	r3, [pc, #124]	; (800873c <Motor_Test_Speed+0x100>)
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7f7 ff48 	bl	8000558 <__aeabi_f2d>
 80086c8:	4602      	mov	r2, r0
 80086ca:	460b      	mov	r3, r1
 80086cc:	481d      	ldr	r0, [pc, #116]	; (8008744 <Motor_Test_Speed+0x108>)
 80086ce:	f7fc fe91 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1CCR    : %5d", TIM10->CCR1);
 80086d2:	4b1d      	ldr	r3, [pc, #116]	; (8008748 <Motor_Test_Speed+0x10c>)
 80086d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086d6:	4619      	mov	r1, r3
 80086d8:	481c      	ldr	r0, [pc, #112]	; (800874c <Motor_Test_Speed+0x110>)
 80086da:	f7fc fe8b 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/2curECOD: %5d", TIM4->CNT);
 80086de:	4b1c      	ldr	r3, [pc, #112]	; (8008750 <Motor_Test_Speed+0x114>)
 80086e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e2:	4619      	mov	r1, r3
 80086e4:	481b      	ldr	r0, [pc, #108]	; (8008754 <Motor_Test_Speed+0x118>)
 80086e6:	f7fc fe85 	bl	80053f4 <Custom_OLED_Printf>
//		Custom_OLED_Printf("/3tarECOD: %5f", targetEncoderValueL_cntl)
		Custom_OLED_Printf("/5%5f", positionL );
 80086ea:	4b1b      	ldr	r3, [pc, #108]	; (8008758 <Motor_Test_Speed+0x11c>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4618      	mov	r0, r3
 80086f0:	f7f7 ff32 	bl	8000558 <__aeabi_f2d>
 80086f4:	4602      	mov	r2, r0
 80086f6:	460b      	mov	r3, r1
 80086f8:	4818      	ldr	r0, [pc, #96]	; (800875c <Motor_Test_Speed+0x120>)
 80086fa:	f7fc fe7b 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/5%5f", positionCmdL );
 80086fe:	4b18      	ldr	r3, [pc, #96]	; (8008760 <Motor_Test_Speed+0x124>)
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4618      	mov	r0, r3
 8008704:	f7f7 ff28 	bl	8000558 <__aeabi_f2d>
 8008708:	4602      	mov	r2, r0
 800870a:	460b      	mov	r3, r1
 800870c:	4813      	ldr	r0, [pc, #76]	; (800875c <Motor_Test_Speed+0x120>)
 800870e:	f7fc fe71 	bl	80053f4 <Custom_OLED_Printf>
	for (;;) {
 8008712:	e7b2      	b.n	800867a <Motor_Test_Speed+0x3e>
		 break;
 8008714:	bf00      	nop

	}

	Speed_Control_Stop();
 8008716:	f000 faef 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 800871a:	f001 fdb5 	bl	800a288 <Sensor_Stop>
	Motor_Stop();
 800871e:	f000 fad7 	bl	8008cd0 <Motor_Stop>


}
 8008722:	bf00      	nop
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}
 800872a:	bf00      	nop
 800872c:	20000020 	.word	0x20000020
 8008730:	20000024 	.word	0x20000024
 8008734:	2000002c 	.word	0x2000002c
 8008738:	20000028 	.word	0x20000028
 800873c:	20001474 	.word	0x20001474
 8008740:	3dcccccd 	.word	0x3dcccccd
 8008744:	0800d8a4 	.word	0x0800d8a4
 8008748:	40014400 	.word	0x40014400
 800874c:	0800d8b8 	.word	0x0800d8b8
 8008750:	40000800 	.word	0x40000800
 8008754:	0800d8c8 	.word	0x0800d8c8
 8008758:	20001454 	.word	0x20001454
 800875c:	0800d8d8 	.word	0x0800d8d8
 8008760:	20001450 	.word	0x20001450

08008764 <Drive_Test_Position>:





void Drive_Test_Position() {
 8008764:	b580      	push	{r7, lr}
 8008766:	b082      	sub	sp, #8
 8008768:	af00      	add	r7, sp, #0
	uint8_t	sw = 0;
 800876a:	2300      	movs	r3, #0
 800876c:	70fb      	strb	r3, [r7, #3]

	uint8_t positioningIdx = 0;
 800876e:	2300      	movs	r3, #0
 8008770:	70bb      	strb	r3, [r7, #2]

	Custom_OLED_Clear();
 8008772:	f7fc fd5a 	bl	800522a <Custom_OLED_Clear>
	Sensor_Start();
 8008776:	f001 fd6f 	bl	800a258 <Sensor_Start>
	Speed_Control_Start();
 800877a:	f000 fab1 	bl	8008ce0 <Speed_Control_Start>

	//     
	positionVal = 0;
 800877e:	4b18      	ldr	r3, [pc, #96]	; (80087e0 <Drive_Test_Position+0x7c>)
 8008780:	2200      	movs	r2, #0
 8008782:	601a      	str	r2, [r3, #0]
	positionCoef = POSITION_COEF_INIT;
 8008784:	4b17      	ldr	r3, [pc, #92]	; (80087e4 <Drive_Test_Position+0x80>)
 8008786:	4a18      	ldr	r2, [pc, #96]	; (80087e8 <Drive_Test_Position+0x84>)
 8008788:	601a      	str	r2, [r3, #0]

	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800878a:	e018      	b.n	80087be <Drive_Test_Position+0x5a>

		for (int i = 0; i < 8; i++) {
 800878c:	2300      	movs	r3, #0
 800878e:	607b      	str	r3, [r7, #4]
 8008790:	e006      	b.n	80087a0 <Drive_Test_Position+0x3c>
			Positioning(&positioningIdx);
 8008792:	1cbb      	adds	r3, r7, #2
 8008794:	4618      	mov	r0, r3
 8008796:	f7ff fa13 	bl	8007bc0 <Positioning>
		for (int i = 0; i < 8; i++) {
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	3301      	adds	r3, #1
 800879e:	607b      	str	r3, [r7, #4]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2b07      	cmp	r3, #7
 80087a4:	ddf5      	ble.n	8008792 <Drive_Test_Position+0x2e>
		}

		Custom_OLED_Printf("/0pos:     %7d", positionVal);
 80087a6:	4b0e      	ldr	r3, [pc, #56]	; (80087e0 <Drive_Test_Position+0x7c>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4619      	mov	r1, r3
 80087ac:	480f      	ldr	r0, [pc, #60]	; (80087ec <Drive_Test_Position+0x88>)
 80087ae:	f7fc fe21 	bl	80053f4 <Custom_OLED_Printf>
		Custom_OLED_Printf("/1pos:     %7d", limitedPositionVal);
 80087b2:	4b0f      	ldr	r3, [pc, #60]	; (80087f0 <Drive_Test_Position+0x8c>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4619      	mov	r1, r3
 80087b8:	480e      	ldr	r0, [pc, #56]	; (80087f4 <Drive_Test_Position+0x90>)
 80087ba:	f7fc fe1b 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 80087be:	f7fd f949 	bl	8005a54 <Custom_Switch_Read>
 80087c2:	4603      	mov	r3, r0
 80087c4:	70fb      	strb	r3, [r7, #3]
 80087c6:	78fb      	ldrb	r3, [r7, #3]
 80087c8:	2b04      	cmp	r3, #4
 80087ca:	d1df      	bne.n	800878c <Drive_Test_Position+0x28>
	}
	Speed_Control_Stop();
 80087cc:	f000 fa94 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 80087d0:	f001 fd5a 	bl	800a288 <Sensor_Stop>
	Custom_OLED_Clear();
 80087d4:	f7fc fd29 	bl	800522a <Custom_OLED_Clear>
}
 80087d8:	bf00      	nop
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}
 80087e0:	20001464 	.word	0x20001464
 80087e4:	20000018 	.word	0x20000018
 80087e8:	387ba882 	.word	0x387ba882
 80087ec:	0800d8e0 	.word	0x0800d8e0
 80087f0:	20001468 	.word	0x20001468
 80087f4:	0800d8f0 	.word	0x0800d8f0

080087f8 <Mark_Live_Test>:





void Mark_Live_Test() {
 80087f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087fa:	b089      	sub	sp, #36	; 0x24
 80087fc:	af06      	add	r7, sp, #24
	uint8_t	sw = 0;
 80087fe:	2300      	movs	r3, #0
 8008800:	71fb      	strb	r3, [r7, #7]

	uint8_t positioningIdx = 0;
 8008802:	2300      	movs	r3, #0
 8008804:	70fb      	strb	r3, [r7, #3]

	Sensor_Start();
 8008806:	f001 fd27 	bl	800a258 <Sensor_Start>

    Custom_OLED_Clear();
 800880a:	f7fc fd0e 	bl	800522a <Custom_OLED_Clear>

    Pre_Drive_Var_Init();
 800880e:	f7fd fec5 	bl	800659c <Pre_Drive_Var_Init>

	positionIdxMax = 9;
 8008812:	4ba1      	ldr	r3, [pc, #644]	; (8008a98 <Mark_Live_Test+0x2a0>)
 8008814:	2209      	movs	r2, #9
 8008816:	701a      	strb	r2, [r3, #0]
	positionIdxMin = 6;
 8008818:	4ba0      	ldr	r3, [pc, #640]	; (8008a9c <Mark_Live_Test+0x2a4>)
 800881a:	2206      	movs	r2, #6
 800881c:	701a      	strb	r2, [r3, #0]

    while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 800881e:	e12d      	b.n	8008a7c <Mark_Live_Test+0x284>

    	Mark();
 8008820:	f7ff f914 	bl	8007a4c <Mark>

    	Positioning(&positioningIdx);
 8008824:	1cfb      	adds	r3, r7, #3
 8008826:	4618      	mov	r0, r3
 8008828:	f7ff f9ca 	bl	8007bc0 <Positioning>

        switch (markStateMachine) {
 800882c:	4b9c      	ldr	r3, [pc, #624]	; (8008aa0 <Mark_Live_Test+0x2a8>)
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b03      	cmp	r3, #3
 8008832:	d81b      	bhi.n	800886c <Mark_Live_Test+0x74>
 8008834:	a201      	add	r2, pc, #4	; (adr r2, 800883c <Mark_Live_Test+0x44>)
 8008836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800883a:	bf00      	nop
 800883c:	0800884d 	.word	0x0800884d
 8008840:	08008855 	.word	0x08008855
 8008844:	0800885d 	.word	0x0800885d
 8008848:	08008865 	.word	0x08008865
        case MARK_STATE_MACHINE_IDLE:
        	Custom_OLED_Printf("/0STATE: IDLE     ");
 800884c:	4895      	ldr	r0, [pc, #596]	; (8008aa4 <Mark_Live_Test+0x2ac>)
 800884e:	f7fc fdd1 	bl	80053f4 <Custom_OLED_Printf>
            break;
 8008852:	e00f      	b.n	8008874 <Mark_Live_Test+0x7c>
        case MARK_STATE_MACHINE_CROSS:
        	Custom_OLED_Printf("/0STATE: CROSS    ");
 8008854:	4894      	ldr	r0, [pc, #592]	; (8008aa8 <Mark_Live_Test+0x2b0>)
 8008856:	f7fc fdcd 	bl	80053f4 <Custom_OLED_Printf>
            break;
 800885a:	e00b      	b.n	8008874 <Mark_Live_Test+0x7c>
        case MARK_STATE_MACHINE_MARKER:
        	Custom_OLED_Printf("/0STATE: MARK     ");
 800885c:	4893      	ldr	r0, [pc, #588]	; (8008aac <Mark_Live_Test+0x2b4>)
 800885e:	f7fc fdc9 	bl	80053f4 <Custom_OLED_Printf>
            break;
 8008862:	e007      	b.n	8008874 <Mark_Live_Test+0x7c>
        case MARK_STATE_MACHINE_DECISION:
        	Custom_OLED_Printf("/0STATE: DECISION ");
 8008864:	4892      	ldr	r0, [pc, #584]	; (8008ab0 <Mark_Live_Test+0x2b8>)
 8008866:	f7fc fdc5 	bl	80053f4 <Custom_OLED_Printf>
        	break;
 800886a:	e003      	b.n	8008874 <Mark_Live_Test+0x7c>
        default:
        	Custom_OLED_Printf("/0STATE: ------   ");
 800886c:	4891      	ldr	r0, [pc, #580]	; (8008ab4 <Mark_Live_Test+0x2bc>)
 800886e:	f7fc fdc1 	bl	80053f4 <Custom_OLED_Printf>
            break;
 8008872:	bf00      	nop
        }

        switch (markState) {
 8008874:	4b90      	ldr	r3, [pc, #576]	; (8008ab8 <Mark_Live_Test+0x2c0>)
 8008876:	781b      	ldrb	r3, [r3, #0]
 8008878:	2b06      	cmp	r3, #6
 800887a:	d82d      	bhi.n	80088d8 <Mark_Live_Test+0xe0>
 800887c:	a201      	add	r2, pc, #4	; (adr r2, 8008884 <Mark_Live_Test+0x8c>)
 800887e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008882:	bf00      	nop
 8008884:	080088a1 	.word	0x080088a1
 8008888:	080088a9 	.word	0x080088a9
 800888c:	080088b9 	.word	0x080088b9
 8008890:	080088b1 	.word	0x080088b1
 8008894:	080088c1 	.word	0x080088c1
 8008898:	080088c9 	.word	0x080088c9
 800889c:	080088d1 	.word	0x080088d1
		case MARK_NONE:
			Custom_OLED_Printf("/1MARK: NONE      ");
 80088a0:	4886      	ldr	r0, [pc, #536]	; (8008abc <Mark_Live_Test+0x2c4>)
 80088a2:	f7fc fda7 	bl	80053f4 <Custom_OLED_Printf>
			break;
 80088a6:	e01b      	b.n	80088e0 <Mark_Live_Test+0xe8>
		case MARK_STRAIGHT:
			Custom_OLED_Printf("/1MARK: STRAIGHT  ");
 80088a8:	4885      	ldr	r0, [pc, #532]	; (8008ac0 <Mark_Live_Test+0x2c8>)
 80088aa:	f7fc fda3 	bl	80053f4 <Custom_OLED_Printf>
			break;
 80088ae:	e017      	b.n	80088e0 <Mark_Live_Test+0xe8>
        case MARK_CURVE_L:
        	Custom_OLED_Printf("/1MARK: LEFT      ");
 80088b0:	4884      	ldr	r0, [pc, #528]	; (8008ac4 <Mark_Live_Test+0x2cc>)
 80088b2:	f7fc fd9f 	bl	80053f4 <Custom_OLED_Printf>
            break;
 80088b6:	e013      	b.n	80088e0 <Mark_Live_Test+0xe8>
        case MARK_CURVE_R:
        	Custom_OLED_Printf("/1MARK: RIGHT     ");
 80088b8:	4883      	ldr	r0, [pc, #524]	; (8008ac8 <Mark_Live_Test+0x2d0>)
 80088ba:	f7fc fd9b 	bl	80053f4 <Custom_OLED_Printf>
            break;
 80088be:	e00f      	b.n	80088e0 <Mark_Live_Test+0xe8>
        case MARK_END:
        	Custom_OLED_Printf("/1MARK: END       ");
 80088c0:	4882      	ldr	r0, [pc, #520]	; (8008acc <Mark_Live_Test+0x2d4>)
 80088c2:	f7fc fd97 	bl	80053f4 <Custom_OLED_Printf>
            break;
 80088c6:	e00b      	b.n	80088e0 <Mark_Live_Test+0xe8>
        case MARK_CROSS:
        	Custom_OLED_Printf("/1MARK: CROSS     ");
 80088c8:	4881      	ldr	r0, [pc, #516]	; (8008ad0 <Mark_Live_Test+0x2d8>)
 80088ca:	f7fc fd93 	bl	80053f4 <Custom_OLED_Printf>
            break;
 80088ce:	e007      	b.n	80088e0 <Mark_Live_Test+0xe8>
        case MARK_LINE_OUT:
            Custom_OLED_Printf("/1MARK: LINE OUT  ");
 80088d0:	4880      	ldr	r0, [pc, #512]	; (8008ad4 <Mark_Live_Test+0x2dc>)
 80088d2:	f7fc fd8f 	bl	80053f4 <Custom_OLED_Printf>
            break;
 80088d6:	e003      	b.n	80088e0 <Mark_Live_Test+0xe8>
        default:
        	Custom_OLED_Printf("/1MARK: ------    ");
 80088d8:	487f      	ldr	r0, [pc, #508]	; (8008ad8 <Mark_Live_Test+0x2e0>)
 80088da:	f7fc fd8b 	bl	80053f4 <Custom_OLED_Printf>
        	break;
 80088de:	bf00      	nop
        }

    	uint16_t masking = lineMasking;
 80088e0:	4b7e      	ldr	r3, [pc, #504]	; (8008adc <Mark_Live_Test+0x2e4>)
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	80bb      	strh	r3, [r7, #4]

    	Custom_OLED_Printf("/2%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w",  \
 80088e6:	88bb      	ldrh	r3, [r7, #4]
 80088e8:	0bdb      	lsrs	r3, r3, #15
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	f003 0501 	and.w	r5, r3, #1
 80088f0:	88bb      	ldrh	r3, [r7, #4]
 80088f2:	0b9b      	lsrs	r3, r3, #14
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	f003 0601 	and.w	r6, r3, #1
 80088fa:	88bb      	ldrh	r3, [r7, #4]
 80088fc:	0b5b      	lsrs	r3, r3, #13
 80088fe:	b29b      	uxth	r3, r3
 8008900:	f003 0c01 	and.w	ip, r3, #1
 8008904:	88bb      	ldrh	r3, [r7, #4]
 8008906:	0b1b      	lsrs	r3, r3, #12
 8008908:	b29b      	uxth	r3, r3
 800890a:	f003 0301 	and.w	r3, r3, #1
 800890e:	88ba      	ldrh	r2, [r7, #4]
 8008910:	0ad2      	lsrs	r2, r2, #11
 8008912:	b292      	uxth	r2, r2
 8008914:	f002 0201 	and.w	r2, r2, #1
 8008918:	88b9      	ldrh	r1, [r7, #4]
 800891a:	0a89      	lsrs	r1, r1, #10
 800891c:	b289      	uxth	r1, r1
 800891e:	f001 0101 	and.w	r1, r1, #1
 8008922:	88b8      	ldrh	r0, [r7, #4]
 8008924:	0a40      	lsrs	r0, r0, #9
 8008926:	b280      	uxth	r0, r0
 8008928:	f000 0001 	and.w	r0, r0, #1
 800892c:	88bc      	ldrh	r4, [r7, #4]
 800892e:	0a24      	lsrs	r4, r4, #8
 8008930:	b2a4      	uxth	r4, r4
 8008932:	f004 0401 	and.w	r4, r4, #1
 8008936:	9404      	str	r4, [sp, #16]
 8008938:	9003      	str	r0, [sp, #12]
 800893a:	9102      	str	r1, [sp, #8]
 800893c:	9201      	str	r2, [sp, #4]
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	4663      	mov	r3, ip
 8008942:	4632      	mov	r2, r6
 8008944:	4629      	mov	r1, r5
 8008946:	4866      	ldr	r0, [pc, #408]	; (8008ae0 <Mark_Live_Test+0x2e8>)
 8008948:	f7fc fd54 	bl	80053f4 <Custom_OLED_Printf>
    				(masking >> 15) & 1, (masking >> 14) & 1, (masking >> 13) & 1, (masking >> 12) & 1, \
    				(masking >> 11) & 1, (masking >> 10) & 1, (masking >> 9) & 1, (masking >> 8) & 1);

    	Custom_OLED_Printf("/3%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 800894c:	88bb      	ldrh	r3, [r7, #4]
 800894e:	09db      	lsrs	r3, r3, #7
 8008950:	b29b      	uxth	r3, r3
 8008952:	f003 0501 	and.w	r5, r3, #1
 8008956:	88bb      	ldrh	r3, [r7, #4]
 8008958:	099b      	lsrs	r3, r3, #6
 800895a:	b29b      	uxth	r3, r3
 800895c:	f003 0601 	and.w	r6, r3, #1
 8008960:	88bb      	ldrh	r3, [r7, #4]
 8008962:	095b      	lsrs	r3, r3, #5
 8008964:	b29b      	uxth	r3, r3
 8008966:	f003 0c01 	and.w	ip, r3, #1
 800896a:	88bb      	ldrh	r3, [r7, #4]
 800896c:	091b      	lsrs	r3, r3, #4
 800896e:	b29b      	uxth	r3, r3
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	88ba      	ldrh	r2, [r7, #4]
 8008976:	08d2      	lsrs	r2, r2, #3
 8008978:	b292      	uxth	r2, r2
 800897a:	f002 0201 	and.w	r2, r2, #1
 800897e:	88b9      	ldrh	r1, [r7, #4]
 8008980:	0889      	lsrs	r1, r1, #2
 8008982:	b289      	uxth	r1, r1
 8008984:	f001 0101 	and.w	r1, r1, #1
 8008988:	88b8      	ldrh	r0, [r7, #4]
 800898a:	0840      	lsrs	r0, r0, #1
 800898c:	b280      	uxth	r0, r0
 800898e:	f000 0001 	and.w	r0, r0, #1
    				(masking >> 7) & 1, (masking >> 6) & 1, (masking >> 5) & 1, (masking >> 4) & 1, \
    				(masking >> 3) & 1, (masking >> 2) & 1, (masking >> 1) & 1, (masking >> 0) & 1);
 8008992:	88bc      	ldrh	r4, [r7, #4]
    	Custom_OLED_Printf("/3%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 8008994:	f004 0401 	and.w	r4, r4, #1
 8008998:	9404      	str	r4, [sp, #16]
 800899a:	9003      	str	r0, [sp, #12]
 800899c:	9102      	str	r1, [sp, #8]
 800899e:	9201      	str	r2, [sp, #4]
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	4663      	mov	r3, ip
 80089a4:	4632      	mov	r2, r6
 80089a6:	4629      	mov	r1, r5
 80089a8:	484e      	ldr	r0, [pc, #312]	; (8008ae4 <Mark_Live_Test+0x2ec>)
 80089aa:	f7fc fd23 	bl	80053f4 <Custom_OLED_Printf>



    	masking = markAreaMasking;
 80089ae:	4b4e      	ldr	r3, [pc, #312]	; (8008ae8 <Mark_Live_Test+0x2f0>)
 80089b0:	881b      	ldrh	r3, [r3, #0]
 80089b2:	80bb      	strh	r3, [r7, #4]

    	Custom_OLED_Printf("/4%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w",  \
 80089b4:	88bb      	ldrh	r3, [r7, #4]
 80089b6:	0bdb      	lsrs	r3, r3, #15
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	f003 0501 	and.w	r5, r3, #1
 80089be:	88bb      	ldrh	r3, [r7, #4]
 80089c0:	0b9b      	lsrs	r3, r3, #14
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	f003 0601 	and.w	r6, r3, #1
 80089c8:	88bb      	ldrh	r3, [r7, #4]
 80089ca:	0b5b      	lsrs	r3, r3, #13
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	f003 0c01 	and.w	ip, r3, #1
 80089d2:	88bb      	ldrh	r3, [r7, #4]
 80089d4:	0b1b      	lsrs	r3, r3, #12
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	88ba      	ldrh	r2, [r7, #4]
 80089de:	0ad2      	lsrs	r2, r2, #11
 80089e0:	b292      	uxth	r2, r2
 80089e2:	f002 0201 	and.w	r2, r2, #1
 80089e6:	88b9      	ldrh	r1, [r7, #4]
 80089e8:	0a89      	lsrs	r1, r1, #10
 80089ea:	b289      	uxth	r1, r1
 80089ec:	f001 0101 	and.w	r1, r1, #1
 80089f0:	88b8      	ldrh	r0, [r7, #4]
 80089f2:	0a40      	lsrs	r0, r0, #9
 80089f4:	b280      	uxth	r0, r0
 80089f6:	f000 0001 	and.w	r0, r0, #1
 80089fa:	88bc      	ldrh	r4, [r7, #4]
 80089fc:	0a24      	lsrs	r4, r4, #8
 80089fe:	b2a4      	uxth	r4, r4
 8008a00:	f004 0401 	and.w	r4, r4, #1
 8008a04:	9404      	str	r4, [sp, #16]
 8008a06:	9003      	str	r0, [sp, #12]
 8008a08:	9102      	str	r1, [sp, #8]
 8008a0a:	9201      	str	r2, [sp, #4]
 8008a0c:	9300      	str	r3, [sp, #0]
 8008a0e:	4663      	mov	r3, ip
 8008a10:	4632      	mov	r2, r6
 8008a12:	4629      	mov	r1, r5
 8008a14:	4835      	ldr	r0, [pc, #212]	; (8008aec <Mark_Live_Test+0x2f4>)
 8008a16:	f7fc fced 	bl	80053f4 <Custom_OLED_Printf>
    				(masking >> 15) & 1, (masking >> 14) & 1, (masking >> 13) & 1, (masking >> 12) & 1, \
    				(masking >> 11) & 1, (masking >> 10) & 1, (masking >> 9) & 1, (masking >> 8) & 1);

    	Custom_OLED_Printf("/5%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 8008a1a:	88bb      	ldrh	r3, [r7, #4]
 8008a1c:	09db      	lsrs	r3, r3, #7
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	f003 0501 	and.w	r5, r3, #1
 8008a24:	88bb      	ldrh	r3, [r7, #4]
 8008a26:	099b      	lsrs	r3, r3, #6
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	f003 0601 	and.w	r6, r3, #1
 8008a2e:	88bb      	ldrh	r3, [r7, #4]
 8008a30:	095b      	lsrs	r3, r3, #5
 8008a32:	b29b      	uxth	r3, r3
 8008a34:	f003 0c01 	and.w	ip, r3, #1
 8008a38:	88bb      	ldrh	r3, [r7, #4]
 8008a3a:	091b      	lsrs	r3, r3, #4
 8008a3c:	b29b      	uxth	r3, r3
 8008a3e:	f003 0301 	and.w	r3, r3, #1
 8008a42:	88ba      	ldrh	r2, [r7, #4]
 8008a44:	08d2      	lsrs	r2, r2, #3
 8008a46:	b292      	uxth	r2, r2
 8008a48:	f002 0201 	and.w	r2, r2, #1
 8008a4c:	88b9      	ldrh	r1, [r7, #4]
 8008a4e:	0889      	lsrs	r1, r1, #2
 8008a50:	b289      	uxth	r1, r1
 8008a52:	f001 0101 	and.w	r1, r1, #1
 8008a56:	88b8      	ldrh	r0, [r7, #4]
 8008a58:	0840      	lsrs	r0, r0, #1
 8008a5a:	b280      	uxth	r0, r0
 8008a5c:	f000 0001 	and.w	r0, r0, #1
    				(masking >> 7) & 1, (masking >> 6) & 1, (masking >> 5) & 1, (masking >> 4) & 1, \
    				(masking >> 3) & 1, (masking >> 2) & 1, (masking >> 1) & 1, (masking >> 0) & 1);
 8008a60:	88bc      	ldrh	r4, [r7, #4]
    	Custom_OLED_Printf("/5%x/r%x/w%x/r%x/w%x/r%x/w%x/r%x/w", \
 8008a62:	f004 0401 	and.w	r4, r4, #1
 8008a66:	9404      	str	r4, [sp, #16]
 8008a68:	9003      	str	r0, [sp, #12]
 8008a6a:	9102      	str	r1, [sp, #8]
 8008a6c:	9201      	str	r2, [sp, #4]
 8008a6e:	9300      	str	r3, [sp, #0]
 8008a70:	4663      	mov	r3, ip
 8008a72:	4632      	mov	r2, r6
 8008a74:	4629      	mov	r1, r5
 8008a76:	481e      	ldr	r0, [pc, #120]	; (8008af0 <Mark_Live_Test+0x2f8>)
 8008a78:	f7fc fcbc 	bl	80053f4 <Custom_OLED_Printf>
    while (CUSTOM_SW_3 != (sw = Custom_Switch_Read())) {
 8008a7c:	f7fc ffea 	bl	8005a54 <Custom_Switch_Read>
 8008a80:	4603      	mov	r3, r0
 8008a82:	71fb      	strb	r3, [r7, #7]
 8008a84:	79fb      	ldrb	r3, [r7, #7]
 8008a86:	2b04      	cmp	r3, #4
 8008a88:	f47f aeca 	bne.w	8008820 <Mark_Live_Test+0x28>
    }

    Sensor_Stop();
 8008a8c:	f001 fbfc 	bl	800a288 <Sensor_Stop>
}
 8008a90:	bf00      	nop
 8008a92:	370c      	adds	r7, #12
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a98:	2000001c 	.word	0x2000001c
 8008a9c:	2000001d 	.word	0x2000001d
 8008aa0:	20001488 	.word	0x20001488
 8008aa4:	0800d900 	.word	0x0800d900
 8008aa8:	0800d914 	.word	0x0800d914
 8008aac:	0800d928 	.word	0x0800d928
 8008ab0:	0800d93c 	.word	0x0800d93c
 8008ab4:	0800d950 	.word	0x0800d950
 8008ab8:	2000003c 	.word	0x2000003c
 8008abc:	0800d964 	.word	0x0800d964
 8008ac0:	0800d978 	.word	0x0800d978
 8008ac4:	0800d98c 	.word	0x0800d98c
 8008ac8:	0800d9a0 	.word	0x0800d9a0
 8008acc:	0800d9b4 	.word	0x0800d9b4
 8008ad0:	0800d9c8 	.word	0x0800d9c8
 8008ad4:	0800d9dc 	.word	0x0800d9dc
 8008ad8:	0800d9f0 	.word	0x0800d9f0
 8008adc:	2000003e 	.word	0x2000003e
 8008ae0:	0800da04 	.word	0x0800da04
 8008ae4:	0800da28 	.word	0x0800da28
 8008ae8:	20000046 	.word	0x20000046
 8008aec:	0800da4c 	.word	0x0800da4c
 8008af0:	0800da70 	.word	0x0800da70

08008af4 <LL_TIM_EnableCounter>:
{
 8008af4:	b480      	push	{r7}
 8008af6:	b083      	sub	sp, #12
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	f043 0201 	orr.w	r2, r3, #1
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	601a      	str	r2, [r3, #0]
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <LL_TIM_DisableCounter>:
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	f023 0201 	bic.w	r2, r3, #1
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	601a      	str	r2, [r3, #0]
}
 8008b28:	bf00      	nop
 8008b2a:	370c      	adds	r7, #12
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b32:	4770      	bx	lr

08008b34 <LL_TIM_CC_EnableChannel>:
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a1a      	ldr	r2, [r3, #32]
 8008b42:	683b      	ldr	r3, [r7, #0]
 8008b44:	431a      	orrs	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr

08008b56 <LL_TIM_CC_DisableChannel>:
{
 8008b56:	b480      	push	{r7}
 8008b58:	b083      	sub	sp, #12
 8008b5a:	af00      	add	r7, sp, #0
 8008b5c:	6078      	str	r0, [r7, #4]
 8008b5e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a1a      	ldr	r2, [r3, #32]
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	43db      	mvns	r3, r3
 8008b68:	401a      	ands	r2, r3
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	621a      	str	r2, [r3, #32]
}
 8008b6e:	bf00      	nop
 8008b70:	370c      	adds	r7, #12
 8008b72:	46bd      	mov	sp, r7
 8008b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b78:	4770      	bx	lr

08008b7a <LL_TIM_OC_SetCompareCH2>:
{
 8008b7a:	b480      	push	{r7}
 8008b7c:	b083      	sub	sp, #12
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
 8008b82:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	683a      	ldr	r2, [r7, #0]
 8008b88:	639a      	str	r2, [r3, #56]	; 0x38
}
 8008b8a:	bf00      	nop
 8008b8c:	370c      	adds	r7, #12
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr

08008b96 <LL_TIM_EnableIT_UPDATE>:
{
 8008b96:	b480      	push	{r7}
 8008b98:	b083      	sub	sp, #12
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	f043 0201 	orr.w	r2, r3, #1
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	60da      	str	r2, [r3, #12]
}
 8008baa:	bf00      	nop
 8008bac:	370c      	adds	r7, #12
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr

08008bb6 <LL_TIM_DisableIT_UPDATE>:
{
 8008bb6:	b480      	push	{r7}
 8008bb8:	b083      	sub	sp, #12
 8008bba:	af00      	add	r7, sp, #0
 8008bbc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	68db      	ldr	r3, [r3, #12]
 8008bc2:	f023 0201 	bic.w	r2, r3, #1
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	60da      	str	r2, [r3, #12]
}
 8008bca:	bf00      	nop
 8008bcc:	370c      	adds	r7, #12
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr
	...

08008bd8 <MotorL_Start>:





void MotorL_Start() {
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	af00      	add	r7, sp, #0

	// motorL pwm start
	LL_TIM_EnableCounter(TIM10);
 8008bdc:	4807      	ldr	r0, [pc, #28]	; (8008bfc <MotorL_Start+0x24>)
 8008bde:	f7ff ff89 	bl	8008af4 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8008be2:	2101      	movs	r1, #1
 8008be4:	4805      	ldr	r0, [pc, #20]	; (8008bfc <MotorL_Start+0x24>)
 8008be6:	f7ff ffa5 	bl	8008b34 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM10, 0);
 8008bea:	2100      	movs	r1, #0
 8008bec:	4803      	ldr	r0, [pc, #12]	; (8008bfc <MotorL_Start+0x24>)
 8008bee:	f7ff ffc4 	bl	8008b7a <LL_TIM_OC_SetCompareCH2>

	// motorL encoder start
	LL_TIM_EnableCounter(TIM4);
 8008bf2:	4803      	ldr	r0, [pc, #12]	; (8008c00 <MotorL_Start+0x28>)
 8008bf4:	f7ff ff7e 	bl	8008af4 <LL_TIM_EnableCounter>
}
 8008bf8:	bf00      	nop
 8008bfa:	bd80      	pop	{r7, pc}
 8008bfc:	40014400 	.word	0x40014400
 8008c00:	40000800 	.word	0x40000800

08008c04 <MotorR_Start>:



void MotorR_Start() {
 8008c04:	b580      	push	{r7, lr}
 8008c06:	af00      	add	r7, sp, #0

	// motorR pwm start
	LL_TIM_EnableCounter(TIM11);
 8008c08:	4807      	ldr	r0, [pc, #28]	; (8008c28 <MotorR_Start+0x24>)
 8008c0a:	f7ff ff73 	bl	8008af4 <LL_TIM_EnableCounter>
	LL_TIM_CC_EnableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8008c0e:	2101      	movs	r1, #1
 8008c10:	4805      	ldr	r0, [pc, #20]	; (8008c28 <MotorR_Start+0x24>)
 8008c12:	f7ff ff8f 	bl	8008b34 <LL_TIM_CC_EnableChannel>
	LL_TIM_OC_SetCompareCH2(TIM11, 0);
 8008c16:	2100      	movs	r1, #0
 8008c18:	4803      	ldr	r0, [pc, #12]	; (8008c28 <MotorR_Start+0x24>)
 8008c1a:	f7ff ffae 	bl	8008b7a <LL_TIM_OC_SetCompareCH2>

	// motorR encoder start
	LL_TIM_EnableCounter(TIM3);
 8008c1e:	4803      	ldr	r0, [pc, #12]	; (8008c2c <MotorR_Start+0x28>)
 8008c20:	f7ff ff68 	bl	8008af4 <LL_TIM_EnableCounter>
}
 8008c24:	bf00      	nop
 8008c26:	bd80      	pop	{r7, pc}
 8008c28:	40014800 	.word	0x40014800
 8008c2c:	40000400 	.word	0x40000400

08008c30 <Motor_Start>:




void Motor_Start() {
 8008c30:	b580      	push	{r7, lr}
 8008c32:	af00      	add	r7, sp, #0

	MotorL_Start();
 8008c34:	f7ff ffd0 	bl	8008bd8 <MotorL_Start>
	MotorR_Start();
 8008c38:	f7ff ffe4 	bl	8008c04 <MotorR_Start>
}
 8008c3c:	bf00      	nop
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <MotorL_Power_Off>:





void MotorL_Power_Off() {
 8008c40:	b480      	push	{r7}
 8008c42:	af00      	add	r7, sp, #0

	TIM10->CCR1 = 0;
 8008c44:	4b03      	ldr	r3, [pc, #12]	; (8008c54 <MotorL_Power_Off+0x14>)
 8008c46:	2200      	movs	r2, #0
 8008c48:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008c4a:	bf00      	nop
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr
 8008c54:	40014400 	.word	0x40014400

08008c58 <MotorR_Power_Off>:


void MotorR_Power_Off() {
 8008c58:	b480      	push	{r7}
 8008c5a:	af00      	add	r7, sp, #0

	TIM11->CCR1 = 0;
 8008c5c:	4b03      	ldr	r3, [pc, #12]	; (8008c6c <MotorR_Power_Off+0x14>)
 8008c5e:	2200      	movs	r2, #0
 8008c60:	635a      	str	r2, [r3, #52]	; 0x34
}
 8008c62:	bf00      	nop
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr
 8008c6c:	40014800 	.word	0x40014800

08008c70 <Motor_Power_Off>:



void Motor_Power_Off() {
 8008c70:	b580      	push	{r7, lr}
 8008c72:	af00      	add	r7, sp, #0

	MotorL_Power_Off();
 8008c74:	f7ff ffe4 	bl	8008c40 <MotorL_Power_Off>
	MotorR_Power_Off();
 8008c78:	f7ff ffee 	bl	8008c58 <MotorR_Power_Off>
}
 8008c7c:	bf00      	nop
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <MotorL_Stop>:





void MotorL_Stop() {
 8008c80:	b580      	push	{r7, lr}
 8008c82:	af00      	add	r7, sp, #0

	MotorL_Power_Off();
 8008c84:	f7ff ffdc 	bl	8008c40 <MotorL_Power_Off>

	// motorL pwm end
	LL_TIM_DisableCounter(TIM10);
 8008c88:	4805      	ldr	r0, [pc, #20]	; (8008ca0 <MotorL_Stop+0x20>)
 8008c8a:	f7ff ff43 	bl	8008b14 <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM10, LL_TIM_CHANNEL_CH1);
 8008c8e:	2101      	movs	r1, #1
 8008c90:	4803      	ldr	r0, [pc, #12]	; (8008ca0 <MotorL_Stop+0x20>)
 8008c92:	f7ff ff60 	bl	8008b56 <LL_TIM_CC_DisableChannel>

	// motorL encoder end
	LL_TIM_DisableCounter(TIM4);
 8008c96:	4803      	ldr	r0, [pc, #12]	; (8008ca4 <MotorL_Stop+0x24>)
 8008c98:	f7ff ff3c 	bl	8008b14 <LL_TIM_DisableCounter>
}
 8008c9c:	bf00      	nop
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	40014400 	.word	0x40014400
 8008ca4:	40000800 	.word	0x40000800

08008ca8 <MotorR_Stop>:



void MotorR_Stop() {
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	af00      	add	r7, sp, #0

	MotorR_Power_Off();
 8008cac:	f7ff ffd4 	bl	8008c58 <MotorR_Power_Off>

	// motorR pwm end
	LL_TIM_DisableCounter(TIM11);
 8008cb0:	4805      	ldr	r0, [pc, #20]	; (8008cc8 <MotorR_Stop+0x20>)
 8008cb2:	f7ff ff2f 	bl	8008b14 <LL_TIM_DisableCounter>
	LL_TIM_CC_DisableChannel(TIM11, LL_TIM_CHANNEL_CH1);
 8008cb6:	2101      	movs	r1, #1
 8008cb8:	4803      	ldr	r0, [pc, #12]	; (8008cc8 <MotorR_Stop+0x20>)
 8008cba:	f7ff ff4c 	bl	8008b56 <LL_TIM_CC_DisableChannel>

	// motorR encoder end
	LL_TIM_DisableCounter(TIM3);
 8008cbe:	4803      	ldr	r0, [pc, #12]	; (8008ccc <MotorR_Stop+0x24>)
 8008cc0:	f7ff ff28 	bl	8008b14 <LL_TIM_DisableCounter>
}
 8008cc4:	bf00      	nop
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	40014800 	.word	0x40014800
 8008ccc:	40000400 	.word	0x40000400

08008cd0 <Motor_Stop>:



void Motor_Stop() {
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	af00      	add	r7, sp, #0

	MotorL_Stop();
 8008cd4:	f7ff ffd4 	bl	8008c80 <MotorL_Stop>
	MotorR_Stop();
 8008cd8:	f7ff ffe6 	bl	8008ca8 <MotorR_Stop>
}
 8008cdc:	bf00      	nop
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <Speed_Control_Start>:





void Speed_Control_Start(){
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	af00      	add	r7, sp, #0
	LL_TIM_EnableCounter(TIM9);
 8008ce4:	4803      	ldr	r0, [pc, #12]	; (8008cf4 <Speed_Control_Start+0x14>)
 8008ce6:	f7ff ff05 	bl	8008af4 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM9);
 8008cea:	4802      	ldr	r0, [pc, #8]	; (8008cf4 <Speed_Control_Start+0x14>)
 8008cec:	f7ff ff53 	bl	8008b96 <LL_TIM_EnableIT_UPDATE>
}
 8008cf0:	bf00      	nop
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	40014000 	.word	0x40014000

08008cf8 <Speed_Control_Stop>:




void Speed_Control_Stop(){
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	af00      	add	r7, sp, #0
	LL_TIM_DisableIT_UPDATE(TIM9);
 8008cfc:	4803      	ldr	r0, [pc, #12]	; (8008d0c <Speed_Control_Stop+0x14>)
 8008cfe:	f7ff ff5a 	bl	8008bb6 <LL_TIM_DisableIT_UPDATE>
	LL_TIM_DisableCounter(TIM9);
 8008d02:	4802      	ldr	r0, [pc, #8]	; (8008d0c <Speed_Control_Stop+0x14>)
 8008d04:	f7ff ff06 	bl	8008b14 <LL_TIM_DisableCounter>
}
 8008d08:	bf00      	nop
 8008d0a:	bd80      	pop	{r7, pc}
 8008d0c:	40014000 	.word	0x40014000

08008d10 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8008d18:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8008d22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008d2c:	f023 0301 	bic.w	r3, r3, #1
 8008d30:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8008d32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8008d3c:	f043 0301 	orr.w	r3, r3, #1
 8008d40:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8008d42:	bf00      	nop
 8008d44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	f003 0301 	and.w	r3, r3, #1
 8008d4e:	2b01      	cmp	r3, #1
 8008d50:	d1f8      	bne.n	8008d44 <Custom_Delay_us+0x34>
}
 8008d52:	bf00      	nop
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008d6e:	fb02 f303 	mul.w	r3, r2, r3
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7ff ffcc 	bl	8008d10 <Custom_Delay_us>
}
 8008d78:	bf00      	nop
 8008d7a:	3708      	adds	r7, #8
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bd80      	pop	{r7, pc}

08008d80 <Drive_Fit_In>:
__STATIC_INLINE void	Drive_Fit_In(float s, float pinSpeed) {
 8008d80:	b480      	push	{r7}
 8008d82:	b083      	sub	sp, #12
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	ed87 0a01 	vstr	s0, [r7, #4]
 8008d8a:	edc7 0a00 	vstr	s1, [r7]
	targetSpeed = pinSpeed;
 8008d8e:	4a25      	ldr	r2, [pc, #148]	; (8008e24 <Drive_Fit_In+0xa4>)
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	6013      	str	r3, [r2, #0]
	decele = ABS( (pinSpeed - curSpeed) * (pinSpeed + curSpeed) ) / (2.f * s);
 8008d94:	4b24      	ldr	r3, [pc, #144]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008d96:	edd3 7a00 	vldr	s15, [r3]
 8008d9a:	ed97 7a00 	vldr	s14, [r7]
 8008d9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008da2:	4b21      	ldr	r3, [pc, #132]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008da4:	edd3 6a00 	vldr	s13, [r3]
 8008da8:	edd7 7a00 	vldr	s15, [r7]
 8008dac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008db0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008db4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dbc:	d512      	bpl.n	8008de4 <Drive_Fit_In+0x64>
 8008dbe:	4b1a      	ldr	r3, [pc, #104]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008dc0:	edd3 7a00 	vldr	s15, [r3]
 8008dc4:	ed97 7a00 	vldr	s14, [r7]
 8008dc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008dcc:	4b16      	ldr	r3, [pc, #88]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008dce:	edd3 6a00 	vldr	s13, [r3]
 8008dd2:	edd7 7a00 	vldr	s15, [r7]
 8008dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dde:	eef1 7a67 	vneg.f32	s15, s15
 8008de2:	e00f      	b.n	8008e04 <Drive_Fit_In+0x84>
 8008de4:	4b10      	ldr	r3, [pc, #64]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008de6:	edd3 7a00 	vldr	s15, [r3]
 8008dea:	ed97 7a00 	vldr	s14, [r7]
 8008dee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008df2:	4b0d      	ldr	r3, [pc, #52]	; (8008e28 <Drive_Fit_In+0xa8>)
 8008df4:	edd3 6a00 	vldr	s13, [r3]
 8008df8:	edd7 7a00 	vldr	s15, [r7]
 8008dfc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e04:	ed97 7a01 	vldr	s14, [r7, #4]
 8008e08:	ee77 6a07 	vadd.f32	s13, s14, s14
 8008e0c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8008e10:	4b06      	ldr	r3, [pc, #24]	; (8008e2c <Drive_Fit_In+0xac>)
 8008e12:	ed83 7a00 	vstr	s14, [r3]
}
 8008e16:	bf00      	nop
 8008e18:	370c      	adds	r7, #12
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop
 8008e24:	2000002c 	.word	0x2000002c
 8008e28:	20001474 	.word	0x20001474
 8008e2c:	20000028 	.word	0x20000028

08008e30 <Is_Drive_End>:
__STATIC_INLINE uint8_t	Is_Drive_End() {
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0
	if (endMarkCnt >= stopEndMarkCnt) {
 8008e34:	4b09      	ldr	r3, [pc, #36]	; (8008e5c <Is_Drive_End+0x2c>)
 8008e36:	781a      	ldrb	r2, [r3, #0]
 8008e38:	4b09      	ldr	r3, [pc, #36]	; (8008e60 <Is_Drive_End+0x30>)
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d301      	bcc.n	8008e44 <Is_Drive_End+0x14>
		return EXIT_ECHO_END_MARK;
 8008e40:	2301      	movs	r3, #1
 8008e42:	e006      	b.n	8008e52 <Is_Drive_End+0x22>
	if (markState == MARK_LINE_OUT) {
 8008e44:	4b07      	ldr	r3, [pc, #28]	; (8008e64 <Is_Drive_End+0x34>)
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	2b06      	cmp	r3, #6
 8008e4a:	d101      	bne.n	8008e50 <Is_Drive_End+0x20>
		return EXIT_ECHO_LINE_OUT;
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	e000      	b.n	8008e52 <Is_Drive_End+0x22>
	return EXIT_ECHO_IDLE;
 8008e50:	2300      	movs	r3, #0
}
 8008e52:	4618      	mov	r0, r3
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr
 8008e5c:	20003495 	.word	0x20003495
 8008e60:	20000049 	.word	0x20000049
 8008e64:	2000003c 	.word	0x2000003c

08008e68 <Prepare_Inline>:
#define INC_INLINE_DERIVE_H_

#include <config.h>
#include "main.h"

__STATIC_INLINE void Prepare_Inline() {
 8008e68:	b480      	push	{r7}
 8008e6a:	af00      	add	r7, sp, #0

	//       
	if (isInlineDriveEnabled) {
 8008e6c:	4b37      	ldr	r3, [pc, #220]	; (8008f4c <Prepare_Inline+0xe4>)
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d065      	beq.n	8008f40 <Prepare_Inline+0xd8>

		if (driveData[driveDataIdx].tickCnt_L < curTick_L + INLINE_PREPARE_POSITIONING_TICK + INLINE_SAFTY_TICK
 8008e74:	4b36      	ldr	r3, [pc, #216]	; (8008f50 <Prepare_Inline+0xe8>)
 8008e76:	881b      	ldrh	r3, [r3, #0]
 8008e78:	4619      	mov	r1, r3
 8008e7a:	4a36      	ldr	r2, [pc, #216]	; (8008f54 <Prepare_Inline+0xec>)
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	005b      	lsls	r3, r3, #1
 8008e80:	440b      	add	r3, r1
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	ee07 3a90 	vmov	s15, r3
 8008e8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e90:	4b31      	ldr	r3, [pc, #196]	; (8008f58 <Prepare_Inline+0xf0>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	ee07 3a90 	vmov	s15, r3
 8008e98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e9c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8008f5c <Prepare_Inline+0xf4>
 8008ea0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ea4:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8008f5c <Prepare_Inline+0xf4>
 8008ea8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008eac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eb4:	d422      	bmi.n	8008efc <Prepare_Inline+0x94>
			|| driveData[driveDataIdx].tickCnt_R < curTick_R + INLINE_PREPARE_POSITIONING_TICK + INLINE_SAFTY_TICK) {
 8008eb6:	4b26      	ldr	r3, [pc, #152]	; (8008f50 <Prepare_Inline+0xe8>)
 8008eb8:	881b      	ldrh	r3, [r3, #0]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	4a25      	ldr	r2, [pc, #148]	; (8008f54 <Prepare_Inline+0xec>)
 8008ebe:	460b      	mov	r3, r1
 8008ec0:	005b      	lsls	r3, r3, #1
 8008ec2:	440b      	add	r3, r1
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	4413      	add	r3, r2
 8008ec8:	3304      	adds	r3, #4
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	ee07 3a90 	vmov	s15, r3
 8008ed0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008ed4:	4b22      	ldr	r3, [pc, #136]	; (8008f60 <Prepare_Inline+0xf8>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	ee07 3a90 	vmov	s15, r3
 8008edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008ee0:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8008f5c <Prepare_Inline+0xf4>
 8008ee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ee8:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8008f5c <Prepare_Inline+0xf4>
 8008eec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ef0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ef8:	d400      	bmi.n	8008efc <Prepare_Inline+0x94>

				targetInlineVal = ABS_INLINE_TARGET_POSITION;
			}
		}
	}
}
 8008efa:	e021      	b.n	8008f40 <Prepare_Inline+0xd8>
			if (driveData[driveDataIdx + 1].markState == MARK_CURVE_R) {
 8008efc:	4b14      	ldr	r3, [pc, #80]	; (8008f50 <Prepare_Inline+0xe8>)
 8008efe:	881b      	ldrh	r3, [r3, #0]
 8008f00:	1c5a      	adds	r2, r3, #1
 8008f02:	4914      	ldr	r1, [pc, #80]	; (8008f54 <Prepare_Inline+0xec>)
 8008f04:	4613      	mov	r3, r2
 8008f06:	005b      	lsls	r3, r3, #1
 8008f08:	4413      	add	r3, r2
 8008f0a:	009b      	lsls	r3, r3, #2
 8008f0c:	440b      	add	r3, r1
 8008f0e:	3308      	adds	r3, #8
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d103      	bne.n	8008f1e <Prepare_Inline+0xb6>
				targetInlineVal = -1 * ABS_INLINE_TARGET_POSITION;
 8008f16:	4b13      	ldr	r3, [pc, #76]	; (8008f64 <Prepare_Inline+0xfc>)
 8008f18:	4a13      	ldr	r2, [pc, #76]	; (8008f68 <Prepare_Inline+0x100>)
 8008f1a:	601a      	str	r2, [r3, #0]
}
 8008f1c:	e010      	b.n	8008f40 <Prepare_Inline+0xd8>
			else if (driveData[driveDataIdx + 1].markState == MARK_CURVE_L) {
 8008f1e:	4b0c      	ldr	r3, [pc, #48]	; (8008f50 <Prepare_Inline+0xe8>)
 8008f20:	881b      	ldrh	r3, [r3, #0]
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	490b      	ldr	r1, [pc, #44]	; (8008f54 <Prepare_Inline+0xec>)
 8008f26:	4613      	mov	r3, r2
 8008f28:	005b      	lsls	r3, r3, #1
 8008f2a:	4413      	add	r3, r2
 8008f2c:	009b      	lsls	r3, r3, #2
 8008f2e:	440b      	add	r3, r1
 8008f30:	3308      	adds	r3, #8
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	2b03      	cmp	r3, #3
 8008f36:	d103      	bne.n	8008f40 <Prepare_Inline+0xd8>
				targetInlineVal = ABS_INLINE_TARGET_POSITION;
 8008f38:	4b0a      	ldr	r3, [pc, #40]	; (8008f64 <Prepare_Inline+0xfc>)
 8008f3a:	f241 7270 	movw	r2, #6000	; 0x1770
 8008f3e:	601a      	str	r2, [r3, #0]
}
 8008f40:	bf00      	nop
 8008f42:	46bd      	mov	sp, r7
 8008f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f48:	4770      	bx	lr
 8008f4a:	bf00      	nop
 8008f4c:	20003494 	.word	0x20003494
 8008f50:	2000328c 	.word	0x2000328c
 8008f54:	2000148c 	.word	0x2000148c
 8008f58:	20001478 	.word	0x20001478
 8008f5c:	4565aeb7 	.word	0x4565aeb7
 8008f60:	2000147c 	.word	0x2000147c
 8008f64:	20001480 	.word	0x20001480
 8008f68:	ffffe890 	.word	0xffffe890

08008f6c <Restore_Inline>:

__STATIC_INLINE void Restore_Inline() {
 8008f6c:	b480      	push	{r7}
 8008f6e:	af00      	add	r7, sp, #0
	//       
	if (isInlineDriveEnabled) {
 8008f70:	4b36      	ldr	r3, [pc, #216]	; (800904c <Restore_Inline+0xe0>)
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d063      	beq.n	8009040 <Restore_Inline+0xd4>

		if (driveData[driveDataIdx].tickCnt_L < curTick_L + INLINE_RESTORE_POSITIONING_TICK + INLINE_SAFTY_TICK
 8008f78:	4b35      	ldr	r3, [pc, #212]	; (8009050 <Restore_Inline+0xe4>)
 8008f7a:	881b      	ldrh	r3, [r3, #0]
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	4a35      	ldr	r2, [pc, #212]	; (8009054 <Restore_Inline+0xe8>)
 8008f80:	460b      	mov	r3, r1
 8008f82:	005b      	lsls	r3, r3, #1
 8008f84:	440b      	add	r3, r1
 8008f86:	009b      	lsls	r3, r3, #2
 8008f88:	4413      	add	r3, r2
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	ee07 3a90 	vmov	s15, r3
 8008f90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f94:	4b30      	ldr	r3, [pc, #192]	; (8009058 <Restore_Inline+0xec>)
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	ee07 3a90 	vmov	s15, r3
 8008f9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008fa0:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800905c <Restore_Inline+0xf0>
 8008fa4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fa8:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8009060 <Restore_Inline+0xf4>
 8008fac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fb0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb8:	d422      	bmi.n	8009000 <Restore_Inline+0x94>
			|| driveData[driveDataIdx].tickCnt_R < curTick_R + INLINE_RESTORE_POSITIONING_TICK + INLINE_SAFTY_TICK) {
 8008fba:	4b25      	ldr	r3, [pc, #148]	; (8009050 <Restore_Inline+0xe4>)
 8008fbc:	881b      	ldrh	r3, [r3, #0]
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	4a24      	ldr	r2, [pc, #144]	; (8009054 <Restore_Inline+0xe8>)
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	005b      	lsls	r3, r3, #1
 8008fc6:	440b      	add	r3, r1
 8008fc8:	009b      	lsls	r3, r3, #2
 8008fca:	4413      	add	r3, r2
 8008fcc:	3304      	adds	r3, #4
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	ee07 3a90 	vmov	s15, r3
 8008fd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008fd8:	4b22      	ldr	r3, [pc, #136]	; (8009064 <Restore_Inline+0xf8>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	ee07 3a90 	vmov	s15, r3
 8008fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008fe4:	eddf 6a1d 	vldr	s13, [pc, #116]	; 800905c <Restore_Inline+0xf0>
 8008fe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fec:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8009060 <Restore_Inline+0xf4>
 8008ff0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ff4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ffc:	d400      	bmi.n	8009000 <Restore_Inline+0x94>
			} else {
				targetInlineVal = 0;
			}
		}
	}
}
 8008ffe:	e01f      	b.n	8009040 <Restore_Inline+0xd4>
			if (driveData[driveDataIdx + 1].markState == MARK_STRAIGHT && markState == driveData[driveDataIdx + 2].markState) {
 8009000:	4b13      	ldr	r3, [pc, #76]	; (8009050 <Restore_Inline+0xe4>)
 8009002:	881b      	ldrh	r3, [r3, #0]
 8009004:	1c5a      	adds	r2, r3, #1
 8009006:	4913      	ldr	r1, [pc, #76]	; (8009054 <Restore_Inline+0xe8>)
 8009008:	4613      	mov	r3, r2
 800900a:	005b      	lsls	r3, r3, #1
 800900c:	4413      	add	r3, r2
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	440b      	add	r3, r1
 8009012:	3308      	adds	r3, #8
 8009014:	781b      	ldrb	r3, [r3, #0]
 8009016:	2b01      	cmp	r3, #1
 8009018:	d10e      	bne.n	8009038 <Restore_Inline+0xcc>
 800901a:	4b0d      	ldr	r3, [pc, #52]	; (8009050 <Restore_Inline+0xe4>)
 800901c:	881b      	ldrh	r3, [r3, #0]
 800901e:	1c9a      	adds	r2, r3, #2
 8009020:	490c      	ldr	r1, [pc, #48]	; (8009054 <Restore_Inline+0xe8>)
 8009022:	4613      	mov	r3, r2
 8009024:	005b      	lsls	r3, r3, #1
 8009026:	4413      	add	r3, r2
 8009028:	009b      	lsls	r3, r3, #2
 800902a:	440b      	add	r3, r1
 800902c:	3308      	adds	r3, #8
 800902e:	781a      	ldrb	r2, [r3, #0]
 8009030:	4b0d      	ldr	r3, [pc, #52]	; (8009068 <Restore_Inline+0xfc>)
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	429a      	cmp	r2, r3
 8009036:	d003      	beq.n	8009040 <Restore_Inline+0xd4>
				targetInlineVal = 0;
 8009038:	4b0c      	ldr	r3, [pc, #48]	; (800906c <Restore_Inline+0x100>)
 800903a:	2200      	movs	r2, #0
 800903c:	601a      	str	r2, [r3, #0]
}
 800903e:	e7ff      	b.n	8009040 <Restore_Inline+0xd4>
 8009040:	bf00      	nop
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop
 800904c:	20003494 	.word	0x20003494
 8009050:	2000328c 	.word	0x2000328c
 8009054:	2000148c 	.word	0x2000148c
 8009058:	20001478 	.word	0x20001478
 800905c:	45e5aeb7 	.word	0x45e5aeb7
 8009060:	4565aeb7 	.word	0x4565aeb7
 8009064:	2000147c 	.word	0x2000147c
 8009068:	2000003c 	.word	0x2000003c
 800906c:	20001480 	.word	0x20001480

08009070 <Mark_Masking>:
__STATIC_INLINE void	Mark_Masking(int32_t curIrSensorMid) {
 8009070:	b480      	push	{r7}
 8009072:	b085      	sub	sp, #20
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
	if (curIrSensorMid > IR_SENSOR_MID) {
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2b07      	cmp	r3, #7
 800907c:	dd27      	ble.n	80090ce <Mark_Masking+0x5e>
		int8_t moveLen = curIrSensorMid - IR_SENSOR_MID;
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	b2db      	uxtb	r3, r3
 8009082:	3b07      	subs	r3, #7
 8009084:	b2db      	uxtb	r3, r3
 8009086:	73bb      	strb	r3, [r7, #14]
		lineMasking = LINE_MASKING_INIT >> moveLen;
 8009088:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800908c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8009090:	fa42 f303 	asr.w	r3, r2, r3
 8009094:	b29a      	uxth	r2, r3
 8009096:	4b2d      	ldr	r3, [pc, #180]	; (800914c <Mark_Masking+0xdc>)
 8009098:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT >> moveLen;
 800909a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800909e:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80090a2:	fa42 f303 	asr.w	r3, r2, r3
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	4b29      	ldr	r3, [pc, #164]	; (8009150 <Mark_Masking+0xe0>)
 80090aa:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT >> moveLen;
 80090ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80090b0:	220e      	movs	r2, #14
 80090b2:	fa42 f303 	asr.w	r3, r2, r3
 80090b6:	b29a      	uxth	r2, r3
 80090b8:	4b26      	ldr	r3, [pc, #152]	; (8009154 <Mark_Masking+0xe4>)
 80090ba:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 80090bc:	4b24      	ldr	r3, [pc, #144]	; (8009150 <Mark_Masking+0xe0>)
 80090be:	881a      	ldrh	r2, [r3, #0]
 80090c0:	4b24      	ldr	r3, [pc, #144]	; (8009154 <Mark_Masking+0xe4>)
 80090c2:	881b      	ldrh	r3, [r3, #0]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	4b23      	ldr	r3, [pc, #140]	; (8009158 <Mark_Masking+0xe8>)
 80090ca:	801a      	strh	r2, [r3, #0]
 80090cc:	e027      	b.n	800911e <Mark_Masking+0xae>
		int8_t moveLen = IR_SENSOR_MID - curIrSensorMid;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	b2db      	uxtb	r3, r3
 80090d2:	f1c3 0307 	rsb	r3, r3, #7
 80090d6:	b2db      	uxtb	r3, r3
 80090d8:	73fb      	strb	r3, [r7, #15]
		lineMasking = LINE_MASKING_INIT << moveLen;
 80090da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80090de:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80090e2:	fa02 f303 	lsl.w	r3, r2, r3
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	4b18      	ldr	r3, [pc, #96]	; (800914c <Mark_Masking+0xdc>)
 80090ea:	801a      	strh	r2, [r3, #0]
		leftMarkMasking = LEFT_MARK_MASKING_INIT << moveLen;
 80090ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80090f0:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 80090f4:	fa02 f303 	lsl.w	r3, r2, r3
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	4b15      	ldr	r3, [pc, #84]	; (8009150 <Mark_Masking+0xe0>)
 80090fc:	801a      	strh	r2, [r3, #0]
		rightMarkMasking = RIGHT_MARK_MASKING_INIT << moveLen;
 80090fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009102:	220e      	movs	r2, #14
 8009104:	fa02 f303 	lsl.w	r3, r2, r3
 8009108:	b29a      	uxth	r2, r3
 800910a:	4b12      	ldr	r3, [pc, #72]	; (8009154 <Mark_Masking+0xe4>)
 800910c:	801a      	strh	r2, [r3, #0]
		bothMarkMasking = leftMarkMasking | rightMarkMasking;
 800910e:	4b10      	ldr	r3, [pc, #64]	; (8009150 <Mark_Masking+0xe0>)
 8009110:	881a      	ldrh	r2, [r3, #0]
 8009112:	4b10      	ldr	r3, [pc, #64]	; (8009154 <Mark_Masking+0xe4>)
 8009114:	881b      	ldrh	r3, [r3, #0]
 8009116:	4313      	orrs	r3, r2
 8009118:	b29a      	uxth	r2, r3
 800911a:	4b0f      	ldr	r3, [pc, #60]	; (8009158 <Mark_Masking+0xe8>)
 800911c:	801a      	strh	r2, [r3, #0]
	markAreaMasking = ~(lineMasking << 1 | lineMasking >> 1);
 800911e:	4b0b      	ldr	r3, [pc, #44]	; (800914c <Mark_Masking+0xdc>)
 8009120:	881b      	ldrh	r3, [r3, #0]
 8009122:	005b      	lsls	r3, r3, #1
 8009124:	b21a      	sxth	r2, r3
 8009126:	4b09      	ldr	r3, [pc, #36]	; (800914c <Mark_Masking+0xdc>)
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	085b      	lsrs	r3, r3, #1
 800912c:	b29b      	uxth	r3, r3
 800912e:	b21b      	sxth	r3, r3
 8009130:	4313      	orrs	r3, r2
 8009132:	b21b      	sxth	r3, r3
 8009134:	b29b      	uxth	r3, r3
 8009136:	43db      	mvns	r3, r3
 8009138:	b29a      	uxth	r2, r3
 800913a:	4b08      	ldr	r3, [pc, #32]	; (800915c <Mark_Masking+0xec>)
 800913c:	801a      	strh	r2, [r3, #0]
}
 800913e:	bf00      	nop
 8009140:	3714      	adds	r7, #20
 8009142:	46bd      	mov	sp, r7
 8009144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009148:	4770      	bx	lr
 800914a:	bf00      	nop
 800914c:	2000003e 	.word	0x2000003e
 8009150:	20000042 	.word	0x20000042
 8009154:	20000040 	.word	0x20000040
 8009158:	20000044 	.word	0x20000044
 800915c:	20000046 	.word	0x20000046

08009160 <Mark_Accumming>:
__STATIC_INLINE void	Mark_Accumming(int32_t curIrSensorMid) {
 8009160:	b480      	push	{r7}
 8009162:	b083      	sub	sp, #12
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
	if (curIrSensorMid < 11) {
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2b0a      	cmp	r3, #10
 800916c:	dc16      	bgt.n	800919c <Mark_Accumming+0x3c>
		irSensorStateSum |= (irSensorState & lineMasking) >> (11 - curIrSensorMid);
 800916e:	4b29      	ldr	r3, [pc, #164]	; (8009214 <Mark_Accumming+0xb4>)
 8009170:	881b      	ldrh	r3, [r3, #0]
 8009172:	b29a      	uxth	r2, r3
 8009174:	4b28      	ldr	r3, [pc, #160]	; (8009218 <Mark_Accumming+0xb8>)
 8009176:	881b      	ldrh	r3, [r3, #0]
 8009178:	4013      	ands	r3, r2
 800917a:	b29b      	uxth	r3, r3
 800917c:	461a      	mov	r2, r3
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f1c3 030b 	rsb	r3, r3, #11
 8009184:	fa42 f303 	asr.w	r3, r2, r3
 8009188:	b25a      	sxtb	r2, r3
 800918a:	4b24      	ldr	r3, [pc, #144]	; (800921c <Mark_Accumming+0xbc>)
 800918c:	781b      	ldrb	r3, [r3, #0]
 800918e:	b25b      	sxtb	r3, r3
 8009190:	4313      	orrs	r3, r2
 8009192:	b25b      	sxtb	r3, r3
 8009194:	b2da      	uxtb	r2, r3
 8009196:	4b21      	ldr	r3, [pc, #132]	; (800921c <Mark_Accumming+0xbc>)
 8009198:	701a      	strb	r2, [r3, #0]
 800919a:	e014      	b.n	80091c6 <Mark_Accumming+0x66>
		irSensorStateSum |= (irSensorState & lineMasking) << (curIrSensorMid - 11);
 800919c:	4b1d      	ldr	r3, [pc, #116]	; (8009214 <Mark_Accumming+0xb4>)
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	b29a      	uxth	r2, r3
 80091a2:	4b1d      	ldr	r3, [pc, #116]	; (8009218 <Mark_Accumming+0xb8>)
 80091a4:	881b      	ldrh	r3, [r3, #0]
 80091a6:	4013      	ands	r3, r2
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	461a      	mov	r2, r3
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	3b0b      	subs	r3, #11
 80091b0:	fa02 f303 	lsl.w	r3, r2, r3
 80091b4:	b25a      	sxtb	r2, r3
 80091b6:	4b19      	ldr	r3, [pc, #100]	; (800921c <Mark_Accumming+0xbc>)
 80091b8:	781b      	ldrb	r3, [r3, #0]
 80091ba:	b25b      	sxtb	r3, r3
 80091bc:	4313      	orrs	r3, r2
 80091be:	b25b      	sxtb	r3, r3
 80091c0:	b2da      	uxtb	r2, r3
 80091c2:	4b16      	ldr	r3, [pc, #88]	; (800921c <Mark_Accumming+0xbc>)
 80091c4:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & leftMarkMasking) != 0) {
 80091c6:	4b13      	ldr	r3, [pc, #76]	; (8009214 <Mark_Accumming+0xb4>)
 80091c8:	881b      	ldrh	r3, [r3, #0]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	4b14      	ldr	r3, [pc, #80]	; (8009220 <Mark_Accumming+0xc0>)
 80091ce:	881b      	ldrh	r3, [r3, #0]
 80091d0:	4013      	ands	r3, r2
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d006      	beq.n	80091e6 <Mark_Accumming+0x86>
		irSensorStateSum |= 0x80;
 80091d8:	4b10      	ldr	r3, [pc, #64]	; (800921c <Mark_Accumming+0xbc>)
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80091e0:	b2da      	uxtb	r2, r3
 80091e2:	4b0e      	ldr	r3, [pc, #56]	; (800921c <Mark_Accumming+0xbc>)
 80091e4:	701a      	strb	r2, [r3, #0]
	if ( __builtin_popcount(irSensorState & rightMarkMasking) != 0) {
 80091e6:	4b0b      	ldr	r3, [pc, #44]	; (8009214 <Mark_Accumming+0xb4>)
 80091e8:	881b      	ldrh	r3, [r3, #0]
 80091ea:	b29a      	uxth	r2, r3
 80091ec:	4b0d      	ldr	r3, [pc, #52]	; (8009224 <Mark_Accumming+0xc4>)
 80091ee:	881b      	ldrh	r3, [r3, #0]
 80091f0:	4013      	ands	r3, r2
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d006      	beq.n	8009206 <Mark_Accumming+0xa6>
		irSensorStateSum |= 0x01;
 80091f8:	4b08      	ldr	r3, [pc, #32]	; (800921c <Mark_Accumming+0xbc>)
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	f043 0301 	orr.w	r3, r3, #1
 8009200:	b2da      	uxtb	r2, r3
 8009202:	4b06      	ldr	r3, [pc, #24]	; (800921c <Mark_Accumming+0xbc>)
 8009204:	701a      	strb	r2, [r3, #0]
}
 8009206:	bf00      	nop
 8009208:	370c      	adds	r7, #12
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr
 8009212:	bf00      	nop
 8009214:	20003500 	.word	0x20003500
 8009218:	2000003e 	.word	0x2000003e
 800921c:	20003496 	.word	0x20003496
 8009220:	20000042 	.word	0x20000042
 8009224:	20000040 	.word	0x20000040

08009228 <Mark_Accumming_Reset>:
__STATIC_INLINE void	Mark_Accumming_Reset() {
 8009228:	b480      	push	{r7}
 800922a:	af00      	add	r7, sp, #0
	irSensorStateSum = 0x00;
 800922c:	4b03      	ldr	r3, [pc, #12]	; (800923c <Mark_Accumming_Reset+0x14>)
 800922e:	2200      	movs	r2, #0
 8009230:	701a      	strb	r2, [r3, #0]
}
 8009232:	bf00      	nop
 8009234:	46bd      	mov	sp, r7
 8009236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923a:	4770      	bx	lr
 800923c:	20003496 	.word	0x20003496

08009240 <Is_Line_Out>:
__STATIC_INLINE uint8_t	Is_Line_Out() {
 8009240:	b480      	push	{r7}
 8009242:	af00      	add	r7, sp, #0
	if (irSensorState == 0x00) {
 8009244:	4b06      	ldr	r3, [pc, #24]	; (8009260 <Is_Line_Out+0x20>)
 8009246:	881b      	ldrh	r3, [r3, #0]
 8009248:	b29b      	uxth	r3, r3
 800924a:	2b00      	cmp	r3, #0
 800924c:	d101      	bne.n	8009252 <Is_Line_Out+0x12>
		return CUSTOM_TRUE;
 800924e:	2301      	movs	r3, #1
 8009250:	e000      	b.n	8009254 <Is_Line_Out+0x14>
	return CUSTOM_FALSE;
 8009252:	2300      	movs	r3, #0
}
 8009254:	4618      	mov	r0, r3
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr
 800925e:	bf00      	nop
 8009260:	20003500 	.word	0x20003500

08009264 <Is_Passed_Marker>:
__STATIC_INLINE uint8_t	Is_Passed_Marker() {
 8009264:	b480      	push	{r7}
 8009266:	af00      	add	r7, sp, #0
	if ( __builtin_popcount(irSensorState & markAreaMasking) == 0 ) {
 8009268:	4b08      	ldr	r3, [pc, #32]	; (800928c <Is_Passed_Marker+0x28>)
 800926a:	881b      	ldrh	r3, [r3, #0]
 800926c:	b29a      	uxth	r2, r3
 800926e:	4b08      	ldr	r3, [pc, #32]	; (8009290 <Is_Passed_Marker+0x2c>)
 8009270:	881b      	ldrh	r3, [r3, #0]
 8009272:	4013      	ands	r3, r2
 8009274:	b29b      	uxth	r3, r3
 8009276:	2b00      	cmp	r3, #0
 8009278:	d101      	bne.n	800927e <Is_Passed_Marker+0x1a>
		return CUSTOM_TRUE;
 800927a:	2301      	movs	r3, #1
 800927c:	e000      	b.n	8009280 <Is_Passed_Marker+0x1c>
	return CUSTOM_FALSE;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	20003500 	.word	0x20003500
 8009290:	20000046 	.word	0x20000046

08009294 <Mark_Decision>:
__STATIC_INLINE void	Mark_Decision() {
 8009294:	b480      	push	{r7}
 8009296:	af00      	add	r7, sp, #0
	if (irSensorStateSum == 0xff) {
 8009298:	4b1c      	ldr	r3, [pc, #112]	; (800930c <Mark_Decision+0x78>)
 800929a:	781b      	ldrb	r3, [r3, #0]
 800929c:	2bff      	cmp	r3, #255	; 0xff
 800929e:	d103      	bne.n	80092a8 <Mark_Decision+0x14>
		markState = MARK_CROSS;
 80092a0:	4b1b      	ldr	r3, [pc, #108]	; (8009310 <Mark_Decision+0x7c>)
 80092a2:	2205      	movs	r2, #5
 80092a4:	701a      	strb	r2, [r3, #0]
}
 80092a6:	e02b      	b.n	8009300 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x81) == 0x81) {
 80092a8:	4b18      	ldr	r3, [pc, #96]	; (800930c <Mark_Decision+0x78>)
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	f003 0381 	and.w	r3, r3, #129	; 0x81
 80092b0:	2b81      	cmp	r3, #129	; 0x81
 80092b2:	d103      	bne.n	80092bc <Mark_Decision+0x28>
		markState = MARK_END;
 80092b4:	4b16      	ldr	r3, [pc, #88]	; (8009310 <Mark_Decision+0x7c>)
 80092b6:	2204      	movs	r2, #4
 80092b8:	701a      	strb	r2, [r3, #0]
}
 80092ba:	e021      	b.n	8009300 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x80) == 0x80) {
 80092bc:	4b13      	ldr	r3, [pc, #76]	; (800930c <Mark_Decision+0x78>)
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	b25b      	sxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	da0b      	bge.n	80092de <Mark_Decision+0x4a>
		if (markState == MARK_CURVE_L) {
 80092c6:	4b12      	ldr	r3, [pc, #72]	; (8009310 <Mark_Decision+0x7c>)
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d103      	bne.n	80092d6 <Mark_Decision+0x42>
			markState = MARK_STRAIGHT;
 80092ce:	4b10      	ldr	r3, [pc, #64]	; (8009310 <Mark_Decision+0x7c>)
 80092d0:	2201      	movs	r2, #1
 80092d2:	701a      	strb	r2, [r3, #0]
}
 80092d4:	e014      	b.n	8009300 <Mark_Decision+0x6c>
			markState = MARK_CURVE_L;
 80092d6:	4b0e      	ldr	r3, [pc, #56]	; (8009310 <Mark_Decision+0x7c>)
 80092d8:	2203      	movs	r2, #3
 80092da:	701a      	strb	r2, [r3, #0]
}
 80092dc:	e010      	b.n	8009300 <Mark_Decision+0x6c>
	else if ((irSensorStateSum & 0x01) == 0x01) {
 80092de:	4b0b      	ldr	r3, [pc, #44]	; (800930c <Mark_Decision+0x78>)
 80092e0:	781b      	ldrb	r3, [r3, #0]
 80092e2:	f003 0301 	and.w	r3, r3, #1
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d00a      	beq.n	8009300 <Mark_Decision+0x6c>
		if (markState == MARK_CURVE_R) {
 80092ea:	4b09      	ldr	r3, [pc, #36]	; (8009310 <Mark_Decision+0x7c>)
 80092ec:	781b      	ldrb	r3, [r3, #0]
 80092ee:	2b02      	cmp	r3, #2
 80092f0:	d103      	bne.n	80092fa <Mark_Decision+0x66>
			markState = MARK_STRAIGHT;
 80092f2:	4b07      	ldr	r3, [pc, #28]	; (8009310 <Mark_Decision+0x7c>)
 80092f4:	2201      	movs	r2, #1
 80092f6:	701a      	strb	r2, [r3, #0]
}
 80092f8:	e002      	b.n	8009300 <Mark_Decision+0x6c>
			markState = MARK_CURVE_R;
 80092fa:	4b05      	ldr	r3, [pc, #20]	; (8009310 <Mark_Decision+0x7c>)
 80092fc:	2202      	movs	r2, #2
 80092fe:	701a      	strb	r2, [r3, #0]
}
 8009300:	bf00      	nop
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	20003496 	.word	0x20003496
 8009310:	2000003c 	.word	0x2000003c

08009314 <Mark>:
__STATIC_INLINE void	Mark() {
 8009314:	b580      	push	{r7, lr}
 8009316:	b082      	sub	sp, #8
 8009318:	af00      	add	r7, sp, #0
	int32_t	curIrSensorMid = (positionVal + 30000) / 4000;
 800931a:	4b51      	ldr	r3, [pc, #324]	; (8009460 <Mark+0x14c>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8009322:	3330      	adds	r3, #48	; 0x30
 8009324:	4a4f      	ldr	r2, [pc, #316]	; (8009464 <Mark+0x150>)
 8009326:	fb82 1203 	smull	r1, r2, r2, r3
 800932a:	1212      	asrs	r2, r2, #8
 800932c:	17db      	asrs	r3, r3, #31
 800932e:	1ad3      	subs	r3, r2, r3
 8009330:	607b      	str	r3, [r7, #4]
	Mark_Masking(curIrSensorMid);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7ff fe9c 	bl	8009070 <Mark_Masking>
	switch (markStateMachine) {
 8009338:	4b4b      	ldr	r3, [pc, #300]	; (8009468 <Mark+0x154>)
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	2b04      	cmp	r3, #4
 800933e:	f200 808a 	bhi.w	8009456 <Mark+0x142>
 8009342:	a201      	add	r2, pc, #4	; (adr r2, 8009348 <Mark+0x34>)
 8009344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009348:	0800935d 	.word	0x0800935d
 800934c:	080093c7 	.word	0x080093c7
 8009350:	080093f1 	.word	0x080093f1
 8009354:	08009413 	.word	0x08009413
 8009358:	0800941f 	.word	0x0800941f
				if (__builtin_popcount(irSensorState & lineMasking) >= 4) {
 800935c:	4b43      	ldr	r3, [pc, #268]	; (800946c <Mark+0x158>)
 800935e:	881b      	ldrh	r3, [r3, #0]
 8009360:	b29a      	uxth	r2, r3
 8009362:	4b43      	ldr	r3, [pc, #268]	; (8009470 <Mark+0x15c>)
 8009364:	881b      	ldrh	r3, [r3, #0]
 8009366:	4013      	ands	r3, r2
 8009368:	b29b      	uxth	r3, r3
 800936a:	4618      	mov	r0, r3
 800936c:	f7f7 fc8c 	bl	8000c88 <__popcountsi2>
 8009370:	4603      	mov	r3, r0
 8009372:	2b03      	cmp	r3, #3
 8009374:	dd08      	ble.n	8009388 <Mark+0x74>
					Mark_Accumming_Reset();
 8009376:	f7ff ff57 	bl	8009228 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f7ff fef0 	bl	8009160 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_CROSS;
 8009380:	4b39      	ldr	r3, [pc, #228]	; (8009468 <Mark+0x154>)
 8009382:	2201      	movs	r2, #1
 8009384:	701a      	strb	r2, [r3, #0]
				break;
 8009386:	e05f      	b.n	8009448 <Mark+0x134>
				else if (__builtin_popcount(irSensorState & bothMarkMasking) >= 1) {
 8009388:	4b38      	ldr	r3, [pc, #224]	; (800946c <Mark+0x158>)
 800938a:	881b      	ldrh	r3, [r3, #0]
 800938c:	b29a      	uxth	r2, r3
 800938e:	4b39      	ldr	r3, [pc, #228]	; (8009474 <Mark+0x160>)
 8009390:	881b      	ldrh	r3, [r3, #0]
 8009392:	4013      	ands	r3, r2
 8009394:	b29b      	uxth	r3, r3
 8009396:	2b00      	cmp	r3, #0
 8009398:	d008      	beq.n	80093ac <Mark+0x98>
					Mark_Accumming_Reset();
 800939a:	f7ff ff45 	bl	8009228 <Mark_Accumming_Reset>
					Mark_Accumming(curIrSensorMid);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f7ff fede 	bl	8009160 <Mark_Accumming>
					markStateMachine = MARK_STATE_MACHINE_MARKER;
 80093a4:	4b30      	ldr	r3, [pc, #192]	; (8009468 <Mark+0x154>)
 80093a6:	2202      	movs	r2, #2
 80093a8:	701a      	strb	r2, [r3, #0]
				break;
 80093aa:	e04d      	b.n	8009448 <Mark+0x134>
				else if (Is_Line_Out()) {
 80093ac:	f7ff ff48 	bl	8009240 <Is_Line_Out>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d048      	beq.n	8009448 <Mark+0x134>
					lineOutStartTime = uwTick;
 80093b6:	4b30      	ldr	r3, [pc, #192]	; (8009478 <Mark+0x164>)
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	4a30      	ldr	r2, [pc, #192]	; (800947c <Mark+0x168>)
 80093bc:	6013      	str	r3, [r2, #0]
					markStateMachine = MARK_STATE_MACHINE_LINE_OUT;
 80093be:	4b2a      	ldr	r3, [pc, #168]	; (8009468 <Mark+0x154>)
 80093c0:	2204      	movs	r2, #4
 80093c2:	701a      	strb	r2, [r3, #0]
				break;
 80093c4:	e040      	b.n	8009448 <Mark+0x134>
				Mark_Accumming(curIrSensorMid);
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f7ff feca 	bl	8009160 <Mark_Accumming>
				if ( (irSensorStateSum == 0xff && Is_Passed_Marker()) \
 80093cc:	4b2c      	ldr	r3, [pc, #176]	; (8009480 <Mark+0x16c>)
 80093ce:	781b      	ldrb	r3, [r3, #0]
 80093d0:	2bff      	cmp	r3, #255	; 0xff
 80093d2:	d104      	bne.n	80093de <Mark+0xca>
 80093d4:	f7ff ff46 	bl	8009264 <Is_Passed_Marker>
 80093d8:	4603      	mov	r3, r0
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d104      	bne.n	80093e8 <Mark+0xd4>
					|| Is_Line_Out() ) {
 80093de:	f7ff ff2f 	bl	8009240 <Is_Line_Out>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d031      	beq.n	800944c <Mark+0x138>
					markStateMachine = MARK_STATE_MACHINE_DECISION;
 80093e8:	4b1f      	ldr	r3, [pc, #124]	; (8009468 <Mark+0x154>)
 80093ea:	2203      	movs	r2, #3
 80093ec:	701a      	strb	r2, [r3, #0]
				break;
 80093ee:	e02d      	b.n	800944c <Mark+0x138>
				Mark_Accumming(curIrSensorMid);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7ff feb5 	bl	8009160 <Mark_Accumming>
				if (Is_Passed_Marker() || Is_Line_Out()) {
 80093f6:	f7ff ff35 	bl	8009264 <Is_Passed_Marker>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d104      	bne.n	800940a <Mark+0xf6>
 8009400:	f7ff ff1e 	bl	8009240 <Is_Line_Out>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d022      	beq.n	8009450 <Mark+0x13c>
					markStateMachine = MARK_STATE_MACHINE_DECISION;
 800940a:	4b17      	ldr	r3, [pc, #92]	; (8009468 <Mark+0x154>)
 800940c:	2203      	movs	r2, #3
 800940e:	701a      	strb	r2, [r3, #0]
				break;
 8009410:	e01e      	b.n	8009450 <Mark+0x13c>
				Mark_Decision();
 8009412:	f7ff ff3f 	bl	8009294 <Mark_Decision>
				markStateMachine = MARK_STATE_MACHINE_IDLE;
 8009416:	4b14      	ldr	r3, [pc, #80]	; (8009468 <Mark+0x154>)
 8009418:	2200      	movs	r2, #0
 800941a:	701a      	strb	r2, [r3, #0]
				break;
 800941c:	e01b      	b.n	8009456 <Mark+0x142>
				if (!Is_Line_Out()) {
 800941e:	f7ff ff0f 	bl	8009240 <Is_Line_Out>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d103      	bne.n	8009430 <Mark+0x11c>
					markStateMachine = MARK_STATE_MACHINE_IDLE;
 8009428:	4b0f      	ldr	r3, [pc, #60]	; (8009468 <Mark+0x154>)
 800942a:	2200      	movs	r2, #0
 800942c:	701a      	strb	r2, [r3, #0]
				break ;
 800942e:	e011      	b.n	8009454 <Mark+0x140>
				else if (uwTick > lineOutStartTime + LINE_OUT_DELAY_MS) {
 8009430:	4b12      	ldr	r3, [pc, #72]	; (800947c <Mark+0x168>)
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8009438:	4b0f      	ldr	r3, [pc, #60]	; (8009478 <Mark+0x164>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	429a      	cmp	r2, r3
 800943e:	d209      	bcs.n	8009454 <Mark+0x140>
					markState = MARK_LINE_OUT;
 8009440:	4b10      	ldr	r3, [pc, #64]	; (8009484 <Mark+0x170>)
 8009442:	2206      	movs	r2, #6
 8009444:	701a      	strb	r2, [r3, #0]
				break ;
 8009446:	e005      	b.n	8009454 <Mark+0x140>
				break;
 8009448:	bf00      	nop
 800944a:	e004      	b.n	8009456 <Mark+0x142>
				break;
 800944c:	bf00      	nop
 800944e:	e002      	b.n	8009456 <Mark+0x142>
				break;
 8009450:	bf00      	nop
 8009452:	e000      	b.n	8009456 <Mark+0x142>
				break ;
 8009454:	bf00      	nop
}
 8009456:	bf00      	nop
 8009458:	3708      	adds	r7, #8
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20001464 	.word	0x20001464
 8009464:	10624dd3 	.word	0x10624dd3
 8009468:	20001488 	.word	0x20001488
 800946c:	20003500 	.word	0x20003500
 8009470:	2000003e 	.word	0x2000003e
 8009474:	20000044 	.word	0x20000044
 8009478:	200002a4 	.word	0x200002a4
 800947c:	200034a4 	.word	0x200034a4
 8009480:	20003496 	.word	0x20003496
 8009484:	2000003c 	.word	0x2000003c

08009488 <Positioning>:
__STATIC_INLINE void	Positioning() {
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
	int32_t positionSum = 0;
 800948e:	2300      	movs	r3, #0
 8009490:	60fb      	str	r3, [r7, #12]
	int32_t sensorNormValsSum = 0;
 8009492:	2300      	movs	r3, #0
 8009494:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 8009496:	4b29      	ldr	r3, [pc, #164]	; (800953c <Positioning+0xb4>)
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	71fb      	strb	r3, [r7, #7]
 800949c:	e017      	b.n	80094ce <Positioning+0x46>
		positionSum += positionTable[i] * sensorNormVals[i];
 800949e:	79fb      	ldrb	r3, [r7, #7]
 80094a0:	4a27      	ldr	r2, [pc, #156]	; (8009540 <Positioning+0xb8>)
 80094a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094a6:	79fa      	ldrb	r2, [r7, #7]
 80094a8:	4926      	ldr	r1, [pc, #152]	; (8009544 <Positioning+0xbc>)
 80094aa:	5c8a      	ldrb	r2, [r1, r2]
 80094ac:	b2d2      	uxtb	r2, r2
 80094ae:	fb02 f303 	mul.w	r3, r2, r3
 80094b2:	68fa      	ldr	r2, [r7, #12]
 80094b4:	4413      	add	r3, r2
 80094b6:	60fb      	str	r3, [r7, #12]
		sensorNormValsSum += sensorNormVals[i];
 80094b8:	79fb      	ldrb	r3, [r7, #7]
 80094ba:	4a22      	ldr	r2, [pc, #136]	; (8009544 <Positioning+0xbc>)
 80094bc:	5cd3      	ldrb	r3, [r2, r3]
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	461a      	mov	r2, r3
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	4413      	add	r3, r2
 80094c6:	60bb      	str	r3, [r7, #8]
	for (uint8_t i = positionIdxMin; i < positionIdxMax + 1; i++) {
 80094c8:	79fb      	ldrb	r3, [r7, #7]
 80094ca:	3301      	adds	r3, #1
 80094cc:	71fb      	strb	r3, [r7, #7]
 80094ce:	4b1e      	ldr	r3, [pc, #120]	; (8009548 <Positioning+0xc0>)
 80094d0:	781b      	ldrb	r3, [r3, #0]
 80094d2:	b2db      	uxtb	r3, r3
 80094d4:	79fa      	ldrb	r2, [r7, #7]
 80094d6:	429a      	cmp	r2, r3
 80094d8:	d9e1      	bls.n	800949e <Positioning+0x16>
	positionVal = positionSum / GET_MAX(sensorNormValsSum, 1);
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	bfb8      	it	lt
 80094e0:	2301      	movlt	r3, #1
 80094e2:	68fa      	ldr	r2, [r7, #12]
 80094e4:	fb92 f3f3 	sdiv	r3, r2, r3
 80094e8:	4a18      	ldr	r2, [pc, #96]	; (800954c <Positioning+0xc4>)
 80094ea:	6013      	str	r3, [r2, #0]
	int32_t	window = ((positionVal - curInlineVal) + 30000) / 4000;
 80094ec:	4b17      	ldr	r3, [pc, #92]	; (800954c <Positioning+0xc4>)
 80094ee:	681a      	ldr	r2, [r3, #0]
 80094f0:	4b17      	ldr	r3, [pc, #92]	; (8009550 <Positioning+0xc8>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	1ad3      	subs	r3, r2, r3
 80094f6:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 80094fa:	3330      	adds	r3, #48	; 0x30
 80094fc:	4a15      	ldr	r2, [pc, #84]	; (8009554 <Positioning+0xcc>)
 80094fe:	fb82 1203 	smull	r1, r2, r2, r3
 8009502:	1212      	asrs	r2, r2, #8
 8009504:	17db      	asrs	r3, r3, #31
 8009506:	1ad3      	subs	r3, r2, r3
 8009508:	603b      	str	r3, [r7, #0]
	positionIdxMax = GET_MIN(window + WINDOW_SIZE_HALF, IR_SENSOR_LEN - 1);
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2b0d      	cmp	r3, #13
 800950e:	bfa8      	it	ge
 8009510:	230d      	movge	r3, #13
 8009512:	b2db      	uxtb	r3, r3
 8009514:	3302      	adds	r3, #2
 8009516:	b2da      	uxtb	r2, r3
 8009518:	4b0b      	ldr	r3, [pc, #44]	; (8009548 <Positioning+0xc0>)
 800951a:	701a      	strb	r2, [r3, #0]
	positionIdxMin = GET_MAX(window - WINDOW_SIZE_HALF + 1, 0);
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	2b01      	cmp	r3, #1
 8009520:	bfb8      	it	lt
 8009522:	2301      	movlt	r3, #1
 8009524:	b2db      	uxtb	r3, r3
 8009526:	3b01      	subs	r3, #1
 8009528:	b2da      	uxtb	r2, r3
 800952a:	4b04      	ldr	r3, [pc, #16]	; (800953c <Positioning+0xb4>)
 800952c:	701a      	strb	r2, [r3, #0]
}
 800952e:	bf00      	nop
 8009530:	3714      	adds	r7, #20
 8009532:	46bd      	mov	sp, r7
 8009534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	2000001d 	.word	0x2000001d
 8009540:	20000080 	.word	0x20000080
 8009544:	200034e0 	.word	0x200034e0
 8009548:	2000001c 	.word	0x2000001c
 800954c:	20001464 	.word	0x20001464
 8009550:	20001484 	.word	0x20001484
 8009554:	10624dd3 	.word	0x10624dd3

08009558 <Curve_Boost>:
#define INC_CURVE_BOOST_H_

#include <config.h>
#include "main.h"

__STATIC_INLINE void Curve_Boost() {
 8009558:	b480      	push	{r7}
 800955a:	af00      	add	r7, sp, #0
	static float	finalDeceleEndTick_L;
	static float	finalDeceleEndTick_R;


	//  
	switch (curveBoostCntl) {
 800955c:	4bbf      	ldr	r3, [pc, #764]	; (800985c <Curve_Boost+0x304>)
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	2b03      	cmp	r3, #3
 8009562:	f200 81a6 	bhi.w	80098b2 <Curve_Boost+0x35a>
 8009566:	a201      	add	r2, pc, #4	; (adr r2, 800956c <Curve_Boost+0x14>)
 8009568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800956c:	0800957d 	.word	0x0800957d
 8009570:	0800974b 	.word	0x0800974b
 8009574:	08009797 	.word	0x08009797
 8009578:	0800981d 	.word	0x0800981d

			//  
			case BOOST_CNTL_IDLE :

					//       
					if (isCurveBoostEnabled) {
 800957c:	4bb8      	ldr	r3, [pc, #736]	; (8009860 <Curve_Boost+0x308>)
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	2b00      	cmp	r3, #0
 8009582:	f000 8195 	beq.w	80098b0 <Curve_Boost+0x358>


						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 8009586:	4bb7      	ldr	r3, [pc, #732]	; (8009864 <Curve_Boost+0x30c>)
 8009588:	881b      	ldrh	r3, [r3, #0]
 800958a:	4619      	mov	r1, r3
 800958c:	4ab6      	ldr	r2, [pc, #728]	; (8009868 <Curve_Boost+0x310>)
 800958e:	460b      	mov	r3, r1
 8009590:	005b      	lsls	r3, r3, #1
 8009592:	440b      	add	r3, r1
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4413      	add	r3, r2
 8009598:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_L);
 800959a:	ee07 3a90 	vmov	s15, r3
 800959e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80095a2:	4bb0      	ldr	r3, [pc, #704]	; (8009864 <Curve_Boost+0x30c>)
 80095a4:	881b      	ldrh	r3, [r3, #0]
 80095a6:	4619      	mov	r1, r3
 80095a8:	4aaf      	ldr	r2, [pc, #700]	; (8009868 <Curve_Boost+0x310>)
 80095aa:	460b      	mov	r3, r1
 80095ac:	005b      	lsls	r3, r3, #1
 80095ae:	440b      	add	r3, r1
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	ee07 3a90 	vmov	s15, r3
 80095ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80095be:	4bab      	ldr	r3, [pc, #684]	; (800986c <Curve_Boost+0x314>)
 80095c0:	edd3 7a00 	vldr	s15, [r3]
 80095c4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80095c8:	4ba9      	ldr	r3, [pc, #676]	; (8009870 <Curve_Boost+0x318>)
 80095ca:	edd3 7a00 	vldr	s15, [r3]
 80095ce:	eef4 6ae7 	vcmpe.f32	s13, s15
 80095d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095d6:	dd03      	ble.n	80095e0 <Curve_Boost+0x88>
 80095d8:	4ba5      	ldr	r3, [pc, #660]	; (8009870 <Curve_Boost+0x318>)
 80095da:	edd3 7a00 	vldr	s15, [r3]
 80095de:	e012      	b.n	8009606 <Curve_Boost+0xae>
 80095e0:	4ba0      	ldr	r3, [pc, #640]	; (8009864 <Curve_Boost+0x30c>)
 80095e2:	881b      	ldrh	r3, [r3, #0]
 80095e4:	4619      	mov	r1, r3
 80095e6:	4aa0      	ldr	r2, [pc, #640]	; (8009868 <Curve_Boost+0x310>)
 80095e8:	460b      	mov	r3, r1
 80095ea:	005b      	lsls	r3, r3, #1
 80095ec:	440b      	add	r3, r1
 80095ee:	009b      	lsls	r3, r3, #2
 80095f0:	4413      	add	r3, r2
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	ee07 3a90 	vmov	s15, r3
 80095f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80095fc:	4b9b      	ldr	r3, [pc, #620]	; (800986c <Curve_Boost+0x314>)
 80095fe:	edd3 7a00 	vldr	s15, [r3]
 8009602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009606:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 800960a:	4b9a      	ldr	r3, [pc, #616]	; (8009874 <Curve_Boost+0x31c>)
 800960c:	edc3 7a00 	vstr	s15, [r3]

						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 8009610:	4b94      	ldr	r3, [pc, #592]	; (8009864 <Curve_Boost+0x30c>)
 8009612:	881b      	ldrh	r3, [r3, #0]
 8009614:	4619      	mov	r1, r3
 8009616:	4a94      	ldr	r2, [pc, #592]	; (8009868 <Curve_Boost+0x310>)
 8009618:	460b      	mov	r3, r1
 800961a:	005b      	lsls	r3, r3, #1
 800961c:	440b      	add	r3, r1
 800961e:	009b      	lsls	r3, r3, #2
 8009620:	4413      	add	r3, r2
 8009622:	3304      	adds	r3, #4
 8009624:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_R);
 8009626:	ee07 3a90 	vmov	s15, r3
 800962a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800962e:	4b8d      	ldr	r3, [pc, #564]	; (8009864 <Curve_Boost+0x30c>)
 8009630:	881b      	ldrh	r3, [r3, #0]
 8009632:	4619      	mov	r1, r3
 8009634:	4a8c      	ldr	r2, [pc, #560]	; (8009868 <Curve_Boost+0x310>)
 8009636:	460b      	mov	r3, r1
 8009638:	005b      	lsls	r3, r3, #1
 800963a:	440b      	add	r3, r1
 800963c:	009b      	lsls	r3, r3, #2
 800963e:	4413      	add	r3, r2
 8009640:	3304      	adds	r3, #4
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	ee07 3a90 	vmov	s15, r3
 8009648:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800964c:	4b87      	ldr	r3, [pc, #540]	; (800986c <Curve_Boost+0x314>)
 800964e:	edd3 7a00 	vldr	s15, [r3]
 8009652:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009656:	4b86      	ldr	r3, [pc, #536]	; (8009870 <Curve_Boost+0x318>)
 8009658:	edd3 7a00 	vldr	s15, [r3]
 800965c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009664:	dd03      	ble.n	800966e <Curve_Boost+0x116>
 8009666:	4b82      	ldr	r3, [pc, #520]	; (8009870 <Curve_Boost+0x318>)
 8009668:	edd3 7a00 	vldr	s15, [r3]
 800966c:	e013      	b.n	8009696 <Curve_Boost+0x13e>
 800966e:	4b7d      	ldr	r3, [pc, #500]	; (8009864 <Curve_Boost+0x30c>)
 8009670:	881b      	ldrh	r3, [r3, #0]
 8009672:	4619      	mov	r1, r3
 8009674:	4a7c      	ldr	r2, [pc, #496]	; (8009868 <Curve_Boost+0x310>)
 8009676:	460b      	mov	r3, r1
 8009678:	005b      	lsls	r3, r3, #1
 800967a:	440b      	add	r3, r1
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	4413      	add	r3, r2
 8009680:	3304      	adds	r3, #4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	ee07 3a90 	vmov	s15, r3
 8009688:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800968c:	4b77      	ldr	r3, [pc, #476]	; (800986c <Curve_Boost+0x314>)
 800968e:	edd3 7a00 	vldr	s15, [r3]
 8009692:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009696:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 800969a:	4b77      	ldr	r3, [pc, #476]	; (8009878 <Curve_Boost+0x320>)
 800969c:	edc3 7a00 	vstr	s15, [r3]

						//     
						if (curTick_L + curTick_R  < finalDeceleEndTick_L + finalDeceleEndTick_R -  2 * MIN_CURVE_BOOST_TICK) {
 80096a0:	4b76      	ldr	r3, [pc, #472]	; (800987c <Curve_Boost+0x324>)
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	4b76      	ldr	r3, [pc, #472]	; (8009880 <Curve_Boost+0x328>)
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4413      	add	r3, r2
 80096aa:	ee07 3a90 	vmov	s15, r3
 80096ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80096b2:	4b70      	ldr	r3, [pc, #448]	; (8009874 <Curve_Boost+0x31c>)
 80096b4:	edd3 6a00 	vldr	s13, [r3]
 80096b8:	4b6f      	ldr	r3, [pc, #444]	; (8009878 <Curve_Boost+0x320>)
 80096ba:	edd3 7a00 	vldr	s15, [r3]
 80096be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096c2:	eddf 6a70 	vldr	s13, [pc, #448]	; 8009884 <Curve_Boost+0x32c>
 80096c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80096ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80096ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d2:	d400      	bmi.n	80096d6 <Curve_Boost+0x17e>

							curveBoostCntl = BOOST_CNTL_ACCELE;
						}
					}

					break ;
 80096d4:	e0ec      	b.n	80098b0 <Curve_Boost+0x358>
							deceleEndTickCoef = 2 * decele / TICK_PER_M;
 80096d6:	4b6c      	ldr	r3, [pc, #432]	; (8009888 <Curve_Boost+0x330>)
 80096d8:	edd3 7a00 	vldr	s15, [r3]
 80096dc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80096e0:	eddf 6a6a 	vldr	s13, [pc, #424]	; 800988c <Curve_Boost+0x334>
 80096e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096e8:	4b69      	ldr	r3, [pc, #420]	; (8009890 <Curve_Boost+0x338>)
 80096ea:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 80096ee:	4b68      	ldr	r3, [pc, #416]	; (8009890 <Curve_Boost+0x338>)
 80096f0:	ed93 7a00 	vldr	s14, [r3]
 80096f4:	4b5f      	ldr	r3, [pc, #380]	; (8009874 <Curve_Boost+0x31c>)
 80096f6:	edd3 7a00 	vldr	s15, [r3]
 80096fa:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 80096fe:	4b65      	ldr	r3, [pc, #404]	; (8009894 <Curve_Boost+0x33c>)
 8009700:	edd3 6a00 	vldr	s13, [r3]
 8009704:	4b63      	ldr	r3, [pc, #396]	; (8009894 <Curve_Boost+0x33c>)
 8009706:	edd3 7a00 	vldr	s15, [r3]
 800970a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800970e:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009712:	4b61      	ldr	r3, [pc, #388]	; (8009898 <Curve_Boost+0x340>)
 8009714:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 8009718:	4b5d      	ldr	r3, [pc, #372]	; (8009890 <Curve_Boost+0x338>)
 800971a:	ed93 7a00 	vldr	s14, [r3]
 800971e:	4b56      	ldr	r3, [pc, #344]	; (8009878 <Curve_Boost+0x320>)
 8009720:	edd3 7a00 	vldr	s15, [r3]
 8009724:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 8009728:	4b5a      	ldr	r3, [pc, #360]	; (8009894 <Curve_Boost+0x33c>)
 800972a:	edd3 6a00 	vldr	s13, [r3]
 800972e:	4b59      	ldr	r3, [pc, #356]	; (8009894 <Curve_Boost+0x33c>)
 8009730:	edd3 7a00 	vldr	s15, [r3]
 8009734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009738:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 800973c:	4b57      	ldr	r3, [pc, #348]	; (800989c <Curve_Boost+0x344>)
 800973e:	edc3 7a00 	vstr	s15, [r3]
							curveBoostCntl = BOOST_CNTL_ACCELE;
 8009742:	4b46      	ldr	r3, [pc, #280]	; (800985c <Curve_Boost+0x304>)
 8009744:	2201      	movs	r2, #1
 8009746:	701a      	strb	r2, [r3, #0]
					break ;
 8009748:	e0b2      	b.n	80098b0 <Curve_Boost+0x358>

			//   
			case BOOST_CNTL_ACCELE :

					//     ACCELE_START_TICK   
					if (curTick_L > acceleStartTick \
 800974a:	4b4c      	ldr	r3, [pc, #304]	; (800987c <Curve_Boost+0x324>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	ee07 3a90 	vmov	s15, r3
 8009752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009756:	4b52      	ldr	r3, [pc, #328]	; (80098a0 <Curve_Boost+0x348>)
 8009758:	edd3 7a00 	vldr	s15, [r3]
 800975c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009764:	dc00      	bgt.n	8009768 <Curve_Boost+0x210>
						targetSpeed = curveBoostSpeed;

						curveBoostCntl = BOOST_CNTL_DECELE;
					}

					break;
 8009766:	e0a4      	b.n	80098b2 <Curve_Boost+0x35a>
					 && curTick_R > acceleStartTick) {
 8009768:	4b45      	ldr	r3, [pc, #276]	; (8009880 <Curve_Boost+0x328>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	ee07 3a90 	vmov	s15, r3
 8009770:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009774:	4b4a      	ldr	r3, [pc, #296]	; (80098a0 <Curve_Boost+0x348>)
 8009776:	edd3 7a00 	vldr	s15, [r3]
 800977a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800977e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009782:	dc00      	bgt.n	8009786 <Curve_Boost+0x22e>
					break;
 8009784:	e095      	b.n	80098b2 <Curve_Boost+0x35a>
						targetSpeed = curveBoostSpeed;
 8009786:	4b47      	ldr	r3, [pc, #284]	; (80098a4 <Curve_Boost+0x34c>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a47      	ldr	r2, [pc, #284]	; (80098a8 <Curve_Boost+0x350>)
 800978c:	6013      	str	r3, [r2, #0]
						curveBoostCntl = BOOST_CNTL_DECELE;
 800978e:	4b33      	ldr	r3, [pc, #204]	; (800985c <Curve_Boost+0x304>)
 8009790:	2202      	movs	r2, #2
 8009792:	701a      	strb	r2, [r3, #0]
					break;
 8009794:	e08d      	b.n	80098b2 <Curve_Boost+0x35a>
					 * 	 <= (curSpeed * curSpeed - targetSpeed_init * targetSpeed_init) / (2 * decele) (    )
					 *
					 *        ,      
					 */

					if (deceleEndTickCoef_L < curSpeed * curSpeed + curTick_L * deceleEndTickCoef \
 8009796:	4b45      	ldr	r3, [pc, #276]	; (80098ac <Curve_Boost+0x354>)
 8009798:	ed93 7a00 	vldr	s14, [r3]
 800979c:	4b43      	ldr	r3, [pc, #268]	; (80098ac <Curve_Boost+0x354>)
 800979e:	edd3 7a00 	vldr	s15, [r3]
 80097a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80097a6:	4b35      	ldr	r3, [pc, #212]	; (800987c <Curve_Boost+0x324>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	ee07 3a90 	vmov	s15, r3
 80097ae:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80097b2:	4b37      	ldr	r3, [pc, #220]	; (8009890 <Curve_Boost+0x338>)
 80097b4:	edd3 7a00 	vldr	s15, [r3]
 80097b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80097bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097c0:	4b35      	ldr	r3, [pc, #212]	; (8009898 <Curve_Boost+0x340>)
 80097c2:	edd3 7a00 	vldr	s15, [r3]
 80097c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ce:	dc1d      	bgt.n	800980c <Curve_Boost+0x2b4>
					 || deceleEndTickCoef_R < curSpeed * curSpeed + curTick_R * deceleEndTickCoef) {
 80097d0:	4b36      	ldr	r3, [pc, #216]	; (80098ac <Curve_Boost+0x354>)
 80097d2:	ed93 7a00 	vldr	s14, [r3]
 80097d6:	4b35      	ldr	r3, [pc, #212]	; (80098ac <Curve_Boost+0x354>)
 80097d8:	edd3 7a00 	vldr	s15, [r3]
 80097dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80097e0:	4b27      	ldr	r3, [pc, #156]	; (8009880 <Curve_Boost+0x328>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	ee07 3a90 	vmov	s15, r3
 80097e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80097ec:	4b28      	ldr	r3, [pc, #160]	; (8009890 <Curve_Boost+0x338>)
 80097ee:	edd3 7a00 	vldr	s15, [r3]
 80097f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80097f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80097fa:	4b28      	ldr	r3, [pc, #160]	; (800989c <Curve_Boost+0x344>)
 80097fc:	edd3 7a00 	vldr	s15, [r3]
 8009800:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009808:	dc00      	bgt.n	800980c <Curve_Boost+0x2b4>
						targetSpeed = targetSpeed_init;

						curveBoostCntl = BOOST_CNTL_END;
					}

					break ;
 800980a:	e052      	b.n	80098b2 <Curve_Boost+0x35a>
						targetSpeed = targetSpeed_init;
 800980c:	4b21      	ldr	r3, [pc, #132]	; (8009894 <Curve_Boost+0x33c>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a25      	ldr	r2, [pc, #148]	; (80098a8 <Curve_Boost+0x350>)
 8009812:	6013      	str	r3, [r2, #0]
						curveBoostCntl = BOOST_CNTL_END;
 8009814:	4b11      	ldr	r3, [pc, #68]	; (800985c <Curve_Boost+0x304>)
 8009816:	2203      	movs	r2, #3
 8009818:	701a      	strb	r2, [r3, #0]
					break ;
 800981a:	e04a      	b.n	80098b2 <Curve_Boost+0x35a>

			//   
			case BOOST_CNTL_END :

					//  10cm  
					if (curTick_L + curTick_R > finalDeceleEndTick_L + finalDeceleEndTick_R -  2 * MIN_CURVE_BOOST_TICK) {
 800981c:	4b17      	ldr	r3, [pc, #92]	; (800987c <Curve_Boost+0x324>)
 800981e:	681a      	ldr	r2, [r3, #0]
 8009820:	4b17      	ldr	r3, [pc, #92]	; (8009880 <Curve_Boost+0x328>)
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4413      	add	r3, r2
 8009826:	ee07 3a90 	vmov	s15, r3
 800982a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800982e:	4b11      	ldr	r3, [pc, #68]	; (8009874 <Curve_Boost+0x31c>)
 8009830:	edd3 6a00 	vldr	s13, [r3]
 8009834:	4b10      	ldr	r3, [pc, #64]	; (8009878 <Curve_Boost+0x320>)
 8009836:	edd3 7a00 	vldr	s15, [r3]
 800983a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800983e:	eddf 6a11 	vldr	s13, [pc, #68]	; 8009884 <Curve_Boost+0x32c>
 8009842:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800984a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800984e:	dc00      	bgt.n	8009852 <Curve_Boost+0x2fa>


						curveBoostCntl = BOOST_CNTL_IDLE;
					}

					break ;
 8009850:	e02f      	b.n	80098b2 <Curve_Boost+0x35a>
						curveBoostCntl = BOOST_CNTL_IDLE;
 8009852:	4b02      	ldr	r3, [pc, #8]	; (800985c <Curve_Boost+0x304>)
 8009854:	2200      	movs	r2, #0
 8009856:	701a      	strb	r2, [r3, #0]
					break ;
 8009858:	e02b      	b.n	80098b2 <Curve_Boost+0x35a>
 800985a:	bf00      	nop
 800985c:	2000148a 	.word	0x2000148a
 8009860:	20003493 	.word	0x20003493
 8009864:	2000328c 	.word	0x2000328c
 8009868:	2000148c 	.word	0x2000148c
 800986c:	20000058 	.word	0x20000058
 8009870:	20000054 	.word	0x20000054
 8009874:	200034bc 	.word	0x200034bc
 8009878:	200034c0 	.word	0x200034c0
 800987c:	20001478 	.word	0x20001478
 8009880:	2000147c 	.word	0x2000147c
 8009884:	482c4309 	.word	0x482c4309
 8009888:	20000028 	.word	0x20000028
 800988c:	478f8d32 	.word	0x478f8d32
 8009890:	200034c4 	.word	0x200034c4
 8009894:	2000000c 	.word	0x2000000c
 8009898:	200034c8 	.word	0x200034c8
 800989c:	200034cc 	.word	0x200034cc
 80098a0:	20000050 	.word	0x20000050
 80098a4:	20000034 	.word	0x20000034
 80098a8:	2000002c 	.word	0x2000002c
 80098ac:	20001474 	.word	0x20001474
					break ;
 80098b0:	bf00      	nop
	}
}
 80098b2:	bf00      	nop
 80098b4:	46bd      	mov	sp, r7
 80098b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ba:	4770      	bx	lr

080098bc <Straight_Boost>:

#include <config.h>
#include "main.h"


__STATIC_INLINE void Straight_Boost() {
 80098bc:	b480      	push	{r7}
 80098be:	af00      	add	r7, sp, #0
	static float	finalDeceleEndTick_L;
	static float	finalDeceleEndTick_R;


	//  
	switch (starightBoostCntl) {
 80098c0:	4bb2      	ldr	r3, [pc, #712]	; (8009b8c <Straight_Boost+0x2d0>)
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	2b03      	cmp	r3, #3
 80098c6:	f200 8232 	bhi.w	8009d2e <Straight_Boost+0x472>
 80098ca:	a201      	add	r2, pc, #4	; (adr r2, 80098d0 <Straight_Boost+0x14>)
 80098cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098d0:	080098e1 	.word	0x080098e1
 80098d4:	08009b3f 	.word	0x08009b3f
 80098d8:	08009be5 	.word	0x08009be5
 80098dc:	08009c83 	.word	0x08009c83
			//  
			case BOOST_CNTL_IDLE :


					//       
					if (isStraightBoostEnabled) {
 80098e0:	4bab      	ldr	r3, [pc, #684]	; (8009b90 <Straight_Boost+0x2d4>)
 80098e2:	781b      	ldrb	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f000 8221 	beq.w	8009d2c <Straight_Boost+0x470>


						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 80098ea:	4baa      	ldr	r3, [pc, #680]	; (8009b94 <Straight_Boost+0x2d8>)
 80098ec:	881b      	ldrh	r3, [r3, #0]
 80098ee:	4619      	mov	r1, r3
 80098f0:	4aa9      	ldr	r2, [pc, #676]	; (8009b98 <Straight_Boost+0x2dc>)
 80098f2:	460b      	mov	r3, r1
 80098f4:	005b      	lsls	r3, r3, #1
 80098f6:	440b      	add	r3, r1
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4413      	add	r3, r2
 80098fc:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_L);
 80098fe:	ee07 3a90 	vmov	s15, r3
 8009902:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009906:	4ba3      	ldr	r3, [pc, #652]	; (8009b94 <Straight_Boost+0x2d8>)
 8009908:	881b      	ldrh	r3, [r3, #0]
 800990a:	4619      	mov	r1, r3
 800990c:	4aa2      	ldr	r2, [pc, #648]	; (8009b98 <Straight_Boost+0x2dc>)
 800990e:	460b      	mov	r3, r1
 8009910:	005b      	lsls	r3, r3, #1
 8009912:	440b      	add	r3, r1
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	4413      	add	r3, r2
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	ee07 3a90 	vmov	s15, r3
 800991e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009922:	4b9e      	ldr	r3, [pc, #632]	; (8009b9c <Straight_Boost+0x2e0>)
 8009924:	edd3 7a00 	vldr	s15, [r3]
 8009928:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800992c:	4b9c      	ldr	r3, [pc, #624]	; (8009ba0 <Straight_Boost+0x2e4>)
 800992e:	edd3 7a00 	vldr	s15, [r3]
 8009932:	eef4 6ae7 	vcmpe.f32	s13, s15
 8009936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800993a:	dd03      	ble.n	8009944 <Straight_Boost+0x88>
 800993c:	4b98      	ldr	r3, [pc, #608]	; (8009ba0 <Straight_Boost+0x2e4>)
 800993e:	edd3 7a00 	vldr	s15, [r3]
 8009942:	e012      	b.n	800996a <Straight_Boost+0xae>
 8009944:	4b93      	ldr	r3, [pc, #588]	; (8009b94 <Straight_Boost+0x2d8>)
 8009946:	881b      	ldrh	r3, [r3, #0]
 8009948:	4619      	mov	r1, r3
 800994a:	4a93      	ldr	r2, [pc, #588]	; (8009b98 <Straight_Boost+0x2dc>)
 800994c:	460b      	mov	r3, r1
 800994e:	005b      	lsls	r3, r3, #1
 8009950:	440b      	add	r3, r1
 8009952:	009b      	lsls	r3, r3, #2
 8009954:	4413      	add	r3, r2
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	ee07 3a90 	vmov	s15, r3
 800995c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009960:	4b8e      	ldr	r3, [pc, #568]	; (8009b9c <Straight_Boost+0x2e0>)
 8009962:	edd3 7a00 	vldr	s15, [r3]
 8009966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800996a:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_L =	driveData[driveDataIdx].tickCnt_L \
 800996e:	4b8d      	ldr	r3, [pc, #564]	; (8009ba4 <Straight_Boost+0x2e8>)
 8009970:	edc3 7a00 	vstr	s15, [r3]

						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 8009974:	4b87      	ldr	r3, [pc, #540]	; (8009b94 <Straight_Boost+0x2d8>)
 8009976:	881b      	ldrh	r3, [r3, #0]
 8009978:	4619      	mov	r1, r3
 800997a:	4a87      	ldr	r2, [pc, #540]	; (8009b98 <Straight_Boost+0x2dc>)
 800997c:	460b      	mov	r3, r1
 800997e:	005b      	lsls	r3, r3, #1
 8009980:	440b      	add	r3, r1
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	4413      	add	r3, r2
 8009986:	3304      	adds	r3, #4
 8009988:	681b      	ldr	r3, [r3, #0]
												- GET_MIN(deceleEndTick, deceleEndRatio * driveData[driveDataIdx].tickCnt_R);
 800998a:	ee07 3a90 	vmov	s15, r3
 800998e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009992:	4b80      	ldr	r3, [pc, #512]	; (8009b94 <Straight_Boost+0x2d8>)
 8009994:	881b      	ldrh	r3, [r3, #0]
 8009996:	4619      	mov	r1, r3
 8009998:	4a7f      	ldr	r2, [pc, #508]	; (8009b98 <Straight_Boost+0x2dc>)
 800999a:	460b      	mov	r3, r1
 800999c:	005b      	lsls	r3, r3, #1
 800999e:	440b      	add	r3, r1
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	4413      	add	r3, r2
 80099a4:	3304      	adds	r3, #4
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	ee07 3a90 	vmov	s15, r3
 80099ac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80099b0:	4b7a      	ldr	r3, [pc, #488]	; (8009b9c <Straight_Boost+0x2e0>)
 80099b2:	edd3 7a00 	vldr	s15, [r3]
 80099b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80099ba:	4b79      	ldr	r3, [pc, #484]	; (8009ba0 <Straight_Boost+0x2e4>)
 80099bc:	edd3 7a00 	vldr	s15, [r3]
 80099c0:	eef4 6ae7 	vcmpe.f32	s13, s15
 80099c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c8:	dd03      	ble.n	80099d2 <Straight_Boost+0x116>
 80099ca:	4b75      	ldr	r3, [pc, #468]	; (8009ba0 <Straight_Boost+0x2e4>)
 80099cc:	edd3 7a00 	vldr	s15, [r3]
 80099d0:	e013      	b.n	80099fa <Straight_Boost+0x13e>
 80099d2:	4b70      	ldr	r3, [pc, #448]	; (8009b94 <Straight_Boost+0x2d8>)
 80099d4:	881b      	ldrh	r3, [r3, #0]
 80099d6:	4619      	mov	r1, r3
 80099d8:	4a6f      	ldr	r2, [pc, #444]	; (8009b98 <Straight_Boost+0x2dc>)
 80099da:	460b      	mov	r3, r1
 80099dc:	005b      	lsls	r3, r3, #1
 80099de:	440b      	add	r3, r1
 80099e0:	009b      	lsls	r3, r3, #2
 80099e2:	4413      	add	r3, r2
 80099e4:	3304      	adds	r3, #4
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	ee07 3a90 	vmov	s15, r3
 80099ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80099f0:	4b6a      	ldr	r3, [pc, #424]	; (8009b9c <Straight_Boost+0x2e0>)
 80099f2:	edd3 7a00 	vldr	s15, [r3]
 80099f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099fa:	ee77 7a67 	vsub.f32	s15, s14, s15
						finalDeceleEndTick_R =	driveData[driveDataIdx].tickCnt_R \
 80099fe:	4b6a      	ldr	r3, [pc, #424]	; (8009ba8 <Straight_Boost+0x2ec>)
 8009a00:	edc3 7a00 	vstr	s15, [r3]

						//     
						if (curTick_L < driveData[driveDataIdx].tickCnt_L - MIN_STRAIGHT_BOOST_TICK \
 8009a04:	4b69      	ldr	r3, [pc, #420]	; (8009bac <Straight_Boost+0x2f0>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	ee07 3a90 	vmov	s15, r3
 8009a0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009a10:	4b60      	ldr	r3, [pc, #384]	; (8009b94 <Straight_Boost+0x2d8>)
 8009a12:	881b      	ldrh	r3, [r3, #0]
 8009a14:	4619      	mov	r1, r3
 8009a16:	4a60      	ldr	r2, [pc, #384]	; (8009b98 <Straight_Boost+0x2dc>)
 8009a18:	460b      	mov	r3, r1
 8009a1a:	005b      	lsls	r3, r3, #1
 8009a1c:	440b      	add	r3, r1
 8009a1e:	009b      	lsls	r3, r3, #2
 8009a20:	4413      	add	r3, r2
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	ee07 3a90 	vmov	s15, r3
 8009a28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a2c:	eddf 6a60 	vldr	s13, [pc, #384]	; 8009bb0 <Straight_Boost+0x2f4>
 8009a30:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009a34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a3c:	d400      	bmi.n	8009a40 <Straight_Boost+0x184>

							starightBoostCntl = BOOST_CNTL_ACCELE;
						}
					}

					break ;
 8009a3e:	e175      	b.n	8009d2c <Straight_Boost+0x470>
							&& curTick_R < driveData[driveDataIdx].tickCnt_R - MIN_STRAIGHT_BOOST_TICK)  {
 8009a40:	4b5c      	ldr	r3, [pc, #368]	; (8009bb4 <Straight_Boost+0x2f8>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	ee07 3a90 	vmov	s15, r3
 8009a48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009a4c:	4b51      	ldr	r3, [pc, #324]	; (8009b94 <Straight_Boost+0x2d8>)
 8009a4e:	881b      	ldrh	r3, [r3, #0]
 8009a50:	4619      	mov	r1, r3
 8009a52:	4a51      	ldr	r2, [pc, #324]	; (8009b98 <Straight_Boost+0x2dc>)
 8009a54:	460b      	mov	r3, r1
 8009a56:	005b      	lsls	r3, r3, #1
 8009a58:	440b      	add	r3, r1
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4413      	add	r3, r2
 8009a5e:	3304      	adds	r3, #4
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	ee07 3a90 	vmov	s15, r3
 8009a66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a6a:	eddf 6a51 	vldr	s13, [pc, #324]	; 8009bb0 <Straight_Boost+0x2f4>
 8009a6e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009a72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a7a:	d400      	bmi.n	8009a7e <Straight_Boost+0x1c2>
					break ;
 8009a7c:	e156      	b.n	8009d2c <Straight_Boost+0x470>
							deceleEndTickCoef = 2 * decele / TICK_PER_M;
 8009a7e:	4b4e      	ldr	r3, [pc, #312]	; (8009bb8 <Straight_Boost+0x2fc>)
 8009a80:	edd3 7a00 	vldr	s15, [r3]
 8009a84:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009a88:	eddf 6a4c 	vldr	s13, [pc, #304]	; 8009bbc <Straight_Boost+0x300>
 8009a8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009a90:	4b4b      	ldr	r3, [pc, #300]	; (8009bc0 <Straight_Boost+0x304>)
 8009a92:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009a96:	4b4a      	ldr	r3, [pc, #296]	; (8009bc0 <Straight_Boost+0x304>)
 8009a98:	ed93 7a00 	vldr	s14, [r3]
 8009a9c:	4b41      	ldr	r3, [pc, #260]	; (8009ba4 <Straight_Boost+0x2e8>)
 8009a9e:	edd3 7a00 	vldr	s15, [r3]
 8009aa2:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 8009aa6:	4b47      	ldr	r3, [pc, #284]	; (8009bc4 <Straight_Boost+0x308>)
 8009aa8:	edd3 6a00 	vldr	s13, [r3]
 8009aac:	4b45      	ldr	r3, [pc, #276]	; (8009bc4 <Straight_Boost+0x308>)
 8009aae:	edd3 7a00 	vldr	s15, [r3]
 8009ab2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009aba:	4b43      	ldr	r3, [pc, #268]	; (8009bc8 <Straight_Boost+0x30c>)
 8009abc:	edc3 7a00 	vstr	s15, [r3]
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 8009ac0:	4b3f      	ldr	r3, [pc, #252]	; (8009bc0 <Straight_Boost+0x304>)
 8009ac2:	ed93 7a00 	vldr	s14, [r3]
 8009ac6:	4b38      	ldr	r3, [pc, #224]	; (8009ba8 <Straight_Boost+0x2ec>)
 8009ac8:	edd3 7a00 	vldr	s15, [r3]
 8009acc:	ee27 7a27 	vmul.f32	s14, s14, s15
													+ targetSpeed_init * targetSpeed_init;
 8009ad0:	4b3c      	ldr	r3, [pc, #240]	; (8009bc4 <Straight_Boost+0x308>)
 8009ad2:	edd3 6a00 	vldr	s13, [r3]
 8009ad6:	4b3b      	ldr	r3, [pc, #236]	; (8009bc4 <Straight_Boost+0x308>)
 8009ad8:	edd3 7a00 	vldr	s15, [r3]
 8009adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009ae0:	ee77 7a27 	vadd.f32	s15, s14, s15
							deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 8009ae4:	4b39      	ldr	r3, [pc, #228]	; (8009bcc <Straight_Boost+0x310>)
 8009ae6:	edc3 7a00 	vstr	s15, [r3]
							if (isLastStraight) {
 8009aea:	4b39      	ldr	r3, [pc, #228]	; (8009bd0 <Straight_Boost+0x314>)
 8009aec:	edd3 7a00 	vldr	s15, [r3]
 8009af0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af8:	d01d      	beq.n	8009b36 <Straight_Boost+0x27a>
								deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009afa:	4b31      	ldr	r3, [pc, #196]	; (8009bc0 <Straight_Boost+0x304>)
 8009afc:	ed93 7a00 	vldr	s14, [r3]
 8009b00:	4b28      	ldr	r3, [pc, #160]	; (8009ba4 <Straight_Boost+0x2e8>)
 8009b02:	edd3 7a00 	vldr	s15, [r3]
 8009b06:	ee67 7a27 	vmul.f32	s15, s14, s15
														+ LAST_STRAIGHT_TARGET_SPEED * LAST_STRAIGHT_TARGET_SPEED;
 8009b0a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009bd4 <Straight_Boost+0x318>
 8009b0e:	ee77 7a87 	vadd.f32	s15, s15, s14
								deceleEndTickCoef_L =	deceleEndTickCoef * finalDeceleEndTick_L \
 8009b12:	4b2d      	ldr	r3, [pc, #180]	; (8009bc8 <Straight_Boost+0x30c>)
 8009b14:	edc3 7a00 	vstr	s15, [r3]
								deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 8009b18:	4b29      	ldr	r3, [pc, #164]	; (8009bc0 <Straight_Boost+0x304>)
 8009b1a:	ed93 7a00 	vldr	s14, [r3]
 8009b1e:	4b22      	ldr	r3, [pc, #136]	; (8009ba8 <Straight_Boost+0x2ec>)
 8009b20:	edd3 7a00 	vldr	s15, [r3]
 8009b24:	ee67 7a27 	vmul.f32	s15, s14, s15
														+ LAST_STRAIGHT_TARGET_SPEED * LAST_STRAIGHT_TARGET_SPEED;
 8009b28:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8009bd4 <Straight_Boost+0x318>
 8009b2c:	ee77 7a87 	vadd.f32	s15, s15, s14
								deceleEndTickCoef_R =	deceleEndTickCoef * finalDeceleEndTick_R \
 8009b30:	4b26      	ldr	r3, [pc, #152]	; (8009bcc <Straight_Boost+0x310>)
 8009b32:	edc3 7a00 	vstr	s15, [r3]
							starightBoostCntl = BOOST_CNTL_ACCELE;
 8009b36:	4b15      	ldr	r3, [pc, #84]	; (8009b8c <Straight_Boost+0x2d0>)
 8009b38:	2201      	movs	r2, #1
 8009b3a:	701a      	strb	r2, [r3, #0]
					break ;
 8009b3c:	e0f6      	b.n	8009d2c <Straight_Boost+0x470>

			//   
			case BOOST_CNTL_ACCELE :

					//     ACCELE_START_TICK   
					if (curTick_L > acceleStartTick \
 8009b3e:	4b1b      	ldr	r3, [pc, #108]	; (8009bac <Straight_Boost+0x2f0>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	ee07 3a90 	vmov	s15, r3
 8009b46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b4a:	4b23      	ldr	r3, [pc, #140]	; (8009bd8 <Straight_Boost+0x31c>)
 8009b4c:	edd3 7a00 	vldr	s15, [r3]
 8009b50:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b58:	dc00      	bgt.n	8009b5c <Straight_Boost+0x2a0>
						targetSpeed = starightBoostSpeed;

						starightBoostCntl = BOOST_CNTL_DECELE;
					}

					break;
 8009b5a:	e0e8      	b.n	8009d2e <Straight_Boost+0x472>
					 && curTick_R > acceleStartTick) {
 8009b5c:	4b15      	ldr	r3, [pc, #84]	; (8009bb4 <Straight_Boost+0x2f8>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	ee07 3a90 	vmov	s15, r3
 8009b64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b68:	4b1b      	ldr	r3, [pc, #108]	; (8009bd8 <Straight_Boost+0x31c>)
 8009b6a:	edd3 7a00 	vldr	s15, [r3]
 8009b6e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b76:	dc00      	bgt.n	8009b7a <Straight_Boost+0x2be>
					break;
 8009b78:	e0d9      	b.n	8009d2e <Straight_Boost+0x472>
						targetSpeed = starightBoostSpeed;
 8009b7a:	4b18      	ldr	r3, [pc, #96]	; (8009bdc <Straight_Boost+0x320>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	4a18      	ldr	r2, [pc, #96]	; (8009be0 <Straight_Boost+0x324>)
 8009b80:	6013      	str	r3, [r2, #0]
						starightBoostCntl = BOOST_CNTL_DECELE;
 8009b82:	4b02      	ldr	r3, [pc, #8]	; (8009b8c <Straight_Boost+0x2d0>)
 8009b84:	2202      	movs	r2, #2
 8009b86:	701a      	strb	r2, [r3, #0]
					break;
 8009b88:	e0d1      	b.n	8009d2e <Straight_Boost+0x472>
 8009b8a:	bf00      	nop
 8009b8c:	20001489 	.word	0x20001489
 8009b90:	20003492 	.word	0x20003492
 8009b94:	2000328c 	.word	0x2000328c
 8009b98:	2000148c 	.word	0x2000148c
 8009b9c:	20000058 	.word	0x20000058
 8009ba0:	20000054 	.word	0x20000054
 8009ba4:	200034a8 	.word	0x200034a8
 8009ba8:	200034ac 	.word	0x200034ac
 8009bac:	20001478 	.word	0x20001478
 8009bb0:	45e5aeb7 	.word	0x45e5aeb7
 8009bb4:	2000147c 	.word	0x2000147c
 8009bb8:	20000028 	.word	0x20000028
 8009bbc:	478f8d32 	.word	0x478f8d32
 8009bc0:	200034b0 	.word	0x200034b0
 8009bc4:	2000000c 	.word	0x2000000c
 8009bc8:	200034b4 	.word	0x200034b4
 8009bcc:	200034b8 	.word	0x200034b8
 8009bd0:	20003498 	.word	0x20003498
 8009bd4:	40d851ea 	.word	0x40d851ea
 8009bd8:	20000050 	.word	0x20000050
 8009bdc:	20000030 	.word	0x20000030
 8009be0:	2000002c 	.word	0x2000002c
					 * 	 <= (curSpeed * curSpeed - targetSpeed_init * targetSpeed_init) / (2 * decele) (    )
					 *
					 *        ,      
					 */

					if (deceleEndTickCoef_L < curSpeed * curSpeed + curTick_L * deceleEndTickCoef \
 8009be4:	4b54      	ldr	r3, [pc, #336]	; (8009d38 <Straight_Boost+0x47c>)
 8009be6:	ed93 7a00 	vldr	s14, [r3]
 8009bea:	4b53      	ldr	r3, [pc, #332]	; (8009d38 <Straight_Boost+0x47c>)
 8009bec:	edd3 7a00 	vldr	s15, [r3]
 8009bf0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009bf4:	4b51      	ldr	r3, [pc, #324]	; (8009d3c <Straight_Boost+0x480>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	ee07 3a90 	vmov	s15, r3
 8009bfc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009c00:	4b4f      	ldr	r3, [pc, #316]	; (8009d40 <Straight_Boost+0x484>)
 8009c02:	edd3 7a00 	vldr	s15, [r3]
 8009c06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009c0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009c0e:	4b4d      	ldr	r3, [pc, #308]	; (8009d44 <Straight_Boost+0x488>)
 8009c10:	edd3 7a00 	vldr	s15, [r3]
 8009c14:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c1c:	dc1d      	bgt.n	8009c5a <Straight_Boost+0x39e>
					 || deceleEndTickCoef_R < curSpeed * curSpeed + curTick_R * deceleEndTickCoef) {
 8009c1e:	4b46      	ldr	r3, [pc, #280]	; (8009d38 <Straight_Boost+0x47c>)
 8009c20:	ed93 7a00 	vldr	s14, [r3]
 8009c24:	4b44      	ldr	r3, [pc, #272]	; (8009d38 <Straight_Boost+0x47c>)
 8009c26:	edd3 7a00 	vldr	s15, [r3]
 8009c2a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009c2e:	4b46      	ldr	r3, [pc, #280]	; (8009d48 <Straight_Boost+0x48c>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	ee07 3a90 	vmov	s15, r3
 8009c36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009c3a:	4b41      	ldr	r3, [pc, #260]	; (8009d40 <Straight_Boost+0x484>)
 8009c3c:	edd3 7a00 	vldr	s15, [r3]
 8009c40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009c44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009c48:	4b40      	ldr	r3, [pc, #256]	; (8009d4c <Straight_Boost+0x490>)
 8009c4a:	edd3 7a00 	vldr	s15, [r3]
 8009c4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c56:	dc00      	bgt.n	8009c5a <Straight_Boost+0x39e>


						starightBoostCntl = BOOST_CNTL_END;
					}

					break ;
 8009c58:	e069      	b.n	8009d2e <Straight_Boost+0x472>
						if (!isLastStraight) {
 8009c5a:	4b3d      	ldr	r3, [pc, #244]	; (8009d50 <Straight_Boost+0x494>)
 8009c5c:	edd3 7a00 	vldr	s15, [r3]
 8009c60:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009c64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c68:	d104      	bne.n	8009c74 <Straight_Boost+0x3b8>
							targetSpeed = targetSpeed_init;
 8009c6a:	4b3a      	ldr	r3, [pc, #232]	; (8009d54 <Straight_Boost+0x498>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a3a      	ldr	r2, [pc, #232]	; (8009d58 <Straight_Boost+0x49c>)
 8009c70:	6013      	str	r3, [r2, #0]
 8009c72:	e002      	b.n	8009c7a <Straight_Boost+0x3be>
							targetSpeed = LAST_STRAIGHT_TARGET_SPEED;
 8009c74:	4b38      	ldr	r3, [pc, #224]	; (8009d58 <Straight_Boost+0x49c>)
 8009c76:	4a39      	ldr	r2, [pc, #228]	; (8009d5c <Straight_Boost+0x4a0>)
 8009c78:	601a      	str	r2, [r3, #0]
						starightBoostCntl = BOOST_CNTL_END;
 8009c7a:	4b39      	ldr	r3, [pc, #228]	; (8009d60 <Straight_Boost+0x4a4>)
 8009c7c:	2203      	movs	r2, #3
 8009c7e:	701a      	strb	r2, [r3, #0]
					break ;
 8009c80:	e055      	b.n	8009d2e <Straight_Boost+0x472>

			//   
			case BOOST_CNTL_END :

					//       
					if (curTick_L > driveData[driveDataIdx].tickCnt_L - MIN_STRAIGHT_BOOST_TICK \
 8009c82:	4b2e      	ldr	r3, [pc, #184]	; (8009d3c <Straight_Boost+0x480>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	ee07 3a90 	vmov	s15, r3
 8009c8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009c8e:	4b35      	ldr	r3, [pc, #212]	; (8009d64 <Straight_Boost+0x4a8>)
 8009c90:	881b      	ldrh	r3, [r3, #0]
 8009c92:	4619      	mov	r1, r3
 8009c94:	4a34      	ldr	r2, [pc, #208]	; (8009d68 <Straight_Boost+0x4ac>)
 8009c96:	460b      	mov	r3, r1
 8009c98:	005b      	lsls	r3, r3, #1
 8009c9a:	440b      	add	r3, r1
 8009c9c:	009b      	lsls	r3, r3, #2
 8009c9e:	4413      	add	r3, r2
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	ee07 3a90 	vmov	s15, r3
 8009ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009caa:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009d6c <Straight_Boost+0x4b0>
 8009cae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009cb2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cba:	dc1e      	bgt.n	8009cfa <Straight_Boost+0x43e>
					 || curTick_R > driveData[driveDataIdx].tickCnt_R - MIN_STRAIGHT_BOOST_TICK) {
 8009cbc:	4b22      	ldr	r3, [pc, #136]	; (8009d48 <Straight_Boost+0x48c>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	ee07 3a90 	vmov	s15, r3
 8009cc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009cc8:	4b26      	ldr	r3, [pc, #152]	; (8009d64 <Straight_Boost+0x4a8>)
 8009cca:	881b      	ldrh	r3, [r3, #0]
 8009ccc:	4619      	mov	r1, r3
 8009cce:	4a26      	ldr	r2, [pc, #152]	; (8009d68 <Straight_Boost+0x4ac>)
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	005b      	lsls	r3, r3, #1
 8009cd4:	440b      	add	r3, r1
 8009cd6:	009b      	lsls	r3, r3, #2
 8009cd8:	4413      	add	r3, r2
 8009cda:	3304      	adds	r3, #4
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	ee07 3a90 	vmov	s15, r3
 8009ce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ce6:	eddf 6a21 	vldr	s13, [pc, #132]	; 8009d6c <Straight_Boost+0x4b0>
 8009cea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009cee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009cf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf6:	dc00      	bgt.n	8009cfa <Straight_Boost+0x43e>
						}

						starightBoostCntl = BOOST_CNTL_IDLE;
					}

					break ;
 8009cf8:	e019      	b.n	8009d2e <Straight_Boost+0x472>
						crossCnt = driveData[driveDataIdx].crossCnt;
 8009cfa:	4b1a      	ldr	r3, [pc, #104]	; (8009d64 <Straight_Boost+0x4a8>)
 8009cfc:	881b      	ldrh	r3, [r3, #0]
 8009cfe:	4619      	mov	r1, r3
 8009d00:	4a19      	ldr	r2, [pc, #100]	; (8009d68 <Straight_Boost+0x4ac>)
 8009d02:	460b      	mov	r3, r1
 8009d04:	005b      	lsls	r3, r3, #1
 8009d06:	440b      	add	r3, r1
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4413      	add	r3, r2
 8009d0c:	3309      	adds	r3, #9
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	4b17      	ldr	r3, [pc, #92]	; (8009d70 <Straight_Boost+0x4b4>)
 8009d14:	801a      	strh	r2, [r3, #0]
						if (markStateMachine == MARK_STATE_MACHINE_CROSS) {
 8009d16:	4b17      	ldr	r3, [pc, #92]	; (8009d74 <Straight_Boost+0x4b8>)
 8009d18:	781b      	ldrb	r3, [r3, #0]
 8009d1a:	2b01      	cmp	r3, #1
 8009d1c:	d102      	bne.n	8009d24 <Straight_Boost+0x468>
							markStateMachine = MARK_STATE_MACHINE_IDLE;
 8009d1e:	4b15      	ldr	r3, [pc, #84]	; (8009d74 <Straight_Boost+0x4b8>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	701a      	strb	r2, [r3, #0]
						starightBoostCntl = BOOST_CNTL_IDLE;
 8009d24:	4b0e      	ldr	r3, [pc, #56]	; (8009d60 <Straight_Boost+0x4a4>)
 8009d26:	2200      	movs	r2, #0
 8009d28:	701a      	strb	r2, [r3, #0]
					break ;
 8009d2a:	e000      	b.n	8009d2e <Straight_Boost+0x472>
					break ;
 8009d2c:	bf00      	nop
	}
}
 8009d2e:	bf00      	nop
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr
 8009d38:	20001474 	.word	0x20001474
 8009d3c:	20001478 	.word	0x20001478
 8009d40:	200034b0 	.word	0x200034b0
 8009d44:	200034b4 	.word	0x200034b4
 8009d48:	2000147c 	.word	0x2000147c
 8009d4c:	200034b8 	.word	0x200034b8
 8009d50:	20003498 	.word	0x20003498
 8009d54:	2000000c 	.word	0x2000000c
 8009d58:	2000002c 	.word	0x2000002c
 8009d5c:	40266666 	.word	0x40266666
 8009d60:	20001489 	.word	0x20001489
 8009d64:	2000328c 	.word	0x2000328c
 8009d68:	2000148c 	.word	0x2000148c
 8009d6c:	45e5aeb7 	.word	0x45e5aeb7
 8009d70:	20003490 	.word	0x20003490
 8009d74:	20001488 	.word	0x20001488

08009d78 <Second_Drive>:




//2 
void Second_Drive() {
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0

	uint8_t	exitEcho = EXIT_ECHO_IDLE;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	75fb      	strb	r3, [r7, #23]

	uint32_t startTime = 0;
 8009d82:	2300      	movs	r3, #0
 8009d84:	613b      	str	r3, [r7, #16]
	uint32_t endTime = 0;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]

	Custom_OLED_Clear();
 8009d8a:	f7fb fa4e 	bl	800522a <Custom_OLED_Clear>

	//   
	Drive_Optimize_Setting();
 8009d8e:	f7fc f969 	bl	8006064 <Drive_Optimize_Setting>
	Pre_Drive_Setting();
 8009d92:	f7fc f981 	bl	8006098 <Pre_Drive_Setting>

	Sensor_Start();
 8009d96:	f000 fa5f 	bl	800a258 <Sensor_Start>

	Positioning();
 8009d9a:	f7ff fb75 	bl	8009488 <Positioning>


	Motor_Start();
 8009d9e:	f7fe ff47 	bl	8008c30 <Motor_Start>
	Speed_Control_Start();
 8009da2:	f7fe ff9d 	bl	8008ce0 <Speed_Control_Start>

	while (1) {

		//Drive_Test_Info_Oled();

		Positioning();
 8009da6:	f7ff fb6f 	bl	8009488 <Positioning>

		Mark();
 8009daa:	f7ff fab3 	bl	8009314 <Mark>
		Second_Drive_Cntl();
 8009dae:	f000 f891 	bl	8009ed4 <Second_Drive_Cntl>

		//Drive_Speed_Cntl();
		if ( EXIT_ECHO_IDLE != (exitEcho = Is_Drive_End(exitEcho)) ) {
 8009db2:	7dfb      	ldrb	r3, [r7, #23]
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7ff f83b 	bl	8008e30 <Is_Drive_End>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	75fb      	strb	r3, [r7, #23]
 8009dbe:	7dfb      	ldrb	r3, [r7, #23]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d0f0      	beq.n	8009da6 <Second_Drive+0x2e>

			Drive_Fit_In(pitInLen, PIT_IN_TARGET_SPEED);
 8009dc4:	4b36      	ldr	r3, [pc, #216]	; (8009ea0 <Second_Drive+0x128>)
 8009dc6:	edd3 7a00 	vldr	s15, [r3]
 8009dca:	eddf 0a36 	vldr	s1, [pc, #216]	; 8009ea4 <Second_Drive+0x12c>
 8009dce:	eeb0 0a67 	vmov.f32	s0, s15
 8009dd2:	f7fe ffd5 	bl	8008d80 <Drive_Fit_In>

			while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8009dd6:	e001      	b.n	8009ddc <Second_Drive+0x64>
				Positioning();
 8009dd8:	f7ff fb56 	bl	8009488 <Positioning>
			while (curSpeed > DRIVE_END_DELAY_SPEED) {
 8009ddc:	4b32      	ldr	r3, [pc, #200]	; (8009ea8 <Second_Drive+0x130>)
 8009dde:	edd3 7a00 	vldr	s15, [r3]
 8009de2:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8009eac <Second_Drive+0x134>
 8009de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dee:	dcf3      	bgt.n	8009dd8 <Second_Drive+0x60>
				//Drive_Speed_Cntl();
			}

			Custom_Delay_ms(DRIVE_END_DELAY_TIME_MS);
 8009df0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009df4:	f7fe ffb4 	bl	8008d60 <Custom_Delay_ms>

			endTime = uwTick;
 8009df8:	4b2d      	ldr	r3, [pc, #180]	; (8009eb0 <Second_Drive+0x138>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	60fb      	str	r3, [r7, #12]
			break;
 8009dfe:	bf00      	nop
		}
	}

	Motor_Stop();
 8009e00:	f7fe ff66 	bl	8008cd0 <Motor_Stop>
	Speed_Control_Stop();
 8009e04:	f7fe ff78 	bl	8008cf8 <Speed_Control_Stop>
	Sensor_Stop();
 8009e08:	f000 fa3e 	bl	800a288 <Sensor_Stop>



	Custom_OLED_Clear();
 8009e0c:	f7fb fa0d 	bl	800522a <Custom_OLED_Clear>

	if (exitEcho == EXIT_ECHO_END_MARK) {
 8009e10:	7dfb      	ldrb	r3, [r7, #23]
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d103      	bne.n	8009e1e <Second_Drive+0xa6>
		Custom_OLED_Printf("/0end mark");
 8009e16:	4827      	ldr	r0, [pc, #156]	; (8009eb4 <Second_Drive+0x13c>)
 8009e18:	f7fb faec 	bl	80053f4 <Custom_OLED_Printf>
 8009e1c:	e002      	b.n	8009e24 <Second_Drive+0xac>
	}
	else {
		Custom_OLED_Printf("/0line out");
 8009e1e:	4826      	ldr	r0, [pc, #152]	; (8009eb8 <Second_Drive+0x140>)
 8009e20:	f7fb fae8 	bl	80053f4 <Custom_OLED_Printf>
	}

	Custom_OLED_Printf("/1cross: %u", crossCnt);
 8009e24:	4b25      	ldr	r3, [pc, #148]	; (8009ebc <Second_Drive+0x144>)
 8009e26:	881b      	ldrh	r3, [r3, #0]
 8009e28:	4619      	mov	r1, r3
 8009e2a:	4825      	ldr	r0, [pc, #148]	; (8009ec0 <Second_Drive+0x148>)
 8009e2c:	f7fb fae2 	bl	80053f4 <Custom_OLED_Printf>

	int min = (endTime - startTime) / 1000 / 60;
 8009e30:	68fa      	ldr	r2, [r7, #12]
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	1ad3      	subs	r3, r2, r3
 8009e36:	4a23      	ldr	r2, [pc, #140]	; (8009ec4 <Second_Drive+0x14c>)
 8009e38:	fba2 2303 	umull	r2, r3, r2, r3
 8009e3c:	0b9b      	lsrs	r3, r3, #14
 8009e3e:	60bb      	str	r3, [r7, #8]
	int sec = (endTime - startTime) / 1000 % 60;
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	693b      	ldr	r3, [r7, #16]
 8009e44:	1ad3      	subs	r3, r2, r3
 8009e46:	4a20      	ldr	r2, [pc, #128]	; (8009ec8 <Second_Drive+0x150>)
 8009e48:	fba2 2303 	umull	r2, r3, r2, r3
 8009e4c:	0999      	lsrs	r1, r3, #6
 8009e4e:	4b1f      	ldr	r3, [pc, #124]	; (8009ecc <Second_Drive+0x154>)
 8009e50:	fba3 2301 	umull	r2, r3, r3, r1
 8009e54:	095a      	lsrs	r2, r3, #5
 8009e56:	4613      	mov	r3, r2
 8009e58:	011b      	lsls	r3, r3, #4
 8009e5a:	1a9b      	subs	r3, r3, r2
 8009e5c:	009b      	lsls	r3, r3, #2
 8009e5e:	1aca      	subs	r2, r1, r3
 8009e60:	607a      	str	r2, [r7, #4]
	int ms = (endTime - startTime) % 1000;
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	1ad2      	subs	r2, r2, r3
 8009e68:	4b17      	ldr	r3, [pc, #92]	; (8009ec8 <Second_Drive+0x150>)
 8009e6a:	fba3 1302 	umull	r1, r3, r3, r2
 8009e6e:	099b      	lsrs	r3, r3, #6
 8009e70:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8009e74:	fb01 f303 	mul.w	r3, r1, r3
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	603b      	str	r3, [r7, #0]

	Custom_OLED_Printf("/2%d:%d.%d", min, sec, ms);
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	687a      	ldr	r2, [r7, #4]
 8009e80:	68b9      	ldr	r1, [r7, #8]
 8009e82:	4813      	ldr	r0, [pc, #76]	; (8009ed0 <Second_Drive+0x158>)
 8009e84:	f7fb fab6 	bl	80053f4 <Custom_OLED_Printf>

	while (CUSTOM_SW_3 != Custom_Switch_Read());
 8009e88:	bf00      	nop
 8009e8a:	f7fb fde3 	bl	8005a54 <Custom_Switch_Read>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b04      	cmp	r3, #4
 8009e92:	d1fa      	bne.n	8009e8a <Second_Drive+0x112>
	Custom_OLED_Clear();
 8009e94:	f7fb f9c9 	bl	800522a <Custom_OLED_Clear>
}
 8009e98:	bf00      	nop
 8009e9a:	3718      	adds	r7, #24
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}
 8009ea0:	2000004c 	.word	0x2000004c
 8009ea4:	00000000 	.word	0x00000000
 8009ea8:	20001474 	.word	0x20001474
 8009eac:	3e4ccccd 	.word	0x3e4ccccd
 8009eb0:	200002a4 	.word	0x200002a4
 8009eb4:	0800da94 	.word	0x0800da94
 8009eb8:	0800daa0 	.word	0x0800daa0
 8009ebc:	20003490 	.word	0x20003490
 8009ec0:	0800daac 	.word	0x0800daac
 8009ec4:	45e7b273 	.word	0x45e7b273
 8009ec8:	10624dd3 	.word	0x10624dd3
 8009ecc:	88888889 	.word	0x88888889
 8009ed0:	0800dab8 	.word	0x0800dab8

08009ed4 <Second_Drive_Cntl>:


__STATIC_INLINE void Second_Drive_Cntl() {
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	af00      	add	r7, sp, #0




	switch (markState) {
 8009ed8:	4b3f      	ldr	r3, [pc, #252]	; (8009fd8 <Second_Drive_Cntl+0x104>)
 8009eda:	781b      	ldrb	r3, [r3, #0]
 8009edc:	3b01      	subs	r3, #1
 8009ede:	2b05      	cmp	r3, #5
 8009ee0:	d877      	bhi.n	8009fd2 <Second_Drive_Cntl+0xfe>
 8009ee2:	a201      	add	r2, pc, #4	; (adr r2, 8009ee8 <Second_Drive_Cntl+0x14>)
 8009ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ee8:	08009f9d 	.word	0x08009f9d
 8009eec:	08009fb3 	.word	0x08009fb3
 8009ef0:	08009fb3 	.word	0x08009fb3
 8009ef4:	08009f71 	.word	0x08009f71
 8009ef8:	08009f01 	.word	0x08009f01
 8009efc:	08009fc9 	.word	0x08009fc9


		case MARK_CROSS:

			//  
			if (isReadAllMark == CUSTOM_FALSE) {
 8009f00:	4b36      	ldr	r3, [pc, #216]	; (8009fdc <Second_Drive_Cntl+0x108>)
 8009f02:	781b      	ldrb	r3, [r3, #0]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d11d      	bne.n	8009f44 <Second_Drive_Cntl+0x70>

				// crossCntTable crossCnt     
				if (crossCntTable[crossCnt] != 0) {
 8009f08:	4b35      	ldr	r3, [pc, #212]	; (8009fe0 <Second_Drive_Cntl+0x10c>)
 8009f0a:	881b      	ldrh	r3, [r3, #0]
 8009f0c:	461a      	mov	r2, r3
 8009f0e:	4b35      	ldr	r3, [pc, #212]	; (8009fe4 <Second_Drive_Cntl+0x110>)
 8009f10:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d015      	beq.n	8009f44 <Second_Drive_Cntl+0x70>
					 *    n (crossCnt)		0		1		...		50
					 *    m (driveDataIdx)		4(3)	6(5)	...		98
					 *
					 *    (0     1   , 0    )
					 */
					driveDataIdx = crossCntTable[crossCnt] - 1;
 8009f18:	4b31      	ldr	r3, [pc, #196]	; (8009fe0 <Second_Drive_Cntl+0x10c>)
 8009f1a:	881b      	ldrh	r3, [r3, #0]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	4b31      	ldr	r3, [pc, #196]	; (8009fe4 <Second_Drive_Cntl+0x110>)
 8009f20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009f24:	3b01      	subs	r3, #1
 8009f26:	b29a      	uxth	r2, r3
 8009f28:	4b2f      	ldr	r3, [pc, #188]	; (8009fe8 <Second_Drive_Cntl+0x114>)
 8009f2a:	801a      	strh	r2, [r3, #0]

					// ,     
					starightBoostCntl = BOOST_CNTL_IDLE;
 8009f2c:	4b2f      	ldr	r3, [pc, #188]	; (8009fec <Second_Drive_Cntl+0x118>)
 8009f2e:	2200      	movs	r2, #0
 8009f30:	701a      	strb	r2, [r3, #0]
					curveBoostCntl = BOOST_CNTL_IDLE;
 8009f32:	4b2f      	ldr	r3, [pc, #188]	; (8009ff0 <Second_Drive_Cntl+0x11c>)
 8009f34:	2200      	movs	r2, #0
 8009f36:	701a      	strb	r2, [r3, #0]
					curveInlineCntl = INLINE_CNTL_IDLE;
 8009f38:	4b2e      	ldr	r3, [pc, #184]	; (8009ff4 <Second_Drive_Cntl+0x120>)
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	701a      	strb	r2, [r3, #0]

					// isReadAllMark update
					isReadAllMark = CUSTOM_TRUE;
 8009f3e:	4b27      	ldr	r3, [pc, #156]	; (8009fdc <Second_Drive_Cntl+0x108>)
 8009f40:	2201      	movs	r2, #1
 8009f42:	701a      	strb	r2, [r3, #0]
				}
			}

			crossCnt += 1;
 8009f44:	4b26      	ldr	r3, [pc, #152]	; (8009fe0 <Second_Drive_Cntl+0x10c>)
 8009f46:	881b      	ldrh	r3, [r3, #0]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	b29a      	uxth	r2, r3
 8009f4c:	4b24      	ldr	r3, [pc, #144]	; (8009fe0 <Second_Drive_Cntl+0x10c>)
 8009f4e:	801a      	strh	r2, [r3, #0]


			// ,       
			markState = MARK_STRAIGHT;
 8009f50:	4b21      	ldr	r3, [pc, #132]	; (8009fd8 <Second_Drive_Cntl+0x104>)
 8009f52:	2201      	movs	r2, #1
 8009f54:	701a      	strb	r2, [r3, #0]
			driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
 8009f56:	4b24      	ldr	r3, [pc, #144]	; (8009fe8 <Second_Drive_Cntl+0x114>)
 8009f58:	881b      	ldrh	r3, [r3, #0]
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	4a26      	ldr	r2, [pc, #152]	; (8009ff8 <Second_Drive_Cntl+0x124>)
 8009f5e:	460b      	mov	r3, r1
 8009f60:	005b      	lsls	r3, r3, #1
 8009f62:	440b      	add	r3, r1
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	3308      	adds	r3, #8
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	701a      	strb	r2, [r3, #0]

			break;
 8009f6e:	e030      	b.n	8009fd2 <Second_Drive_Cntl+0xfe>



		case MARK_END:

			endMarkCnt++;
 8009f70:	4b22      	ldr	r3, [pc, #136]	; (8009ffc <Second_Drive_Cntl+0x128>)
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	3301      	adds	r3, #1
 8009f76:	b2da      	uxtb	r2, r3
 8009f78:	4b20      	ldr	r3, [pc, #128]	; (8009ffc <Second_Drive_Cntl+0x128>)
 8009f7a:	701a      	strb	r2, [r3, #0]

			// ,       
			markState = MARK_STRAIGHT;
 8009f7c:	4b16      	ldr	r3, [pc, #88]	; (8009fd8 <Second_Drive_Cntl+0x104>)
 8009f7e:	2201      	movs	r2, #1
 8009f80:	701a      	strb	r2, [r3, #0]
			driveDataBuffer[driveDataIdx].markState = MARK_STRAIGHT;
 8009f82:	4b19      	ldr	r3, [pc, #100]	; (8009fe8 <Second_Drive_Cntl+0x114>)
 8009f84:	881b      	ldrh	r3, [r3, #0]
 8009f86:	4619      	mov	r1, r3
 8009f88:	4a1b      	ldr	r2, [pc, #108]	; (8009ff8 <Second_Drive_Cntl+0x124>)
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	005b      	lsls	r3, r3, #1
 8009f8e:	440b      	add	r3, r1
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	3308      	adds	r3, #8
 8009f96:	2201      	movs	r2, #1
 8009f98:	701a      	strb	r2, [r3, #0]


			break;
 8009f9a:	e01a      	b.n	8009fd2 <Second_Drive_Cntl+0xfe>



		case MARK_STRAIGHT:

			Set_Second_Drive_Data();
 8009f9c:	f000 f830 	bl	800a000 <Set_Second_Drive_Data>

			if (isReadAllMark == CUSTOM_TRUE) {
 8009fa0:	4b0e      	ldr	r3, [pc, #56]	; (8009fdc <Second_Drive_Cntl+0x108>)
 8009fa2:	781b      	ldrb	r3, [r3, #0]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d111      	bne.n	8009fcc <Second_Drive_Cntl+0xf8>

				// 
				Straight_Boost();
 8009fa8:	f7ff fc88 	bl	80098bc <Straight_Boost>

				Prepare_Inline();
 8009fac:	f7fe ff5c 	bl	8008e68 <Prepare_Inline>
			}

			break;
 8009fb0:	e00c      	b.n	8009fcc <Second_Drive_Cntl+0xf8>


		case MARK_CURVE_L:
		case MARK_CURVE_R:

			Set_Second_Drive_Data();
 8009fb2:	f000 f825 	bl	800a000 <Set_Second_Drive_Data>


			if (isReadAllMark == CUSTOM_TRUE) {
 8009fb6:	4b09      	ldr	r3, [pc, #36]	; (8009fdc <Second_Drive_Cntl+0x108>)
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d108      	bne.n	8009fd0 <Second_Drive_Cntl+0xfc>

				Curve_Boost();
 8009fbe:	f7ff facb 	bl	8009558 <Curve_Boost>

				//  
				Restore_Inline();
 8009fc2:	f7fe ffd3 	bl	8008f6c <Restore_Inline>
			}
			break;
 8009fc6:	e003      	b.n	8009fd0 <Second_Drive_Cntl+0xfc>
			break;
 8009fc8:	bf00      	nop
 8009fca:	e002      	b.n	8009fd2 <Second_Drive_Cntl+0xfe>
			break;
 8009fcc:	bf00      	nop
 8009fce:	e000      	b.n	8009fd2 <Second_Drive_Cntl+0xfe>
			break;
 8009fd0:	bf00      	nop
	}
}
 8009fd2:	bf00      	nop
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	2000003c 	.word	0x2000003c
 8009fdc:	20000048 	.word	0x20000048
 8009fe0:	20003490 	.word	0x20003490
 8009fe4:	20003290 	.word	0x20003290
 8009fe8:	2000328c 	.word	0x2000328c
 8009fec:	20001489 	.word	0x20001489
 8009ff0:	2000148a 	.word	0x2000148a
 8009ff4:	2000148b 	.word	0x2000148b
 8009ff8:	2000238c 	.word	0x2000238c
 8009ffc:	20003495 	.word	0x20003495

0800a000 <Set_Second_Drive_Data>:




__STATIC_INLINE void Set_Second_Drive_Data() {
 800a000:	b480      	push	{r7}
 800a002:	af00      	add	r7, sp, #0

	// markState  
	if (markState != driveDataBuffer[driveDataIdx].markState) {
 800a004:	4b39      	ldr	r3, [pc, #228]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a006:	881b      	ldrh	r3, [r3, #0]
 800a008:	4619      	mov	r1, r3
 800a00a:	4a39      	ldr	r2, [pc, #228]	; (800a0f0 <Set_Second_Drive_Data+0xf0>)
 800a00c:	460b      	mov	r3, r1
 800a00e:	005b      	lsls	r3, r3, #1
 800a010:	440b      	add	r3, r1
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	4413      	add	r3, r2
 800a016:	3308      	adds	r3, #8
 800a018:	781a      	ldrb	r2, [r3, #0]
 800a01a:	4b36      	ldr	r3, [pc, #216]	; (800a0f4 <Set_Second_Drive_Data+0xf4>)
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	429a      	cmp	r2, r3
 800a020:	d05f      	beq.n	800a0e2 <Set_Second_Drive_Data+0xe2>
		//   tick     
//		driveDataBuffer[driveDataIdx].tickCnt_L = curTick_L;
//		driveDataBuffer[driveDataIdx].tickCnt_R = curTick_R;

		// curTick 
		curTick_L = 0;
 800a022:	4b35      	ldr	r3, [pc, #212]	; (800a0f8 <Set_Second_Drive_Data+0xf8>)
 800a024:	2200      	movs	r2, #0
 800a026:	601a      	str	r2, [r3, #0]
		curTick_R = 0;
 800a028:	4b34      	ldr	r3, [pc, #208]	; (800a0fc <Set_Second_Drive_Data+0xfc>)
 800a02a:	2200      	movs	r2, #0
 800a02c:	601a      	str	r2, [r3, #0]

		//     
		driveDataBuffer[driveDataIdx].crossCnt = crossCnt;
 800a02e:	4b34      	ldr	r3, [pc, #208]	; (800a100 <Set_Second_Drive_Data+0x100>)
 800a030:	881a      	ldrh	r2, [r3, #0]
 800a032:	4b2e      	ldr	r3, [pc, #184]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a034:	881b      	ldrh	r3, [r3, #0]
 800a036:	4619      	mov	r1, r3
 800a038:	b2d0      	uxtb	r0, r2
 800a03a:	4a2d      	ldr	r2, [pc, #180]	; (800a0f0 <Set_Second_Drive_Data+0xf0>)
 800a03c:	460b      	mov	r3, r1
 800a03e:	005b      	lsls	r3, r3, #1
 800a040:	440b      	add	r3, r1
 800a042:	009b      	lsls	r3, r3, #2
 800a044:	4413      	add	r3, r2
 800a046:	3309      	adds	r3, #9
 800a048:	4602      	mov	r2, r0
 800a04a:	701a      	strb	r2, [r3, #0]

		// drivePtr   
		driveDataIdx += 1;
 800a04c:	4b27      	ldr	r3, [pc, #156]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a04e:	881b      	ldrh	r3, [r3, #0]
 800a050:	3301      	adds	r3, #1
 800a052:	b29a      	uxth	r2, r3
 800a054:	4b25      	ldr	r3, [pc, #148]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a056:	801a      	strh	r2, [r3, #0]


		//    markState 
		driveDataBuffer[driveDataIdx].markState = markState;
 800a058:	4b24      	ldr	r3, [pc, #144]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a05a:	881b      	ldrh	r3, [r3, #0]
 800a05c:	4619      	mov	r1, r3
 800a05e:	4b25      	ldr	r3, [pc, #148]	; (800a0f4 <Set_Second_Drive_Data+0xf4>)
 800a060:	7818      	ldrb	r0, [r3, #0]
 800a062:	4a23      	ldr	r2, [pc, #140]	; (800a0f0 <Set_Second_Drive_Data+0xf0>)
 800a064:	460b      	mov	r3, r1
 800a066:	005b      	lsls	r3, r3, #1
 800a068:	440b      	add	r3, r1
 800a06a:	009b      	lsls	r3, r3, #2
 800a06c:	4413      	add	r3, r2
 800a06e:	3308      	adds	r3, #8
 800a070:	4602      	mov	r2, r0
 800a072:	701a      	strb	r2, [r3, #0]





		isLastStraight = CUSTOM_FALSE;
 800a074:	4b23      	ldr	r3, [pc, #140]	; (800a104 <Set_Second_Drive_Data+0x104>)
 800a076:	f04f 0200 	mov.w	r2, #0
 800a07a:	601a      	str	r2, [r3, #0]
		if (driveData[driveDataIdx + 1].markState == MARK_END) {
 800a07c:	4b1b      	ldr	r3, [pc, #108]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a07e:	881b      	ldrh	r3, [r3, #0]
 800a080:	1c5a      	adds	r2, r3, #1
 800a082:	4921      	ldr	r1, [pc, #132]	; (800a108 <Set_Second_Drive_Data+0x108>)
 800a084:	4613      	mov	r3, r2
 800a086:	005b      	lsls	r3, r3, #1
 800a088:	4413      	add	r3, r2
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	440b      	add	r3, r1
 800a08e:	3308      	adds	r3, #8
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b04      	cmp	r3, #4
 800a094:	d103      	bne.n	800a09e <Set_Second_Drive_Data+0x9e>
			isLastStraight = CUSTOM_TRUE;
 800a096:	4b1b      	ldr	r3, [pc, #108]	; (800a104 <Set_Second_Drive_Data+0x104>)
 800a098:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800a09c:	601a      	str	r2, [r3, #0]
		}



		starightBoostCntl = BOOST_CNTL_IDLE;
 800a09e:	4b1b      	ldr	r3, [pc, #108]	; (800a10c <Set_Second_Drive_Data+0x10c>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	701a      	strb	r2, [r3, #0]
		curveBoostCntl = BOOST_CNTL_IDLE;
 800a0a4:	4b1a      	ldr	r3, [pc, #104]	; (800a110 <Set_Second_Drive_Data+0x110>)
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	701a      	strb	r2, [r3, #0]
		curveInlineCntl = INLINE_CNTL_IDLE;
 800a0aa:	4b1a      	ldr	r3, [pc, #104]	; (800a114 <Set_Second_Drive_Data+0x114>)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	701a      	strb	r2, [r3, #0]

		targetSpeed = targetSpeed_init;
 800a0b0:	4b19      	ldr	r3, [pc, #100]	; (800a118 <Set_Second_Drive_Data+0x118>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4a19      	ldr	r2, [pc, #100]	; (800a11c <Set_Second_Drive_Data+0x11c>)
 800a0b6:	6013      	str	r3, [r2, #0]



		//  markState 1   markState     
		if (markState != driveData[driveDataIdx].markState) {
 800a0b8:	4b0c      	ldr	r3, [pc, #48]	; (800a0ec <Set_Second_Drive_Data+0xec>)
 800a0ba:	881b      	ldrh	r3, [r3, #0]
 800a0bc:	4619      	mov	r1, r3
 800a0be:	4a12      	ldr	r2, [pc, #72]	; (800a108 <Set_Second_Drive_Data+0x108>)
 800a0c0:	460b      	mov	r3, r1
 800a0c2:	005b      	lsls	r3, r3, #1
 800a0c4:	440b      	add	r3, r1
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4413      	add	r3, r2
 800a0ca:	3308      	adds	r3, #8
 800a0cc:	781a      	ldrb	r2, [r3, #0]
 800a0ce:	4b09      	ldr	r3, [pc, #36]	; (800a0f4 <Set_Second_Drive_Data+0xf4>)
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d005      	beq.n	800a0e2 <Set_Second_Drive_Data+0xe2>

			//     
			isReadAllMark = CUSTOM_FALSE;
 800a0d6:	4b12      	ldr	r3, [pc, #72]	; (800a120 <Set_Second_Drive_Data+0x120>)
 800a0d8:	2200      	movs	r2, #0
 800a0da:	701a      	strb	r2, [r3, #0]

			targetInlineVal = 0;
 800a0dc:	4b11      	ldr	r3, [pc, #68]	; (800a124 <Set_Second_Drive_Data+0x124>)
 800a0de:	2200      	movs	r2, #0
 800a0e0:	601a      	str	r2, [r3, #0]
		}
	}

}
 800a0e2:	bf00      	nop
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr
 800a0ec:	2000328c 	.word	0x2000328c
 800a0f0:	2000238c 	.word	0x2000238c
 800a0f4:	2000003c 	.word	0x2000003c
 800a0f8:	20001478 	.word	0x20001478
 800a0fc:	2000147c 	.word	0x2000147c
 800a100:	20003490 	.word	0x20003490
 800a104:	20003498 	.word	0x20003498
 800a108:	2000148c 	.word	0x2000148c
 800a10c:	20001489 	.word	0x20001489
 800a110:	2000148a 	.word	0x2000148a
 800a114:	2000148b 	.word	0x2000148b
 800a118:	2000000c 	.word	0x2000000c
 800a11c:	2000002c 	.word	0x2000002c
 800a120:	20000048 	.word	0x20000048
 800a124:	20001480 	.word	0x20001480

0800a128 <LL_ADC_Enable>:
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	f043 0201 	orr.w	r2, r3, #1
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	609a      	str	r2, [r3, #8]
}
 800a13c:	bf00      	nop
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <LL_ADC_Disable>:
{
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR2, ADC_CR2_ADON);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	689b      	ldr	r3, [r3, #8]
 800a154:	f023 0201 	bic.w	r2, r3, #1
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	609a      	str	r2, [r3, #8]
}
 800a15c:	bf00      	nop
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr

0800a168 <LL_TIM_EnableCounter>:
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f043 0201 	orr.w	r2, r3, #1
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	601a      	str	r2, [r3, #0]
}
 800a17c:	bf00      	nop
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <LL_TIM_DisableCounter>:
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f023 0201 	bic.w	r2, r3, #1
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	601a      	str	r2, [r3, #0]
}
 800a19c:	bf00      	nop
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a6:	4770      	bx	lr

0800a1a8 <LL_TIM_EnableIT_UPDATE>:
{
 800a1a8:	b480      	push	{r7}
 800a1aa:	b083      	sub	sp, #12
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	68db      	ldr	r3, [r3, #12]
 800a1b4:	f043 0201 	orr.w	r2, r3, #1
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	60da      	str	r2, [r3, #12]
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <LL_TIM_DisableIT_UPDATE>:
{
 800a1c8:	b480      	push	{r7}
 800a1ca:	b083      	sub	sp, #12
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	68db      	ldr	r3, [r3, #12]
 800a1d4:	f023 0201 	bic.w	r2, r3, #1
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	60da      	str	r2, [r3, #12]
}
 800a1dc:	bf00      	nop
 800a1de:	370c      	adds	r7, #12
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e6:	4770      	bx	lr

0800a1e8 <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 800a1f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	3b01      	subs	r3, #1
 800a1f8:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 800a1fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a1fe:	691b      	ldr	r3, [r3, #16]
 800a200:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a204:	f023 0301 	bic.w	r3, r3, #1
 800a208:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 800a20a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800a214:	f043 0301 	orr.w	r3, r3, #1
 800a218:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 800a21a:	bf00      	nop
 800a21c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a220:	691b      	ldr	r3, [r3, #16]
 800a222:	f003 0301 	and.w	r3, r3, #1
 800a226:	2b01      	cmp	r3, #1
 800a228:	d1f8      	bne.n	800a21c <Custom_Delay_us+0x34>
}
 800a22a:	bf00      	nop
 800a22c:	bf00      	nop
 800a22e:	370c      	adds	r7, #12
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr

0800a238 <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a246:	fb02 f303 	mul.w	r3, r2, r3
 800a24a:	4618      	mov	r0, r3
 800a24c:	f7ff ffcc 	bl	800a1e8 <Custom_Delay_us>
}
 800a250:	bf00      	nop
 800a252:	3708      	adds	r7, #8
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <Sensor_Start>:





void Sensor_Start() {
 800a258:	b580      	push	{r7, lr}
 800a25a:	af00      	add	r7, sp, #0

	LL_ADC_Enable(ADC1);
 800a25c:	4808      	ldr	r0, [pc, #32]	; (800a280 <Sensor_Start+0x28>)
 800a25e:	f7ff ff63 	bl	800a128 <LL_ADC_Enable>
	Custom_Delay_ms(10); // ADC   , ADC          .
 800a262:	200a      	movs	r0, #10
 800a264:	f7ff ffe8 	bl	800a238 <Custom_Delay_ms>

	LL_TIM_EnableCounter(TIM5); // TIM5    .
 800a268:	4806      	ldr	r0, [pc, #24]	; (800a284 <Sensor_Start+0x2c>)
 800a26a:	f7ff ff7d 	bl	800a168 <LL_TIM_EnableCounter>
	LL_TIM_EnableIT_UPDATE(TIM5); // TIM5   .   Core/Src/stm32f4xx_it.c       .
 800a26e:	4805      	ldr	r0, [pc, #20]	; (800a284 <Sensor_Start+0x2c>)
 800a270:	f7ff ff9a 	bl	800a1a8 <LL_TIM_EnableIT_UPDATE>
	Custom_Delay_ms(10); //  raw    
 800a274:	200a      	movs	r0, #10
 800a276:	f7ff ffdf 	bl	800a238 <Custom_Delay_ms>
}
 800a27a:	bf00      	nop
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	40012000 	.word	0x40012000
 800a284:	40000c00 	.word	0x40000c00

0800a288 <Sensor_Stop>:




void Sensor_Stop() {
 800a288:	b580      	push	{r7, lr}
 800a28a:	af00      	add	r7, sp, #0
	LL_ADC_Disable(ADC1);
 800a28c:	4808      	ldr	r0, [pc, #32]	; (800a2b0 <Sensor_Stop+0x28>)
 800a28e:	f7ff ff5b 	bl	800a148 <LL_ADC_Disable>
	LL_TIM_DisableCounter(TIM5);
 800a292:	4808      	ldr	r0, [pc, #32]	; (800a2b4 <Sensor_Stop+0x2c>)
 800a294:	f7ff ff78 	bl	800a188 <LL_TIM_DisableCounter>
	LL_TIM_DisableIT_UPDATE(TIM5);
 800a298:	4806      	ldr	r0, [pc, #24]	; (800a2b4 <Sensor_Stop+0x2c>)
 800a29a:	f7ff ff95 	bl	800a1c8 <LL_TIM_DisableIT_UPDATE>

	//  IR LED 
	GPIOC->ODR &= ~0x08;
 800a29e:	4b06      	ldr	r3, [pc, #24]	; (800a2b8 <Sensor_Stop+0x30>)
 800a2a0:	695b      	ldr	r3, [r3, #20]
 800a2a2:	4a05      	ldr	r2, [pc, #20]	; (800a2b8 <Sensor_Stop+0x30>)
 800a2a4:	f023 0308 	bic.w	r3, r3, #8
 800a2a8:	6153      	str	r3, [r2, #20]
}
 800a2aa:	bf00      	nop
 800a2ac:	bd80      	pop	{r7, pc}
 800a2ae:	bf00      	nop
 800a2b0:	40012000 	.word	0x40012000
 800a2b4:	40000c00 	.word	0x40000c00
 800a2b8:	40020800 	.word	0x40020800

0800a2bc <Sensor_Calibration>:





void Sensor_Calibration() {
 800a2bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2be:	b089      	sub	sp, #36	; 0x24
 800a2c0:	af06      	add	r7, sp, #24
	uint8_t	tmp = 0;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	70fb      	strb	r3, [r7, #3]

	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a2c6:	2300      	movs	r3, #0
 800a2c8:	71fb      	strb	r3, [r7, #7]
 800a2ca:	e00a      	b.n	800a2e2 <Sensor_Calibration+0x26>
		whiteMaxs[i] = 0;
 800a2cc:	79fb      	ldrb	r3, [r7, #7]
 800a2ce:	4a92      	ldr	r2, [pc, #584]	; (800a518 <Sensor_Calibration+0x25c>)
 800a2d0:	2100      	movs	r1, #0
 800a2d2:	54d1      	strb	r1, [r2, r3]
		blackMaxs[i] = 0;
 800a2d4:	79fb      	ldrb	r3, [r7, #7]
 800a2d6:	4a91      	ldr	r2, [pc, #580]	; (800a51c <Sensor_Calibration+0x260>)
 800a2d8:	2100      	movs	r1, #0
 800a2da:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a2dc:	79fb      	ldrb	r3, [r7, #7]
 800a2de:	3301      	adds	r3, #1
 800a2e0:	71fb      	strb	r3, [r7, #7]
 800a2e2:	79fb      	ldrb	r3, [r7, #7]
 800a2e4:	2b0f      	cmp	r3, #15
 800a2e6:	d9f1      	bls.n	800a2cc <Sensor_Calibration+0x10>
	}

	Sensor_Start();
 800a2e8:	f7ff ffb6 	bl	800a258 <Sensor_Start>

	// Get blackMax
	Custom_OLED_Clear();
 800a2ec:	f7fa ff9d 	bl	800522a <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800a2f0:	e06e      	b.n	800a3d0 <Sensor_Calibration+0x114>
		Custom_OLED_Printf("/0Black Max");
 800a2f2:	488b      	ldr	r0, [pc, #556]	; (800a520 <Sensor_Calibration+0x264>)
 800a2f4:	f7fb f87e 	bl	80053f4 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	71bb      	strb	r3, [r7, #6]
 800a2fc:	e011      	b.n	800a322 <Sensor_Calibration+0x66>
			if (blackMaxs[i] < (tmp = sensorRawVals[i])) {
 800a2fe:	79bb      	ldrb	r3, [r7, #6]
 800a300:	4a86      	ldr	r2, [pc, #536]	; (800a51c <Sensor_Calibration+0x260>)
 800a302:	5cd3      	ldrb	r3, [r2, r3]
 800a304:	b2db      	uxtb	r3, r3
 800a306:	79ba      	ldrb	r2, [r7, #6]
 800a308:	4986      	ldr	r1, [pc, #536]	; (800a524 <Sensor_Calibration+0x268>)
 800a30a:	5c8a      	ldrb	r2, [r1, r2]
 800a30c:	70fa      	strb	r2, [r7, #3]
 800a30e:	78fa      	ldrb	r2, [r7, #3]
 800a310:	429a      	cmp	r2, r3
 800a312:	d903      	bls.n	800a31c <Sensor_Calibration+0x60>
				blackMaxs[i] = tmp;
 800a314:	79bb      	ldrb	r3, [r7, #6]
 800a316:	4981      	ldr	r1, [pc, #516]	; (800a51c <Sensor_Calibration+0x260>)
 800a318:	78fa      	ldrb	r2, [r7, #3]
 800a31a:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a31c:	79bb      	ldrb	r3, [r7, #6]
 800a31e:	3301      	adds	r3, #1
 800a320:	71bb      	strb	r3, [r7, #6]
 800a322:	79bb      	ldrb	r3, [r7, #6]
 800a324:	2b0f      	cmp	r3, #15
 800a326:	d9ea      	bls.n	800a2fe <Sensor_Calibration+0x42>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 800a328:	4b7c      	ldr	r3, [pc, #496]	; (800a51c <Sensor_Calibration+0x260>)
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a32e:	461d      	mov	r5, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 800a330:	4b7a      	ldr	r3, [pc, #488]	; (800a51c <Sensor_Calibration+0x260>)
 800a332:	785b      	ldrb	r3, [r3, #1]
 800a334:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a336:	461e      	mov	r6, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 800a338:	4b78      	ldr	r3, [pc, #480]	; (800a51c <Sensor_Calibration+0x260>)
 800a33a:	789b      	ldrb	r3, [r3, #2]
 800a33c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a33e:	469c      	mov	ip, r3
			blackMaxs[0], blackMaxs[1], blackMaxs[2], blackMaxs[3], \
 800a340:	4b76      	ldr	r3, [pc, #472]	; (800a51c <Sensor_Calibration+0x260>)
 800a342:	78db      	ldrb	r3, [r3, #3]
 800a344:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a346:	461a      	mov	r2, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 800a348:	4b74      	ldr	r3, [pc, #464]	; (800a51c <Sensor_Calibration+0x260>)
 800a34a:	791b      	ldrb	r3, [r3, #4]
 800a34c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a34e:	4619      	mov	r1, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 800a350:	4b72      	ldr	r3, [pc, #456]	; (800a51c <Sensor_Calibration+0x260>)
 800a352:	795b      	ldrb	r3, [r3, #5]
 800a354:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a356:	4618      	mov	r0, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 800a358:	4b70      	ldr	r3, [pc, #448]	; (800a51c <Sensor_Calibration+0x260>)
 800a35a:	799b      	ldrb	r3, [r3, #6]
 800a35c:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a35e:	461c      	mov	r4, r3
			blackMaxs[4], blackMaxs[5], blackMaxs[6], blackMaxs[7]);
 800a360:	4b6e      	ldr	r3, [pc, #440]	; (800a51c <Sensor_Calibration+0x260>)
 800a362:	79db      	ldrb	r3, [r3, #7]
 800a364:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a366:	9304      	str	r3, [sp, #16]
 800a368:	9403      	str	r4, [sp, #12]
 800a36a:	9002      	str	r0, [sp, #8]
 800a36c:	9101      	str	r1, [sp, #4]
 800a36e:	9200      	str	r2, [sp, #0]
 800a370:	4663      	mov	r3, ip
 800a372:	4632      	mov	r2, r6
 800a374:	4629      	mov	r1, r5
 800a376:	486c      	ldr	r0, [pc, #432]	; (800a528 <Sensor_Calibration+0x26c>)
 800a378:	f7fb f83c 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 800a37c:	4b67      	ldr	r3, [pc, #412]	; (800a51c <Sensor_Calibration+0x260>)
 800a37e:	7a1b      	ldrb	r3, [r3, #8]
 800a380:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a382:	461d      	mov	r5, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 800a384:	4b65      	ldr	r3, [pc, #404]	; (800a51c <Sensor_Calibration+0x260>)
 800a386:	7a5b      	ldrb	r3, [r3, #9]
 800a388:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a38a:	461e      	mov	r6, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 800a38c:	4b63      	ldr	r3, [pc, #396]	; (800a51c <Sensor_Calibration+0x260>)
 800a38e:	7a9b      	ldrb	r3, [r3, #10]
 800a390:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a392:	469c      	mov	ip, r3
			blackMaxs[8], blackMaxs[9], blackMaxs[10], blackMaxs[11], \
 800a394:	4b61      	ldr	r3, [pc, #388]	; (800a51c <Sensor_Calibration+0x260>)
 800a396:	7adb      	ldrb	r3, [r3, #11]
 800a398:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a39a:	461a      	mov	r2, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 800a39c:	4b5f      	ldr	r3, [pc, #380]	; (800a51c <Sensor_Calibration+0x260>)
 800a39e:	7b1b      	ldrb	r3, [r3, #12]
 800a3a0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a3a2:	4619      	mov	r1, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 800a3a4:	4b5d      	ldr	r3, [pc, #372]	; (800a51c <Sensor_Calibration+0x260>)
 800a3a6:	7b5b      	ldrb	r3, [r3, #13]
 800a3a8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a3aa:	4618      	mov	r0, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 800a3ac:	4b5b      	ldr	r3, [pc, #364]	; (800a51c <Sensor_Calibration+0x260>)
 800a3ae:	7b9b      	ldrb	r3, [r3, #14]
 800a3b0:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a3b2:	461c      	mov	r4, r3
			blackMaxs[12], blackMaxs[13], blackMaxs[14], blackMaxs[15]);
 800a3b4:	4b59      	ldr	r3, [pc, #356]	; (800a51c <Sensor_Calibration+0x260>)
 800a3b6:	7bdb      	ldrb	r3, [r3, #15]
 800a3b8:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a3ba:	9304      	str	r3, [sp, #16]
 800a3bc:	9403      	str	r4, [sp, #12]
 800a3be:	9002      	str	r0, [sp, #8]
 800a3c0:	9101      	str	r1, [sp, #4]
 800a3c2:	9200      	str	r2, [sp, #0]
 800a3c4:	4663      	mov	r3, ip
 800a3c6:	4632      	mov	r2, r6
 800a3c8:	4629      	mov	r1, r5
 800a3ca:	4858      	ldr	r0, [pc, #352]	; (800a52c <Sensor_Calibration+0x270>)
 800a3cc:	f7fb f812 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800a3d0:	f7fb fb40 	bl	8005a54 <Custom_Switch_Read>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b04      	cmp	r3, #4
 800a3d8:	d18b      	bne.n	800a2f2 <Sensor_Calibration+0x36>
	}

	// Get whiteMax
	Custom_OLED_Clear();
 800a3da:	f7fa ff26 	bl	800522a <Custom_OLED_Clear>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800a3de:	e06e      	b.n	800a4be <Sensor_Calibration+0x202>
		Custom_OLED_Printf("/0White Max");
 800a3e0:	4853      	ldr	r0, [pc, #332]	; (800a530 <Sensor_Calibration+0x274>)
 800a3e2:	f7fb f807 	bl	80053f4 <Custom_OLED_Printf>

		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a3e6:	2300      	movs	r3, #0
 800a3e8:	717b      	strb	r3, [r7, #5]
 800a3ea:	e011      	b.n	800a410 <Sensor_Calibration+0x154>
			if (whiteMaxs[i] < (tmp = sensorRawVals[i])) {
 800a3ec:	797b      	ldrb	r3, [r7, #5]
 800a3ee:	4a4a      	ldr	r2, [pc, #296]	; (800a518 <Sensor_Calibration+0x25c>)
 800a3f0:	5cd3      	ldrb	r3, [r2, r3]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	797a      	ldrb	r2, [r7, #5]
 800a3f6:	494b      	ldr	r1, [pc, #300]	; (800a524 <Sensor_Calibration+0x268>)
 800a3f8:	5c8a      	ldrb	r2, [r1, r2]
 800a3fa:	70fa      	strb	r2, [r7, #3]
 800a3fc:	78fa      	ldrb	r2, [r7, #3]
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d903      	bls.n	800a40a <Sensor_Calibration+0x14e>
				whiteMaxs[i] = tmp;
 800a402:	797b      	ldrb	r3, [r7, #5]
 800a404:	4944      	ldr	r1, [pc, #272]	; (800a518 <Sensor_Calibration+0x25c>)
 800a406:	78fa      	ldrb	r2, [r7, #3]
 800a408:	54ca      	strb	r2, [r1, r3]
		for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a40a:	797b      	ldrb	r3, [r7, #5]
 800a40c:	3301      	adds	r3, #1
 800a40e:	717b      	strb	r3, [r7, #5]
 800a410:	797b      	ldrb	r3, [r7, #5]
 800a412:	2b0f      	cmp	r3, #15
 800a414:	d9ea      	bls.n	800a3ec <Sensor_Calibration+0x130>
			}
		}
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800a416:	4b40      	ldr	r3, [pc, #256]	; (800a518 <Sensor_Calibration+0x25c>)
 800a418:	781b      	ldrb	r3, [r3, #0]
 800a41a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a41c:	461d      	mov	r5, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800a41e:	4b3e      	ldr	r3, [pc, #248]	; (800a518 <Sensor_Calibration+0x25c>)
 800a420:	785b      	ldrb	r3, [r3, #1]
 800a422:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a424:	461e      	mov	r6, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800a426:	4b3c      	ldr	r3, [pc, #240]	; (800a518 <Sensor_Calibration+0x25c>)
 800a428:	789b      	ldrb	r3, [r3, #2]
 800a42a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a42c:	469c      	mov	ip, r3
			whiteMaxs[0], whiteMaxs[1], whiteMaxs[2], whiteMaxs[3], \
 800a42e:	4b3a      	ldr	r3, [pc, #232]	; (800a518 <Sensor_Calibration+0x25c>)
 800a430:	78db      	ldrb	r3, [r3, #3]
 800a432:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a434:	461a      	mov	r2, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800a436:	4b38      	ldr	r3, [pc, #224]	; (800a518 <Sensor_Calibration+0x25c>)
 800a438:	791b      	ldrb	r3, [r3, #4]
 800a43a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a43c:	4619      	mov	r1, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800a43e:	4b36      	ldr	r3, [pc, #216]	; (800a518 <Sensor_Calibration+0x25c>)
 800a440:	795b      	ldrb	r3, [r3, #5]
 800a442:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a444:	4618      	mov	r0, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800a446:	4b34      	ldr	r3, [pc, #208]	; (800a518 <Sensor_Calibration+0x25c>)
 800a448:	799b      	ldrb	r3, [r3, #6]
 800a44a:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a44c:	461c      	mov	r4, r3
			whiteMaxs[4], whiteMaxs[5], whiteMaxs[6], whiteMaxs[7]);
 800a44e:	4b32      	ldr	r3, [pc, #200]	; (800a518 <Sensor_Calibration+0x25c>)
 800a450:	79db      	ldrb	r3, [r3, #7]
 800a452:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/1%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a454:	9304      	str	r3, [sp, #16]
 800a456:	9403      	str	r4, [sp, #12]
 800a458:	9002      	str	r0, [sp, #8]
 800a45a:	9101      	str	r1, [sp, #4]
 800a45c:	9200      	str	r2, [sp, #0]
 800a45e:	4663      	mov	r3, ip
 800a460:	4632      	mov	r2, r6
 800a462:	4629      	mov	r1, r5
 800a464:	4830      	ldr	r0, [pc, #192]	; (800a528 <Sensor_Calibration+0x26c>)
 800a466:	f7fa ffc5 	bl	80053f4 <Custom_OLED_Printf>

		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 800a46a:	4b2b      	ldr	r3, [pc, #172]	; (800a518 <Sensor_Calibration+0x25c>)
 800a46c:	7a1b      	ldrb	r3, [r3, #8]
 800a46e:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a470:	461d      	mov	r5, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 800a472:	4b29      	ldr	r3, [pc, #164]	; (800a518 <Sensor_Calibration+0x25c>)
 800a474:	7a5b      	ldrb	r3, [r3, #9]
 800a476:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a478:	461e      	mov	r6, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 800a47a:	4b27      	ldr	r3, [pc, #156]	; (800a518 <Sensor_Calibration+0x25c>)
 800a47c:	7a9b      	ldrb	r3, [r3, #10]
 800a47e:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a480:	469c      	mov	ip, r3
			whiteMaxs[8], whiteMaxs[9], whiteMaxs[10], whiteMaxs[11], \
 800a482:	4b25      	ldr	r3, [pc, #148]	; (800a518 <Sensor_Calibration+0x25c>)
 800a484:	7adb      	ldrb	r3, [r3, #11]
 800a486:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a488:	461a      	mov	r2, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 800a48a:	4b23      	ldr	r3, [pc, #140]	; (800a518 <Sensor_Calibration+0x25c>)
 800a48c:	7b1b      	ldrb	r3, [r3, #12]
 800a48e:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a490:	4619      	mov	r1, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 800a492:	4b21      	ldr	r3, [pc, #132]	; (800a518 <Sensor_Calibration+0x25c>)
 800a494:	7b5b      	ldrb	r3, [r3, #13]
 800a496:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a498:	4618      	mov	r0, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 800a49a:	4b1f      	ldr	r3, [pc, #124]	; (800a518 <Sensor_Calibration+0x25c>)
 800a49c:	7b9b      	ldrb	r3, [r3, #14]
 800a49e:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a4a0:	461c      	mov	r4, r3
			whiteMaxs[12], whiteMaxs[13], whiteMaxs[14], whiteMaxs[15]);
 800a4a2:	4b1d      	ldr	r3, [pc, #116]	; (800a518 <Sensor_Calibration+0x25c>)
 800a4a4:	7bdb      	ldrb	r3, [r3, #15]
 800a4a6:	b2db      	uxtb	r3, r3
		Custom_OLED_Printf("/3%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w%2x/r%2x/w", \
 800a4a8:	9304      	str	r3, [sp, #16]
 800a4aa:	9403      	str	r4, [sp, #12]
 800a4ac:	9002      	str	r0, [sp, #8]
 800a4ae:	9101      	str	r1, [sp, #4]
 800a4b0:	9200      	str	r2, [sp, #0]
 800a4b2:	4663      	mov	r3, ip
 800a4b4:	4632      	mov	r2, r6
 800a4b6:	4629      	mov	r1, r5
 800a4b8:	481c      	ldr	r0, [pc, #112]	; (800a52c <Sensor_Calibration+0x270>)
 800a4ba:	f7fa ff9b 	bl	80053f4 <Custom_OLED_Printf>
	while (CUSTOM_SW_3 != Custom_Switch_Read()) {
 800a4be:	f7fb fac9 	bl	8005a54 <Custom_Switch_Read>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	2b04      	cmp	r3, #4
 800a4c6:	d18b      	bne.n	800a3e0 <Sensor_Calibration+0x124>
	}

	// Calculate ADC coefficients
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	713b      	strb	r3, [r7, #4]
 800a4cc:	e019      	b.n	800a502 <Sensor_Calibration+0x246>
		normalizeCoef[i] = whiteMaxs[i] - blackMaxs[i];
 800a4ce:	793b      	ldrb	r3, [r7, #4]
 800a4d0:	4a11      	ldr	r2, [pc, #68]	; (800a518 <Sensor_Calibration+0x25c>)
 800a4d2:	5cd3      	ldrb	r3, [r2, r3]
 800a4d4:	b2d9      	uxtb	r1, r3
 800a4d6:	793b      	ldrb	r3, [r7, #4]
 800a4d8:	4a10      	ldr	r2, [pc, #64]	; (800a51c <Sensor_Calibration+0x260>)
 800a4da:	5cd3      	ldrb	r3, [r2, r3]
 800a4dc:	b2da      	uxtb	r2, r3
 800a4de:	793b      	ldrb	r3, [r7, #4]
 800a4e0:	1a8a      	subs	r2, r1, r2
 800a4e2:	b2d1      	uxtb	r1, r2
 800a4e4:	4a13      	ldr	r2, [pc, #76]	; (800a534 <Sensor_Calibration+0x278>)
 800a4e6:	54d1      	strb	r1, [r2, r3]
		if (normalizeCoef[i] == 0) {
 800a4e8:	793b      	ldrb	r3, [r7, #4]
 800a4ea:	4a12      	ldr	r2, [pc, #72]	; (800a534 <Sensor_Calibration+0x278>)
 800a4ec:	5cd3      	ldrb	r3, [r2, r3]
 800a4ee:	b2db      	uxtb	r3, r3
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d103      	bne.n	800a4fc <Sensor_Calibration+0x240>
			normalizeCoef[i] = 1;
 800a4f4:	793b      	ldrb	r3, [r7, #4]
 800a4f6:	4a0f      	ldr	r2, [pc, #60]	; (800a534 <Sensor_Calibration+0x278>)
 800a4f8:	2101      	movs	r1, #1
 800a4fa:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < IR_SENSOR_LEN; i++) {
 800a4fc:	793b      	ldrb	r3, [r7, #4]
 800a4fe:	3301      	adds	r3, #1
 800a500:	713b      	strb	r3, [r7, #4]
 800a502:	793b      	ldrb	r3, [r7, #4]
 800a504:	2b0f      	cmp	r3, #15
 800a506:	d9e2      	bls.n	800a4ce <Sensor_Calibration+0x212>
		}
	}

	Custom_OLED_Clear();
 800a508:	f7fa fe8f 	bl	800522a <Custom_OLED_Clear>
	Sensor_Stop();
 800a50c:	f7ff febc 	bl	800a288 <Sensor_Stop>
}
 800a510:	bf00      	nop
 800a512:	370c      	adds	r7, #12
 800a514:	46bd      	mov	sp, r7
 800a516:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a518:	2000005c 	.word	0x2000005c
 800a51c:	2000006c 	.word	0x2000006c
 800a520:	0800dac4 	.word	0x0800dac4
 800a524:	200034d0 	.word	0x200034d0
 800a528:	0800dad0 	.word	0x0800dad0
 800a52c:	0800dafc 	.word	0x0800dafc
 800a530:	0800db28 	.word	0x0800db28
 800a534:	200034f0 	.word	0x200034f0

0800a538 <__cvt>:
 800a538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a53c:	ec55 4b10 	vmov	r4, r5, d0
 800a540:	2d00      	cmp	r5, #0
 800a542:	460e      	mov	r6, r1
 800a544:	4619      	mov	r1, r3
 800a546:	462b      	mov	r3, r5
 800a548:	bfbb      	ittet	lt
 800a54a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a54e:	461d      	movlt	r5, r3
 800a550:	2300      	movge	r3, #0
 800a552:	232d      	movlt	r3, #45	; 0x2d
 800a554:	700b      	strb	r3, [r1, #0]
 800a556:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a558:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a55c:	4691      	mov	r9, r2
 800a55e:	f023 0820 	bic.w	r8, r3, #32
 800a562:	bfbc      	itt	lt
 800a564:	4622      	movlt	r2, r4
 800a566:	4614      	movlt	r4, r2
 800a568:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a56c:	d005      	beq.n	800a57a <__cvt+0x42>
 800a56e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a572:	d100      	bne.n	800a576 <__cvt+0x3e>
 800a574:	3601      	adds	r6, #1
 800a576:	2102      	movs	r1, #2
 800a578:	e000      	b.n	800a57c <__cvt+0x44>
 800a57a:	2103      	movs	r1, #3
 800a57c:	ab03      	add	r3, sp, #12
 800a57e:	9301      	str	r3, [sp, #4]
 800a580:	ab02      	add	r3, sp, #8
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	ec45 4b10 	vmov	d0, r4, r5
 800a588:	4653      	mov	r3, sl
 800a58a:	4632      	mov	r2, r6
 800a58c:	f000 fdec 	bl	800b168 <_dtoa_r>
 800a590:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a594:	4607      	mov	r7, r0
 800a596:	d102      	bne.n	800a59e <__cvt+0x66>
 800a598:	f019 0f01 	tst.w	r9, #1
 800a59c:	d022      	beq.n	800a5e4 <__cvt+0xac>
 800a59e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a5a2:	eb07 0906 	add.w	r9, r7, r6
 800a5a6:	d110      	bne.n	800a5ca <__cvt+0x92>
 800a5a8:	783b      	ldrb	r3, [r7, #0]
 800a5aa:	2b30      	cmp	r3, #48	; 0x30
 800a5ac:	d10a      	bne.n	800a5c4 <__cvt+0x8c>
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	f7f6 fa8f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5ba:	b918      	cbnz	r0, 800a5c4 <__cvt+0x8c>
 800a5bc:	f1c6 0601 	rsb	r6, r6, #1
 800a5c0:	f8ca 6000 	str.w	r6, [sl]
 800a5c4:	f8da 3000 	ldr.w	r3, [sl]
 800a5c8:	4499      	add	r9, r3
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	4629      	mov	r1, r5
 800a5d2:	f7f6 fa81 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5d6:	b108      	cbz	r0, 800a5dc <__cvt+0xa4>
 800a5d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5dc:	2230      	movs	r2, #48	; 0x30
 800a5de:	9b03      	ldr	r3, [sp, #12]
 800a5e0:	454b      	cmp	r3, r9
 800a5e2:	d307      	bcc.n	800a5f4 <__cvt+0xbc>
 800a5e4:	9b03      	ldr	r3, [sp, #12]
 800a5e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a5e8:	1bdb      	subs	r3, r3, r7
 800a5ea:	4638      	mov	r0, r7
 800a5ec:	6013      	str	r3, [r2, #0]
 800a5ee:	b004      	add	sp, #16
 800a5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5f4:	1c59      	adds	r1, r3, #1
 800a5f6:	9103      	str	r1, [sp, #12]
 800a5f8:	701a      	strb	r2, [r3, #0]
 800a5fa:	e7f0      	b.n	800a5de <__cvt+0xa6>

0800a5fc <__exponent>:
 800a5fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5fe:	4603      	mov	r3, r0
 800a600:	2900      	cmp	r1, #0
 800a602:	bfb8      	it	lt
 800a604:	4249      	neglt	r1, r1
 800a606:	f803 2b02 	strb.w	r2, [r3], #2
 800a60a:	bfb4      	ite	lt
 800a60c:	222d      	movlt	r2, #45	; 0x2d
 800a60e:	222b      	movge	r2, #43	; 0x2b
 800a610:	2909      	cmp	r1, #9
 800a612:	7042      	strb	r2, [r0, #1]
 800a614:	dd2a      	ble.n	800a66c <__exponent+0x70>
 800a616:	f10d 0207 	add.w	r2, sp, #7
 800a61a:	4617      	mov	r7, r2
 800a61c:	260a      	movs	r6, #10
 800a61e:	4694      	mov	ip, r2
 800a620:	fb91 f5f6 	sdiv	r5, r1, r6
 800a624:	fb06 1415 	mls	r4, r6, r5, r1
 800a628:	3430      	adds	r4, #48	; 0x30
 800a62a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a62e:	460c      	mov	r4, r1
 800a630:	2c63      	cmp	r4, #99	; 0x63
 800a632:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800a636:	4629      	mov	r1, r5
 800a638:	dcf1      	bgt.n	800a61e <__exponent+0x22>
 800a63a:	3130      	adds	r1, #48	; 0x30
 800a63c:	f1ac 0402 	sub.w	r4, ip, #2
 800a640:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a644:	1c41      	adds	r1, r0, #1
 800a646:	4622      	mov	r2, r4
 800a648:	42ba      	cmp	r2, r7
 800a64a:	d30a      	bcc.n	800a662 <__exponent+0x66>
 800a64c:	f10d 0209 	add.w	r2, sp, #9
 800a650:	eba2 020c 	sub.w	r2, r2, ip
 800a654:	42bc      	cmp	r4, r7
 800a656:	bf88      	it	hi
 800a658:	2200      	movhi	r2, #0
 800a65a:	4413      	add	r3, r2
 800a65c:	1a18      	subs	r0, r3, r0
 800a65e:	b003      	add	sp, #12
 800a660:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a662:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a666:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a66a:	e7ed      	b.n	800a648 <__exponent+0x4c>
 800a66c:	2330      	movs	r3, #48	; 0x30
 800a66e:	3130      	adds	r1, #48	; 0x30
 800a670:	7083      	strb	r3, [r0, #2]
 800a672:	70c1      	strb	r1, [r0, #3]
 800a674:	1d03      	adds	r3, r0, #4
 800a676:	e7f1      	b.n	800a65c <__exponent+0x60>

0800a678 <_printf_float>:
 800a678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a67c:	ed2d 8b02 	vpush	{d8}
 800a680:	b08d      	sub	sp, #52	; 0x34
 800a682:	460c      	mov	r4, r1
 800a684:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a688:	4616      	mov	r6, r2
 800a68a:	461f      	mov	r7, r3
 800a68c:	4605      	mov	r5, r0
 800a68e:	f000 fca3 	bl	800afd8 <_localeconv_r>
 800a692:	f8d0 a000 	ldr.w	sl, [r0]
 800a696:	4650      	mov	r0, sl
 800a698:	f7f5 fdf2 	bl	8000280 <strlen>
 800a69c:	2300      	movs	r3, #0
 800a69e:	930a      	str	r3, [sp, #40]	; 0x28
 800a6a0:	6823      	ldr	r3, [r4, #0]
 800a6a2:	9305      	str	r3, [sp, #20]
 800a6a4:	f8d8 3000 	ldr.w	r3, [r8]
 800a6a8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a6ac:	3307      	adds	r3, #7
 800a6ae:	f023 0307 	bic.w	r3, r3, #7
 800a6b2:	f103 0208 	add.w	r2, r3, #8
 800a6b6:	f8c8 2000 	str.w	r2, [r8]
 800a6ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a6c2:	9307      	str	r3, [sp, #28]
 800a6c4:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6c8:	ee08 0a10 	vmov	s16, r0
 800a6cc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a6d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6d4:	4b9e      	ldr	r3, [pc, #632]	; (800a950 <_printf_float+0x2d8>)
 800a6d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a6da:	f7f6 fa2f 	bl	8000b3c <__aeabi_dcmpun>
 800a6de:	bb88      	cbnz	r0, 800a744 <_printf_float+0xcc>
 800a6e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6e4:	4b9a      	ldr	r3, [pc, #616]	; (800a950 <_printf_float+0x2d8>)
 800a6e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a6ea:	f7f6 fa09 	bl	8000b00 <__aeabi_dcmple>
 800a6ee:	bb48      	cbnz	r0, 800a744 <_printf_float+0xcc>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	4640      	mov	r0, r8
 800a6f6:	4649      	mov	r1, r9
 800a6f8:	f7f6 f9f8 	bl	8000aec <__aeabi_dcmplt>
 800a6fc:	b110      	cbz	r0, 800a704 <_printf_float+0x8c>
 800a6fe:	232d      	movs	r3, #45	; 0x2d
 800a700:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a704:	4a93      	ldr	r2, [pc, #588]	; (800a954 <_printf_float+0x2dc>)
 800a706:	4b94      	ldr	r3, [pc, #592]	; (800a958 <_printf_float+0x2e0>)
 800a708:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a70c:	bf94      	ite	ls
 800a70e:	4690      	movls	r8, r2
 800a710:	4698      	movhi	r8, r3
 800a712:	2303      	movs	r3, #3
 800a714:	6123      	str	r3, [r4, #16]
 800a716:	9b05      	ldr	r3, [sp, #20]
 800a718:	f023 0304 	bic.w	r3, r3, #4
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	f04f 0900 	mov.w	r9, #0
 800a722:	9700      	str	r7, [sp, #0]
 800a724:	4633      	mov	r3, r6
 800a726:	aa0b      	add	r2, sp, #44	; 0x2c
 800a728:	4621      	mov	r1, r4
 800a72a:	4628      	mov	r0, r5
 800a72c:	f000 f9da 	bl	800aae4 <_printf_common>
 800a730:	3001      	adds	r0, #1
 800a732:	f040 8090 	bne.w	800a856 <_printf_float+0x1de>
 800a736:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a73a:	b00d      	add	sp, #52	; 0x34
 800a73c:	ecbd 8b02 	vpop	{d8}
 800a740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a744:	4642      	mov	r2, r8
 800a746:	464b      	mov	r3, r9
 800a748:	4640      	mov	r0, r8
 800a74a:	4649      	mov	r1, r9
 800a74c:	f7f6 f9f6 	bl	8000b3c <__aeabi_dcmpun>
 800a750:	b140      	cbz	r0, 800a764 <_printf_float+0xec>
 800a752:	464b      	mov	r3, r9
 800a754:	2b00      	cmp	r3, #0
 800a756:	bfbc      	itt	lt
 800a758:	232d      	movlt	r3, #45	; 0x2d
 800a75a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a75e:	4a7f      	ldr	r2, [pc, #508]	; (800a95c <_printf_float+0x2e4>)
 800a760:	4b7f      	ldr	r3, [pc, #508]	; (800a960 <_printf_float+0x2e8>)
 800a762:	e7d1      	b.n	800a708 <_printf_float+0x90>
 800a764:	6863      	ldr	r3, [r4, #4]
 800a766:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a76a:	9206      	str	r2, [sp, #24]
 800a76c:	1c5a      	adds	r2, r3, #1
 800a76e:	d13f      	bne.n	800a7f0 <_printf_float+0x178>
 800a770:	2306      	movs	r3, #6
 800a772:	6063      	str	r3, [r4, #4]
 800a774:	9b05      	ldr	r3, [sp, #20]
 800a776:	6861      	ldr	r1, [r4, #4]
 800a778:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a77c:	2300      	movs	r3, #0
 800a77e:	9303      	str	r3, [sp, #12]
 800a780:	ab0a      	add	r3, sp, #40	; 0x28
 800a782:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a786:	ab09      	add	r3, sp, #36	; 0x24
 800a788:	ec49 8b10 	vmov	d0, r8, r9
 800a78c:	9300      	str	r3, [sp, #0]
 800a78e:	6022      	str	r2, [r4, #0]
 800a790:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a794:	4628      	mov	r0, r5
 800a796:	f7ff fecf 	bl	800a538 <__cvt>
 800a79a:	9b06      	ldr	r3, [sp, #24]
 800a79c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a79e:	2b47      	cmp	r3, #71	; 0x47
 800a7a0:	4680      	mov	r8, r0
 800a7a2:	d108      	bne.n	800a7b6 <_printf_float+0x13e>
 800a7a4:	1cc8      	adds	r0, r1, #3
 800a7a6:	db02      	blt.n	800a7ae <_printf_float+0x136>
 800a7a8:	6863      	ldr	r3, [r4, #4]
 800a7aa:	4299      	cmp	r1, r3
 800a7ac:	dd41      	ble.n	800a832 <_printf_float+0x1ba>
 800a7ae:	f1ab 0302 	sub.w	r3, fp, #2
 800a7b2:	fa5f fb83 	uxtb.w	fp, r3
 800a7b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7ba:	d820      	bhi.n	800a7fe <_printf_float+0x186>
 800a7bc:	3901      	subs	r1, #1
 800a7be:	465a      	mov	r2, fp
 800a7c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a7c4:	9109      	str	r1, [sp, #36]	; 0x24
 800a7c6:	f7ff ff19 	bl	800a5fc <__exponent>
 800a7ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7cc:	1813      	adds	r3, r2, r0
 800a7ce:	2a01      	cmp	r2, #1
 800a7d0:	4681      	mov	r9, r0
 800a7d2:	6123      	str	r3, [r4, #16]
 800a7d4:	dc02      	bgt.n	800a7dc <_printf_float+0x164>
 800a7d6:	6822      	ldr	r2, [r4, #0]
 800a7d8:	07d2      	lsls	r2, r2, #31
 800a7da:	d501      	bpl.n	800a7e0 <_printf_float+0x168>
 800a7dc:	3301      	adds	r3, #1
 800a7de:	6123      	str	r3, [r4, #16]
 800a7e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d09c      	beq.n	800a722 <_printf_float+0xaa>
 800a7e8:	232d      	movs	r3, #45	; 0x2d
 800a7ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7ee:	e798      	b.n	800a722 <_printf_float+0xaa>
 800a7f0:	9a06      	ldr	r2, [sp, #24]
 800a7f2:	2a47      	cmp	r2, #71	; 0x47
 800a7f4:	d1be      	bne.n	800a774 <_printf_float+0xfc>
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d1bc      	bne.n	800a774 <_printf_float+0xfc>
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e7b9      	b.n	800a772 <_printf_float+0xfa>
 800a7fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a802:	d118      	bne.n	800a836 <_printf_float+0x1be>
 800a804:	2900      	cmp	r1, #0
 800a806:	6863      	ldr	r3, [r4, #4]
 800a808:	dd0b      	ble.n	800a822 <_printf_float+0x1aa>
 800a80a:	6121      	str	r1, [r4, #16]
 800a80c:	b913      	cbnz	r3, 800a814 <_printf_float+0x19c>
 800a80e:	6822      	ldr	r2, [r4, #0]
 800a810:	07d0      	lsls	r0, r2, #31
 800a812:	d502      	bpl.n	800a81a <_printf_float+0x1a2>
 800a814:	3301      	adds	r3, #1
 800a816:	440b      	add	r3, r1
 800a818:	6123      	str	r3, [r4, #16]
 800a81a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a81c:	f04f 0900 	mov.w	r9, #0
 800a820:	e7de      	b.n	800a7e0 <_printf_float+0x168>
 800a822:	b913      	cbnz	r3, 800a82a <_printf_float+0x1b2>
 800a824:	6822      	ldr	r2, [r4, #0]
 800a826:	07d2      	lsls	r2, r2, #31
 800a828:	d501      	bpl.n	800a82e <_printf_float+0x1b6>
 800a82a:	3302      	adds	r3, #2
 800a82c:	e7f4      	b.n	800a818 <_printf_float+0x1a0>
 800a82e:	2301      	movs	r3, #1
 800a830:	e7f2      	b.n	800a818 <_printf_float+0x1a0>
 800a832:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a838:	4299      	cmp	r1, r3
 800a83a:	db05      	blt.n	800a848 <_printf_float+0x1d0>
 800a83c:	6823      	ldr	r3, [r4, #0]
 800a83e:	6121      	str	r1, [r4, #16]
 800a840:	07d8      	lsls	r0, r3, #31
 800a842:	d5ea      	bpl.n	800a81a <_printf_float+0x1a2>
 800a844:	1c4b      	adds	r3, r1, #1
 800a846:	e7e7      	b.n	800a818 <_printf_float+0x1a0>
 800a848:	2900      	cmp	r1, #0
 800a84a:	bfd4      	ite	le
 800a84c:	f1c1 0202 	rsble	r2, r1, #2
 800a850:	2201      	movgt	r2, #1
 800a852:	4413      	add	r3, r2
 800a854:	e7e0      	b.n	800a818 <_printf_float+0x1a0>
 800a856:	6823      	ldr	r3, [r4, #0]
 800a858:	055a      	lsls	r2, r3, #21
 800a85a:	d407      	bmi.n	800a86c <_printf_float+0x1f4>
 800a85c:	6923      	ldr	r3, [r4, #16]
 800a85e:	4642      	mov	r2, r8
 800a860:	4631      	mov	r1, r6
 800a862:	4628      	mov	r0, r5
 800a864:	47b8      	blx	r7
 800a866:	3001      	adds	r0, #1
 800a868:	d12c      	bne.n	800a8c4 <_printf_float+0x24c>
 800a86a:	e764      	b.n	800a736 <_printf_float+0xbe>
 800a86c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a870:	f240 80e0 	bls.w	800aa34 <_printf_float+0x3bc>
 800a874:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a878:	2200      	movs	r2, #0
 800a87a:	2300      	movs	r3, #0
 800a87c:	f7f6 f92c 	bl	8000ad8 <__aeabi_dcmpeq>
 800a880:	2800      	cmp	r0, #0
 800a882:	d034      	beq.n	800a8ee <_printf_float+0x276>
 800a884:	4a37      	ldr	r2, [pc, #220]	; (800a964 <_printf_float+0x2ec>)
 800a886:	2301      	movs	r3, #1
 800a888:	4631      	mov	r1, r6
 800a88a:	4628      	mov	r0, r5
 800a88c:	47b8      	blx	r7
 800a88e:	3001      	adds	r0, #1
 800a890:	f43f af51 	beq.w	800a736 <_printf_float+0xbe>
 800a894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a898:	429a      	cmp	r2, r3
 800a89a:	db02      	blt.n	800a8a2 <_printf_float+0x22a>
 800a89c:	6823      	ldr	r3, [r4, #0]
 800a89e:	07d8      	lsls	r0, r3, #31
 800a8a0:	d510      	bpl.n	800a8c4 <_printf_float+0x24c>
 800a8a2:	ee18 3a10 	vmov	r3, s16
 800a8a6:	4652      	mov	r2, sl
 800a8a8:	4631      	mov	r1, r6
 800a8aa:	4628      	mov	r0, r5
 800a8ac:	47b8      	blx	r7
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	f43f af41 	beq.w	800a736 <_printf_float+0xbe>
 800a8b4:	f04f 0800 	mov.w	r8, #0
 800a8b8:	f104 091a 	add.w	r9, r4, #26
 800a8bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8be:	3b01      	subs	r3, #1
 800a8c0:	4543      	cmp	r3, r8
 800a8c2:	dc09      	bgt.n	800a8d8 <_printf_float+0x260>
 800a8c4:	6823      	ldr	r3, [r4, #0]
 800a8c6:	079b      	lsls	r3, r3, #30
 800a8c8:	f100 8107 	bmi.w	800aada <_printf_float+0x462>
 800a8cc:	68e0      	ldr	r0, [r4, #12]
 800a8ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a8d0:	4298      	cmp	r0, r3
 800a8d2:	bfb8      	it	lt
 800a8d4:	4618      	movlt	r0, r3
 800a8d6:	e730      	b.n	800a73a <_printf_float+0xc2>
 800a8d8:	2301      	movs	r3, #1
 800a8da:	464a      	mov	r2, r9
 800a8dc:	4631      	mov	r1, r6
 800a8de:	4628      	mov	r0, r5
 800a8e0:	47b8      	blx	r7
 800a8e2:	3001      	adds	r0, #1
 800a8e4:	f43f af27 	beq.w	800a736 <_printf_float+0xbe>
 800a8e8:	f108 0801 	add.w	r8, r8, #1
 800a8ec:	e7e6      	b.n	800a8bc <_printf_float+0x244>
 800a8ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	dc39      	bgt.n	800a968 <_printf_float+0x2f0>
 800a8f4:	4a1b      	ldr	r2, [pc, #108]	; (800a964 <_printf_float+0x2ec>)
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	47b8      	blx	r7
 800a8fe:	3001      	adds	r0, #1
 800a900:	f43f af19 	beq.w	800a736 <_printf_float+0xbe>
 800a904:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a908:	4313      	orrs	r3, r2
 800a90a:	d102      	bne.n	800a912 <_printf_float+0x29a>
 800a90c:	6823      	ldr	r3, [r4, #0]
 800a90e:	07d9      	lsls	r1, r3, #31
 800a910:	d5d8      	bpl.n	800a8c4 <_printf_float+0x24c>
 800a912:	ee18 3a10 	vmov	r3, s16
 800a916:	4652      	mov	r2, sl
 800a918:	4631      	mov	r1, r6
 800a91a:	4628      	mov	r0, r5
 800a91c:	47b8      	blx	r7
 800a91e:	3001      	adds	r0, #1
 800a920:	f43f af09 	beq.w	800a736 <_printf_float+0xbe>
 800a924:	f04f 0900 	mov.w	r9, #0
 800a928:	f104 0a1a 	add.w	sl, r4, #26
 800a92c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a92e:	425b      	negs	r3, r3
 800a930:	454b      	cmp	r3, r9
 800a932:	dc01      	bgt.n	800a938 <_printf_float+0x2c0>
 800a934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a936:	e792      	b.n	800a85e <_printf_float+0x1e6>
 800a938:	2301      	movs	r3, #1
 800a93a:	4652      	mov	r2, sl
 800a93c:	4631      	mov	r1, r6
 800a93e:	4628      	mov	r0, r5
 800a940:	47b8      	blx	r7
 800a942:	3001      	adds	r0, #1
 800a944:	f43f aef7 	beq.w	800a736 <_printf_float+0xbe>
 800a948:	f109 0901 	add.w	r9, r9, #1
 800a94c:	e7ee      	b.n	800a92c <_printf_float+0x2b4>
 800a94e:	bf00      	nop
 800a950:	7fefffff 	.word	0x7fefffff
 800a954:	0800ddec 	.word	0x0800ddec
 800a958:	0800ddf0 	.word	0x0800ddf0
 800a95c:	0800ddf4 	.word	0x0800ddf4
 800a960:	0800ddf8 	.word	0x0800ddf8
 800a964:	0800ddfc 	.word	0x0800ddfc
 800a968:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a96a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a96c:	429a      	cmp	r2, r3
 800a96e:	bfa8      	it	ge
 800a970:	461a      	movge	r2, r3
 800a972:	2a00      	cmp	r2, #0
 800a974:	4691      	mov	r9, r2
 800a976:	dc37      	bgt.n	800a9e8 <_printf_float+0x370>
 800a978:	f04f 0b00 	mov.w	fp, #0
 800a97c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a980:	f104 021a 	add.w	r2, r4, #26
 800a984:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a986:	9305      	str	r3, [sp, #20]
 800a988:	eba3 0309 	sub.w	r3, r3, r9
 800a98c:	455b      	cmp	r3, fp
 800a98e:	dc33      	bgt.n	800a9f8 <_printf_float+0x380>
 800a990:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a994:	429a      	cmp	r2, r3
 800a996:	db3b      	blt.n	800aa10 <_printf_float+0x398>
 800a998:	6823      	ldr	r3, [r4, #0]
 800a99a:	07da      	lsls	r2, r3, #31
 800a99c:	d438      	bmi.n	800aa10 <_printf_float+0x398>
 800a99e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a9a2:	eba2 0903 	sub.w	r9, r2, r3
 800a9a6:	9b05      	ldr	r3, [sp, #20]
 800a9a8:	1ad2      	subs	r2, r2, r3
 800a9aa:	4591      	cmp	r9, r2
 800a9ac:	bfa8      	it	ge
 800a9ae:	4691      	movge	r9, r2
 800a9b0:	f1b9 0f00 	cmp.w	r9, #0
 800a9b4:	dc35      	bgt.n	800aa22 <_printf_float+0x3aa>
 800a9b6:	f04f 0800 	mov.w	r8, #0
 800a9ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9be:	f104 0a1a 	add.w	sl, r4, #26
 800a9c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a9c6:	1a9b      	subs	r3, r3, r2
 800a9c8:	eba3 0309 	sub.w	r3, r3, r9
 800a9cc:	4543      	cmp	r3, r8
 800a9ce:	f77f af79 	ble.w	800a8c4 <_printf_float+0x24c>
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	4652      	mov	r2, sl
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	4628      	mov	r0, r5
 800a9da:	47b8      	blx	r7
 800a9dc:	3001      	adds	r0, #1
 800a9de:	f43f aeaa 	beq.w	800a736 <_printf_float+0xbe>
 800a9e2:	f108 0801 	add.w	r8, r8, #1
 800a9e6:	e7ec      	b.n	800a9c2 <_printf_float+0x34a>
 800a9e8:	4613      	mov	r3, r2
 800a9ea:	4631      	mov	r1, r6
 800a9ec:	4642      	mov	r2, r8
 800a9ee:	4628      	mov	r0, r5
 800a9f0:	47b8      	blx	r7
 800a9f2:	3001      	adds	r0, #1
 800a9f4:	d1c0      	bne.n	800a978 <_printf_float+0x300>
 800a9f6:	e69e      	b.n	800a736 <_printf_float+0xbe>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	4628      	mov	r0, r5
 800a9fe:	9205      	str	r2, [sp, #20]
 800aa00:	47b8      	blx	r7
 800aa02:	3001      	adds	r0, #1
 800aa04:	f43f ae97 	beq.w	800a736 <_printf_float+0xbe>
 800aa08:	9a05      	ldr	r2, [sp, #20]
 800aa0a:	f10b 0b01 	add.w	fp, fp, #1
 800aa0e:	e7b9      	b.n	800a984 <_printf_float+0x30c>
 800aa10:	ee18 3a10 	vmov	r3, s16
 800aa14:	4652      	mov	r2, sl
 800aa16:	4631      	mov	r1, r6
 800aa18:	4628      	mov	r0, r5
 800aa1a:	47b8      	blx	r7
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	d1be      	bne.n	800a99e <_printf_float+0x326>
 800aa20:	e689      	b.n	800a736 <_printf_float+0xbe>
 800aa22:	9a05      	ldr	r2, [sp, #20]
 800aa24:	464b      	mov	r3, r9
 800aa26:	4442      	add	r2, r8
 800aa28:	4631      	mov	r1, r6
 800aa2a:	4628      	mov	r0, r5
 800aa2c:	47b8      	blx	r7
 800aa2e:	3001      	adds	r0, #1
 800aa30:	d1c1      	bne.n	800a9b6 <_printf_float+0x33e>
 800aa32:	e680      	b.n	800a736 <_printf_float+0xbe>
 800aa34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa36:	2a01      	cmp	r2, #1
 800aa38:	dc01      	bgt.n	800aa3e <_printf_float+0x3c6>
 800aa3a:	07db      	lsls	r3, r3, #31
 800aa3c:	d53a      	bpl.n	800aab4 <_printf_float+0x43c>
 800aa3e:	2301      	movs	r3, #1
 800aa40:	4642      	mov	r2, r8
 800aa42:	4631      	mov	r1, r6
 800aa44:	4628      	mov	r0, r5
 800aa46:	47b8      	blx	r7
 800aa48:	3001      	adds	r0, #1
 800aa4a:	f43f ae74 	beq.w	800a736 <_printf_float+0xbe>
 800aa4e:	ee18 3a10 	vmov	r3, s16
 800aa52:	4652      	mov	r2, sl
 800aa54:	4631      	mov	r1, r6
 800aa56:	4628      	mov	r0, r5
 800aa58:	47b8      	blx	r7
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	f43f ae6b 	beq.w	800a736 <_printf_float+0xbe>
 800aa60:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aa64:	2200      	movs	r2, #0
 800aa66:	2300      	movs	r3, #0
 800aa68:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800aa6c:	f7f6 f834 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa70:	b9d8      	cbnz	r0, 800aaaa <_printf_float+0x432>
 800aa72:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800aa76:	f108 0201 	add.w	r2, r8, #1
 800aa7a:	4631      	mov	r1, r6
 800aa7c:	4628      	mov	r0, r5
 800aa7e:	47b8      	blx	r7
 800aa80:	3001      	adds	r0, #1
 800aa82:	d10e      	bne.n	800aaa2 <_printf_float+0x42a>
 800aa84:	e657      	b.n	800a736 <_printf_float+0xbe>
 800aa86:	2301      	movs	r3, #1
 800aa88:	4652      	mov	r2, sl
 800aa8a:	4631      	mov	r1, r6
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	47b8      	blx	r7
 800aa90:	3001      	adds	r0, #1
 800aa92:	f43f ae50 	beq.w	800a736 <_printf_float+0xbe>
 800aa96:	f108 0801 	add.w	r8, r8, #1
 800aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa9c:	3b01      	subs	r3, #1
 800aa9e:	4543      	cmp	r3, r8
 800aaa0:	dcf1      	bgt.n	800aa86 <_printf_float+0x40e>
 800aaa2:	464b      	mov	r3, r9
 800aaa4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aaa8:	e6da      	b.n	800a860 <_printf_float+0x1e8>
 800aaaa:	f04f 0800 	mov.w	r8, #0
 800aaae:	f104 0a1a 	add.w	sl, r4, #26
 800aab2:	e7f2      	b.n	800aa9a <_printf_float+0x422>
 800aab4:	2301      	movs	r3, #1
 800aab6:	4642      	mov	r2, r8
 800aab8:	e7df      	b.n	800aa7a <_printf_float+0x402>
 800aaba:	2301      	movs	r3, #1
 800aabc:	464a      	mov	r2, r9
 800aabe:	4631      	mov	r1, r6
 800aac0:	4628      	mov	r0, r5
 800aac2:	47b8      	blx	r7
 800aac4:	3001      	adds	r0, #1
 800aac6:	f43f ae36 	beq.w	800a736 <_printf_float+0xbe>
 800aaca:	f108 0801 	add.w	r8, r8, #1
 800aace:	68e3      	ldr	r3, [r4, #12]
 800aad0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aad2:	1a5b      	subs	r3, r3, r1
 800aad4:	4543      	cmp	r3, r8
 800aad6:	dcf0      	bgt.n	800aaba <_printf_float+0x442>
 800aad8:	e6f8      	b.n	800a8cc <_printf_float+0x254>
 800aada:	f04f 0800 	mov.w	r8, #0
 800aade:	f104 0919 	add.w	r9, r4, #25
 800aae2:	e7f4      	b.n	800aace <_printf_float+0x456>

0800aae4 <_printf_common>:
 800aae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aae8:	4616      	mov	r6, r2
 800aaea:	4699      	mov	r9, r3
 800aaec:	688a      	ldr	r2, [r1, #8]
 800aaee:	690b      	ldr	r3, [r1, #16]
 800aaf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	bfb8      	it	lt
 800aaf8:	4613      	movlt	r3, r2
 800aafa:	6033      	str	r3, [r6, #0]
 800aafc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab00:	4607      	mov	r7, r0
 800ab02:	460c      	mov	r4, r1
 800ab04:	b10a      	cbz	r2, 800ab0a <_printf_common+0x26>
 800ab06:	3301      	adds	r3, #1
 800ab08:	6033      	str	r3, [r6, #0]
 800ab0a:	6823      	ldr	r3, [r4, #0]
 800ab0c:	0699      	lsls	r1, r3, #26
 800ab0e:	bf42      	ittt	mi
 800ab10:	6833      	ldrmi	r3, [r6, #0]
 800ab12:	3302      	addmi	r3, #2
 800ab14:	6033      	strmi	r3, [r6, #0]
 800ab16:	6825      	ldr	r5, [r4, #0]
 800ab18:	f015 0506 	ands.w	r5, r5, #6
 800ab1c:	d106      	bne.n	800ab2c <_printf_common+0x48>
 800ab1e:	f104 0a19 	add.w	sl, r4, #25
 800ab22:	68e3      	ldr	r3, [r4, #12]
 800ab24:	6832      	ldr	r2, [r6, #0]
 800ab26:	1a9b      	subs	r3, r3, r2
 800ab28:	42ab      	cmp	r3, r5
 800ab2a:	dc26      	bgt.n	800ab7a <_printf_common+0x96>
 800ab2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab30:	1e13      	subs	r3, r2, #0
 800ab32:	6822      	ldr	r2, [r4, #0]
 800ab34:	bf18      	it	ne
 800ab36:	2301      	movne	r3, #1
 800ab38:	0692      	lsls	r2, r2, #26
 800ab3a:	d42b      	bmi.n	800ab94 <_printf_common+0xb0>
 800ab3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab40:	4649      	mov	r1, r9
 800ab42:	4638      	mov	r0, r7
 800ab44:	47c0      	blx	r8
 800ab46:	3001      	adds	r0, #1
 800ab48:	d01e      	beq.n	800ab88 <_printf_common+0xa4>
 800ab4a:	6823      	ldr	r3, [r4, #0]
 800ab4c:	6922      	ldr	r2, [r4, #16]
 800ab4e:	f003 0306 	and.w	r3, r3, #6
 800ab52:	2b04      	cmp	r3, #4
 800ab54:	bf02      	ittt	eq
 800ab56:	68e5      	ldreq	r5, [r4, #12]
 800ab58:	6833      	ldreq	r3, [r6, #0]
 800ab5a:	1aed      	subeq	r5, r5, r3
 800ab5c:	68a3      	ldr	r3, [r4, #8]
 800ab5e:	bf0c      	ite	eq
 800ab60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab64:	2500      	movne	r5, #0
 800ab66:	4293      	cmp	r3, r2
 800ab68:	bfc4      	itt	gt
 800ab6a:	1a9b      	subgt	r3, r3, r2
 800ab6c:	18ed      	addgt	r5, r5, r3
 800ab6e:	2600      	movs	r6, #0
 800ab70:	341a      	adds	r4, #26
 800ab72:	42b5      	cmp	r5, r6
 800ab74:	d11a      	bne.n	800abac <_printf_common+0xc8>
 800ab76:	2000      	movs	r0, #0
 800ab78:	e008      	b.n	800ab8c <_printf_common+0xa8>
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	4652      	mov	r2, sl
 800ab7e:	4649      	mov	r1, r9
 800ab80:	4638      	mov	r0, r7
 800ab82:	47c0      	blx	r8
 800ab84:	3001      	adds	r0, #1
 800ab86:	d103      	bne.n	800ab90 <_printf_common+0xac>
 800ab88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ab8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab90:	3501      	adds	r5, #1
 800ab92:	e7c6      	b.n	800ab22 <_printf_common+0x3e>
 800ab94:	18e1      	adds	r1, r4, r3
 800ab96:	1c5a      	adds	r2, r3, #1
 800ab98:	2030      	movs	r0, #48	; 0x30
 800ab9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab9e:	4422      	add	r2, r4
 800aba0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aba4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aba8:	3302      	adds	r3, #2
 800abaa:	e7c7      	b.n	800ab3c <_printf_common+0x58>
 800abac:	2301      	movs	r3, #1
 800abae:	4622      	mov	r2, r4
 800abb0:	4649      	mov	r1, r9
 800abb2:	4638      	mov	r0, r7
 800abb4:	47c0      	blx	r8
 800abb6:	3001      	adds	r0, #1
 800abb8:	d0e6      	beq.n	800ab88 <_printf_common+0xa4>
 800abba:	3601      	adds	r6, #1
 800abbc:	e7d9      	b.n	800ab72 <_printf_common+0x8e>
	...

0800abc0 <_printf_i>:
 800abc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abc4:	7e0f      	ldrb	r7, [r1, #24]
 800abc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800abc8:	2f78      	cmp	r7, #120	; 0x78
 800abca:	4691      	mov	r9, r2
 800abcc:	4680      	mov	r8, r0
 800abce:	460c      	mov	r4, r1
 800abd0:	469a      	mov	sl, r3
 800abd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800abd6:	d807      	bhi.n	800abe8 <_printf_i+0x28>
 800abd8:	2f62      	cmp	r7, #98	; 0x62
 800abda:	d80a      	bhi.n	800abf2 <_printf_i+0x32>
 800abdc:	2f00      	cmp	r7, #0
 800abde:	f000 80d4 	beq.w	800ad8a <_printf_i+0x1ca>
 800abe2:	2f58      	cmp	r7, #88	; 0x58
 800abe4:	f000 80c0 	beq.w	800ad68 <_printf_i+0x1a8>
 800abe8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abf0:	e03a      	b.n	800ac68 <_printf_i+0xa8>
 800abf2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abf6:	2b15      	cmp	r3, #21
 800abf8:	d8f6      	bhi.n	800abe8 <_printf_i+0x28>
 800abfa:	a101      	add	r1, pc, #4	; (adr r1, 800ac00 <_printf_i+0x40>)
 800abfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac00:	0800ac59 	.word	0x0800ac59
 800ac04:	0800ac6d 	.word	0x0800ac6d
 800ac08:	0800abe9 	.word	0x0800abe9
 800ac0c:	0800abe9 	.word	0x0800abe9
 800ac10:	0800abe9 	.word	0x0800abe9
 800ac14:	0800abe9 	.word	0x0800abe9
 800ac18:	0800ac6d 	.word	0x0800ac6d
 800ac1c:	0800abe9 	.word	0x0800abe9
 800ac20:	0800abe9 	.word	0x0800abe9
 800ac24:	0800abe9 	.word	0x0800abe9
 800ac28:	0800abe9 	.word	0x0800abe9
 800ac2c:	0800ad71 	.word	0x0800ad71
 800ac30:	0800ac99 	.word	0x0800ac99
 800ac34:	0800ad2b 	.word	0x0800ad2b
 800ac38:	0800abe9 	.word	0x0800abe9
 800ac3c:	0800abe9 	.word	0x0800abe9
 800ac40:	0800ad93 	.word	0x0800ad93
 800ac44:	0800abe9 	.word	0x0800abe9
 800ac48:	0800ac99 	.word	0x0800ac99
 800ac4c:	0800abe9 	.word	0x0800abe9
 800ac50:	0800abe9 	.word	0x0800abe9
 800ac54:	0800ad33 	.word	0x0800ad33
 800ac58:	682b      	ldr	r3, [r5, #0]
 800ac5a:	1d1a      	adds	r2, r3, #4
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	602a      	str	r2, [r5, #0]
 800ac60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac68:	2301      	movs	r3, #1
 800ac6a:	e09f      	b.n	800adac <_printf_i+0x1ec>
 800ac6c:	6820      	ldr	r0, [r4, #0]
 800ac6e:	682b      	ldr	r3, [r5, #0]
 800ac70:	0607      	lsls	r7, r0, #24
 800ac72:	f103 0104 	add.w	r1, r3, #4
 800ac76:	6029      	str	r1, [r5, #0]
 800ac78:	d501      	bpl.n	800ac7e <_printf_i+0xbe>
 800ac7a:	681e      	ldr	r6, [r3, #0]
 800ac7c:	e003      	b.n	800ac86 <_printf_i+0xc6>
 800ac7e:	0646      	lsls	r6, r0, #25
 800ac80:	d5fb      	bpl.n	800ac7a <_printf_i+0xba>
 800ac82:	f9b3 6000 	ldrsh.w	r6, [r3]
 800ac86:	2e00      	cmp	r6, #0
 800ac88:	da03      	bge.n	800ac92 <_printf_i+0xd2>
 800ac8a:	232d      	movs	r3, #45	; 0x2d
 800ac8c:	4276      	negs	r6, r6
 800ac8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac92:	485a      	ldr	r0, [pc, #360]	; (800adfc <_printf_i+0x23c>)
 800ac94:	230a      	movs	r3, #10
 800ac96:	e012      	b.n	800acbe <_printf_i+0xfe>
 800ac98:	682b      	ldr	r3, [r5, #0]
 800ac9a:	6820      	ldr	r0, [r4, #0]
 800ac9c:	1d19      	adds	r1, r3, #4
 800ac9e:	6029      	str	r1, [r5, #0]
 800aca0:	0605      	lsls	r5, r0, #24
 800aca2:	d501      	bpl.n	800aca8 <_printf_i+0xe8>
 800aca4:	681e      	ldr	r6, [r3, #0]
 800aca6:	e002      	b.n	800acae <_printf_i+0xee>
 800aca8:	0641      	lsls	r1, r0, #25
 800acaa:	d5fb      	bpl.n	800aca4 <_printf_i+0xe4>
 800acac:	881e      	ldrh	r6, [r3, #0]
 800acae:	4853      	ldr	r0, [pc, #332]	; (800adfc <_printf_i+0x23c>)
 800acb0:	2f6f      	cmp	r7, #111	; 0x6f
 800acb2:	bf0c      	ite	eq
 800acb4:	2308      	moveq	r3, #8
 800acb6:	230a      	movne	r3, #10
 800acb8:	2100      	movs	r1, #0
 800acba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acbe:	6865      	ldr	r5, [r4, #4]
 800acc0:	60a5      	str	r5, [r4, #8]
 800acc2:	2d00      	cmp	r5, #0
 800acc4:	bfa2      	ittt	ge
 800acc6:	6821      	ldrge	r1, [r4, #0]
 800acc8:	f021 0104 	bicge.w	r1, r1, #4
 800accc:	6021      	strge	r1, [r4, #0]
 800acce:	b90e      	cbnz	r6, 800acd4 <_printf_i+0x114>
 800acd0:	2d00      	cmp	r5, #0
 800acd2:	d04b      	beq.n	800ad6c <_printf_i+0x1ac>
 800acd4:	4615      	mov	r5, r2
 800acd6:	fbb6 f1f3 	udiv	r1, r6, r3
 800acda:	fb03 6711 	mls	r7, r3, r1, r6
 800acde:	5dc7      	ldrb	r7, [r0, r7]
 800ace0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ace4:	4637      	mov	r7, r6
 800ace6:	42bb      	cmp	r3, r7
 800ace8:	460e      	mov	r6, r1
 800acea:	d9f4      	bls.n	800acd6 <_printf_i+0x116>
 800acec:	2b08      	cmp	r3, #8
 800acee:	d10b      	bne.n	800ad08 <_printf_i+0x148>
 800acf0:	6823      	ldr	r3, [r4, #0]
 800acf2:	07de      	lsls	r6, r3, #31
 800acf4:	d508      	bpl.n	800ad08 <_printf_i+0x148>
 800acf6:	6923      	ldr	r3, [r4, #16]
 800acf8:	6861      	ldr	r1, [r4, #4]
 800acfa:	4299      	cmp	r1, r3
 800acfc:	bfde      	ittt	le
 800acfe:	2330      	movle	r3, #48	; 0x30
 800ad00:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad04:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ad08:	1b52      	subs	r2, r2, r5
 800ad0a:	6122      	str	r2, [r4, #16]
 800ad0c:	f8cd a000 	str.w	sl, [sp]
 800ad10:	464b      	mov	r3, r9
 800ad12:	aa03      	add	r2, sp, #12
 800ad14:	4621      	mov	r1, r4
 800ad16:	4640      	mov	r0, r8
 800ad18:	f7ff fee4 	bl	800aae4 <_printf_common>
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	d14a      	bne.n	800adb6 <_printf_i+0x1f6>
 800ad20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ad24:	b004      	add	sp, #16
 800ad26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad2a:	6823      	ldr	r3, [r4, #0]
 800ad2c:	f043 0320 	orr.w	r3, r3, #32
 800ad30:	6023      	str	r3, [r4, #0]
 800ad32:	4833      	ldr	r0, [pc, #204]	; (800ae00 <_printf_i+0x240>)
 800ad34:	2778      	movs	r7, #120	; 0x78
 800ad36:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ad3a:	6823      	ldr	r3, [r4, #0]
 800ad3c:	6829      	ldr	r1, [r5, #0]
 800ad3e:	061f      	lsls	r7, r3, #24
 800ad40:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad44:	d402      	bmi.n	800ad4c <_printf_i+0x18c>
 800ad46:	065f      	lsls	r7, r3, #25
 800ad48:	bf48      	it	mi
 800ad4a:	b2b6      	uxthmi	r6, r6
 800ad4c:	07df      	lsls	r7, r3, #31
 800ad4e:	bf48      	it	mi
 800ad50:	f043 0320 	orrmi.w	r3, r3, #32
 800ad54:	6029      	str	r1, [r5, #0]
 800ad56:	bf48      	it	mi
 800ad58:	6023      	strmi	r3, [r4, #0]
 800ad5a:	b91e      	cbnz	r6, 800ad64 <_printf_i+0x1a4>
 800ad5c:	6823      	ldr	r3, [r4, #0]
 800ad5e:	f023 0320 	bic.w	r3, r3, #32
 800ad62:	6023      	str	r3, [r4, #0]
 800ad64:	2310      	movs	r3, #16
 800ad66:	e7a7      	b.n	800acb8 <_printf_i+0xf8>
 800ad68:	4824      	ldr	r0, [pc, #144]	; (800adfc <_printf_i+0x23c>)
 800ad6a:	e7e4      	b.n	800ad36 <_printf_i+0x176>
 800ad6c:	4615      	mov	r5, r2
 800ad6e:	e7bd      	b.n	800acec <_printf_i+0x12c>
 800ad70:	682b      	ldr	r3, [r5, #0]
 800ad72:	6826      	ldr	r6, [r4, #0]
 800ad74:	6961      	ldr	r1, [r4, #20]
 800ad76:	1d18      	adds	r0, r3, #4
 800ad78:	6028      	str	r0, [r5, #0]
 800ad7a:	0635      	lsls	r5, r6, #24
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	d501      	bpl.n	800ad84 <_printf_i+0x1c4>
 800ad80:	6019      	str	r1, [r3, #0]
 800ad82:	e002      	b.n	800ad8a <_printf_i+0x1ca>
 800ad84:	0670      	lsls	r0, r6, #25
 800ad86:	d5fb      	bpl.n	800ad80 <_printf_i+0x1c0>
 800ad88:	8019      	strh	r1, [r3, #0]
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	6123      	str	r3, [r4, #16]
 800ad8e:	4615      	mov	r5, r2
 800ad90:	e7bc      	b.n	800ad0c <_printf_i+0x14c>
 800ad92:	682b      	ldr	r3, [r5, #0]
 800ad94:	1d1a      	adds	r2, r3, #4
 800ad96:	602a      	str	r2, [r5, #0]
 800ad98:	681d      	ldr	r5, [r3, #0]
 800ad9a:	6862      	ldr	r2, [r4, #4]
 800ad9c:	2100      	movs	r1, #0
 800ad9e:	4628      	mov	r0, r5
 800ada0:	f7f5 fa1e 	bl	80001e0 <memchr>
 800ada4:	b108      	cbz	r0, 800adaa <_printf_i+0x1ea>
 800ada6:	1b40      	subs	r0, r0, r5
 800ada8:	6060      	str	r0, [r4, #4]
 800adaa:	6863      	ldr	r3, [r4, #4]
 800adac:	6123      	str	r3, [r4, #16]
 800adae:	2300      	movs	r3, #0
 800adb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adb4:	e7aa      	b.n	800ad0c <_printf_i+0x14c>
 800adb6:	6923      	ldr	r3, [r4, #16]
 800adb8:	462a      	mov	r2, r5
 800adba:	4649      	mov	r1, r9
 800adbc:	4640      	mov	r0, r8
 800adbe:	47d0      	blx	sl
 800adc0:	3001      	adds	r0, #1
 800adc2:	d0ad      	beq.n	800ad20 <_printf_i+0x160>
 800adc4:	6823      	ldr	r3, [r4, #0]
 800adc6:	079b      	lsls	r3, r3, #30
 800adc8:	d413      	bmi.n	800adf2 <_printf_i+0x232>
 800adca:	68e0      	ldr	r0, [r4, #12]
 800adcc:	9b03      	ldr	r3, [sp, #12]
 800adce:	4298      	cmp	r0, r3
 800add0:	bfb8      	it	lt
 800add2:	4618      	movlt	r0, r3
 800add4:	e7a6      	b.n	800ad24 <_printf_i+0x164>
 800add6:	2301      	movs	r3, #1
 800add8:	4632      	mov	r2, r6
 800adda:	4649      	mov	r1, r9
 800addc:	4640      	mov	r0, r8
 800adde:	47d0      	blx	sl
 800ade0:	3001      	adds	r0, #1
 800ade2:	d09d      	beq.n	800ad20 <_printf_i+0x160>
 800ade4:	3501      	adds	r5, #1
 800ade6:	68e3      	ldr	r3, [r4, #12]
 800ade8:	9903      	ldr	r1, [sp, #12]
 800adea:	1a5b      	subs	r3, r3, r1
 800adec:	42ab      	cmp	r3, r5
 800adee:	dcf2      	bgt.n	800add6 <_printf_i+0x216>
 800adf0:	e7eb      	b.n	800adca <_printf_i+0x20a>
 800adf2:	2500      	movs	r5, #0
 800adf4:	f104 0619 	add.w	r6, r4, #25
 800adf8:	e7f5      	b.n	800ade6 <_printf_i+0x226>
 800adfa:	bf00      	nop
 800adfc:	0800ddfe 	.word	0x0800ddfe
 800ae00:	0800de0f 	.word	0x0800de0f

0800ae04 <std>:
 800ae04:	2300      	movs	r3, #0
 800ae06:	b510      	push	{r4, lr}
 800ae08:	4604      	mov	r4, r0
 800ae0a:	e9c0 3300 	strd	r3, r3, [r0]
 800ae0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae12:	6083      	str	r3, [r0, #8]
 800ae14:	8181      	strh	r1, [r0, #12]
 800ae16:	6643      	str	r3, [r0, #100]	; 0x64
 800ae18:	81c2      	strh	r2, [r0, #14]
 800ae1a:	6183      	str	r3, [r0, #24]
 800ae1c:	4619      	mov	r1, r3
 800ae1e:	2208      	movs	r2, #8
 800ae20:	305c      	adds	r0, #92	; 0x5c
 800ae22:	f000 f8d1 	bl	800afc8 <memset>
 800ae26:	4b0d      	ldr	r3, [pc, #52]	; (800ae5c <std+0x58>)
 800ae28:	6263      	str	r3, [r4, #36]	; 0x24
 800ae2a:	4b0d      	ldr	r3, [pc, #52]	; (800ae60 <std+0x5c>)
 800ae2c:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae2e:	4b0d      	ldr	r3, [pc, #52]	; (800ae64 <std+0x60>)
 800ae30:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae32:	4b0d      	ldr	r3, [pc, #52]	; (800ae68 <std+0x64>)
 800ae34:	6323      	str	r3, [r4, #48]	; 0x30
 800ae36:	4b0d      	ldr	r3, [pc, #52]	; (800ae6c <std+0x68>)
 800ae38:	6224      	str	r4, [r4, #32]
 800ae3a:	429c      	cmp	r4, r3
 800ae3c:	d006      	beq.n	800ae4c <std+0x48>
 800ae3e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ae42:	4294      	cmp	r4, r2
 800ae44:	d002      	beq.n	800ae4c <std+0x48>
 800ae46:	33d0      	adds	r3, #208	; 0xd0
 800ae48:	429c      	cmp	r4, r3
 800ae4a:	d105      	bne.n	800ae58 <std+0x54>
 800ae4c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ae50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae54:	f000 b8ee 	b.w	800b034 <__retarget_lock_init_recursive>
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	bf00      	nop
 800ae5c:	0800c9b9 	.word	0x0800c9b9
 800ae60:	0800c9db 	.word	0x0800c9db
 800ae64:	0800ca13 	.word	0x0800ca13
 800ae68:	0800ca37 	.word	0x0800ca37
 800ae6c:	20003508 	.word	0x20003508

0800ae70 <stdio_exit_handler>:
 800ae70:	4a02      	ldr	r2, [pc, #8]	; (800ae7c <stdio_exit_handler+0xc>)
 800ae72:	4903      	ldr	r1, [pc, #12]	; (800ae80 <stdio_exit_handler+0x10>)
 800ae74:	4803      	ldr	r0, [pc, #12]	; (800ae84 <stdio_exit_handler+0x14>)
 800ae76:	f000 b869 	b.w	800af4c <_fwalk_sglue>
 800ae7a:	bf00      	nop
 800ae7c:	200000c0 	.word	0x200000c0
 800ae80:	0800c259 	.word	0x0800c259
 800ae84:	200000cc 	.word	0x200000cc

0800ae88 <cleanup_stdio>:
 800ae88:	6841      	ldr	r1, [r0, #4]
 800ae8a:	4b0c      	ldr	r3, [pc, #48]	; (800aebc <cleanup_stdio+0x34>)
 800ae8c:	4299      	cmp	r1, r3
 800ae8e:	b510      	push	{r4, lr}
 800ae90:	4604      	mov	r4, r0
 800ae92:	d001      	beq.n	800ae98 <cleanup_stdio+0x10>
 800ae94:	f001 f9e0 	bl	800c258 <_fflush_r>
 800ae98:	68a1      	ldr	r1, [r4, #8]
 800ae9a:	4b09      	ldr	r3, [pc, #36]	; (800aec0 <cleanup_stdio+0x38>)
 800ae9c:	4299      	cmp	r1, r3
 800ae9e:	d002      	beq.n	800aea6 <cleanup_stdio+0x1e>
 800aea0:	4620      	mov	r0, r4
 800aea2:	f001 f9d9 	bl	800c258 <_fflush_r>
 800aea6:	68e1      	ldr	r1, [r4, #12]
 800aea8:	4b06      	ldr	r3, [pc, #24]	; (800aec4 <cleanup_stdio+0x3c>)
 800aeaa:	4299      	cmp	r1, r3
 800aeac:	d004      	beq.n	800aeb8 <cleanup_stdio+0x30>
 800aeae:	4620      	mov	r0, r4
 800aeb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeb4:	f001 b9d0 	b.w	800c258 <_fflush_r>
 800aeb8:	bd10      	pop	{r4, pc}
 800aeba:	bf00      	nop
 800aebc:	20003508 	.word	0x20003508
 800aec0:	20003570 	.word	0x20003570
 800aec4:	200035d8 	.word	0x200035d8

0800aec8 <global_stdio_init.part.0>:
 800aec8:	b510      	push	{r4, lr}
 800aeca:	4b0b      	ldr	r3, [pc, #44]	; (800aef8 <global_stdio_init.part.0+0x30>)
 800aecc:	4c0b      	ldr	r4, [pc, #44]	; (800aefc <global_stdio_init.part.0+0x34>)
 800aece:	4a0c      	ldr	r2, [pc, #48]	; (800af00 <global_stdio_init.part.0+0x38>)
 800aed0:	601a      	str	r2, [r3, #0]
 800aed2:	4620      	mov	r0, r4
 800aed4:	2200      	movs	r2, #0
 800aed6:	2104      	movs	r1, #4
 800aed8:	f7ff ff94 	bl	800ae04 <std>
 800aedc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800aee0:	2201      	movs	r2, #1
 800aee2:	2109      	movs	r1, #9
 800aee4:	f7ff ff8e 	bl	800ae04 <std>
 800aee8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800aeec:	2202      	movs	r2, #2
 800aeee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aef2:	2112      	movs	r1, #18
 800aef4:	f7ff bf86 	b.w	800ae04 <std>
 800aef8:	20003640 	.word	0x20003640
 800aefc:	20003508 	.word	0x20003508
 800af00:	0800ae71 	.word	0x0800ae71

0800af04 <__sfp_lock_acquire>:
 800af04:	4801      	ldr	r0, [pc, #4]	; (800af0c <__sfp_lock_acquire+0x8>)
 800af06:	f000 b896 	b.w	800b036 <__retarget_lock_acquire_recursive>
 800af0a:	bf00      	nop
 800af0c:	20003645 	.word	0x20003645

0800af10 <__sfp_lock_release>:
 800af10:	4801      	ldr	r0, [pc, #4]	; (800af18 <__sfp_lock_release+0x8>)
 800af12:	f000 b891 	b.w	800b038 <__retarget_lock_release_recursive>
 800af16:	bf00      	nop
 800af18:	20003645 	.word	0x20003645

0800af1c <__sinit>:
 800af1c:	b510      	push	{r4, lr}
 800af1e:	4604      	mov	r4, r0
 800af20:	f7ff fff0 	bl	800af04 <__sfp_lock_acquire>
 800af24:	6a23      	ldr	r3, [r4, #32]
 800af26:	b11b      	cbz	r3, 800af30 <__sinit+0x14>
 800af28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af2c:	f7ff bff0 	b.w	800af10 <__sfp_lock_release>
 800af30:	4b04      	ldr	r3, [pc, #16]	; (800af44 <__sinit+0x28>)
 800af32:	6223      	str	r3, [r4, #32]
 800af34:	4b04      	ldr	r3, [pc, #16]	; (800af48 <__sinit+0x2c>)
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d1f5      	bne.n	800af28 <__sinit+0xc>
 800af3c:	f7ff ffc4 	bl	800aec8 <global_stdio_init.part.0>
 800af40:	e7f2      	b.n	800af28 <__sinit+0xc>
 800af42:	bf00      	nop
 800af44:	0800ae89 	.word	0x0800ae89
 800af48:	20003640 	.word	0x20003640

0800af4c <_fwalk_sglue>:
 800af4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af50:	4607      	mov	r7, r0
 800af52:	4688      	mov	r8, r1
 800af54:	4614      	mov	r4, r2
 800af56:	2600      	movs	r6, #0
 800af58:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af5c:	f1b9 0901 	subs.w	r9, r9, #1
 800af60:	d505      	bpl.n	800af6e <_fwalk_sglue+0x22>
 800af62:	6824      	ldr	r4, [r4, #0]
 800af64:	2c00      	cmp	r4, #0
 800af66:	d1f7      	bne.n	800af58 <_fwalk_sglue+0xc>
 800af68:	4630      	mov	r0, r6
 800af6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af6e:	89ab      	ldrh	r3, [r5, #12]
 800af70:	2b01      	cmp	r3, #1
 800af72:	d907      	bls.n	800af84 <_fwalk_sglue+0x38>
 800af74:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af78:	3301      	adds	r3, #1
 800af7a:	d003      	beq.n	800af84 <_fwalk_sglue+0x38>
 800af7c:	4629      	mov	r1, r5
 800af7e:	4638      	mov	r0, r7
 800af80:	47c0      	blx	r8
 800af82:	4306      	orrs	r6, r0
 800af84:	3568      	adds	r5, #104	; 0x68
 800af86:	e7e9      	b.n	800af5c <_fwalk_sglue+0x10>

0800af88 <_vsiprintf_r>:
 800af88:	b500      	push	{lr}
 800af8a:	b09b      	sub	sp, #108	; 0x6c
 800af8c:	9100      	str	r1, [sp, #0]
 800af8e:	9104      	str	r1, [sp, #16]
 800af90:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800af94:	9105      	str	r1, [sp, #20]
 800af96:	9102      	str	r1, [sp, #8]
 800af98:	4905      	ldr	r1, [pc, #20]	; (800afb0 <_vsiprintf_r+0x28>)
 800af9a:	9103      	str	r1, [sp, #12]
 800af9c:	4669      	mov	r1, sp
 800af9e:	f000 ff2f 	bl	800be00 <_svfiprintf_r>
 800afa2:	9b00      	ldr	r3, [sp, #0]
 800afa4:	2200      	movs	r2, #0
 800afa6:	701a      	strb	r2, [r3, #0]
 800afa8:	b01b      	add	sp, #108	; 0x6c
 800afaa:	f85d fb04 	ldr.w	pc, [sp], #4
 800afae:	bf00      	nop
 800afb0:	ffff0208 	.word	0xffff0208

0800afb4 <vsiprintf>:
 800afb4:	4613      	mov	r3, r2
 800afb6:	460a      	mov	r2, r1
 800afb8:	4601      	mov	r1, r0
 800afba:	4802      	ldr	r0, [pc, #8]	; (800afc4 <vsiprintf+0x10>)
 800afbc:	6800      	ldr	r0, [r0, #0]
 800afbe:	f7ff bfe3 	b.w	800af88 <_vsiprintf_r>
 800afc2:	bf00      	nop
 800afc4:	20000118 	.word	0x20000118

0800afc8 <memset>:
 800afc8:	4402      	add	r2, r0
 800afca:	4603      	mov	r3, r0
 800afcc:	4293      	cmp	r3, r2
 800afce:	d100      	bne.n	800afd2 <memset+0xa>
 800afd0:	4770      	bx	lr
 800afd2:	f803 1b01 	strb.w	r1, [r3], #1
 800afd6:	e7f9      	b.n	800afcc <memset+0x4>

0800afd8 <_localeconv_r>:
 800afd8:	4800      	ldr	r0, [pc, #0]	; (800afdc <_localeconv_r+0x4>)
 800afda:	4770      	bx	lr
 800afdc:	2000020c 	.word	0x2000020c

0800afe0 <__errno>:
 800afe0:	4b01      	ldr	r3, [pc, #4]	; (800afe8 <__errno+0x8>)
 800afe2:	6818      	ldr	r0, [r3, #0]
 800afe4:	4770      	bx	lr
 800afe6:	bf00      	nop
 800afe8:	20000118 	.word	0x20000118

0800afec <__libc_init_array>:
 800afec:	b570      	push	{r4, r5, r6, lr}
 800afee:	4d0d      	ldr	r5, [pc, #52]	; (800b024 <__libc_init_array+0x38>)
 800aff0:	4c0d      	ldr	r4, [pc, #52]	; (800b028 <__libc_init_array+0x3c>)
 800aff2:	1b64      	subs	r4, r4, r5
 800aff4:	10a4      	asrs	r4, r4, #2
 800aff6:	2600      	movs	r6, #0
 800aff8:	42a6      	cmp	r6, r4
 800affa:	d109      	bne.n	800b010 <__libc_init_array+0x24>
 800affc:	4d0b      	ldr	r5, [pc, #44]	; (800b02c <__libc_init_array+0x40>)
 800affe:	4c0c      	ldr	r4, [pc, #48]	; (800b030 <__libc_init_array+0x44>)
 800b000:	f002 f91e 	bl	800d240 <_init>
 800b004:	1b64      	subs	r4, r4, r5
 800b006:	10a4      	asrs	r4, r4, #2
 800b008:	2600      	movs	r6, #0
 800b00a:	42a6      	cmp	r6, r4
 800b00c:	d105      	bne.n	800b01a <__libc_init_array+0x2e>
 800b00e:	bd70      	pop	{r4, r5, r6, pc}
 800b010:	f855 3b04 	ldr.w	r3, [r5], #4
 800b014:	4798      	blx	r3
 800b016:	3601      	adds	r6, #1
 800b018:	e7ee      	b.n	800aff8 <__libc_init_array+0xc>
 800b01a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b01e:	4798      	blx	r3
 800b020:	3601      	adds	r6, #1
 800b022:	e7f2      	b.n	800b00a <__libc_init_array+0x1e>
 800b024:	0800e164 	.word	0x0800e164
 800b028:	0800e164 	.word	0x0800e164
 800b02c:	0800e164 	.word	0x0800e164
 800b030:	0800e168 	.word	0x0800e168

0800b034 <__retarget_lock_init_recursive>:
 800b034:	4770      	bx	lr

0800b036 <__retarget_lock_acquire_recursive>:
 800b036:	4770      	bx	lr

0800b038 <__retarget_lock_release_recursive>:
 800b038:	4770      	bx	lr

0800b03a <memcpy>:
 800b03a:	440a      	add	r2, r1
 800b03c:	4291      	cmp	r1, r2
 800b03e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b042:	d100      	bne.n	800b046 <memcpy+0xc>
 800b044:	4770      	bx	lr
 800b046:	b510      	push	{r4, lr}
 800b048:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b04c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b050:	4291      	cmp	r1, r2
 800b052:	d1f9      	bne.n	800b048 <memcpy+0xe>
 800b054:	bd10      	pop	{r4, pc}

0800b056 <quorem>:
 800b056:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05a:	6903      	ldr	r3, [r0, #16]
 800b05c:	690c      	ldr	r4, [r1, #16]
 800b05e:	42a3      	cmp	r3, r4
 800b060:	4607      	mov	r7, r0
 800b062:	db7e      	blt.n	800b162 <quorem+0x10c>
 800b064:	3c01      	subs	r4, #1
 800b066:	f101 0814 	add.w	r8, r1, #20
 800b06a:	f100 0514 	add.w	r5, r0, #20
 800b06e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b072:	9301      	str	r3, [sp, #4]
 800b074:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b078:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b07c:	3301      	adds	r3, #1
 800b07e:	429a      	cmp	r2, r3
 800b080:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b084:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b088:	fbb2 f6f3 	udiv	r6, r2, r3
 800b08c:	d331      	bcc.n	800b0f2 <quorem+0x9c>
 800b08e:	f04f 0e00 	mov.w	lr, #0
 800b092:	4640      	mov	r0, r8
 800b094:	46ac      	mov	ip, r5
 800b096:	46f2      	mov	sl, lr
 800b098:	f850 2b04 	ldr.w	r2, [r0], #4
 800b09c:	b293      	uxth	r3, r2
 800b09e:	fb06 e303 	mla	r3, r6, r3, lr
 800b0a2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0a6:	0c1a      	lsrs	r2, r3, #16
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	ebaa 0303 	sub.w	r3, sl, r3
 800b0ae:	f8dc a000 	ldr.w	sl, [ip]
 800b0b2:	fa13 f38a 	uxtah	r3, r3, sl
 800b0b6:	fb06 220e 	mla	r2, r6, lr, r2
 800b0ba:	9300      	str	r3, [sp, #0]
 800b0bc:	9b00      	ldr	r3, [sp, #0]
 800b0be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0c2:	b292      	uxth	r2, r2
 800b0c4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b0c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0cc:	f8bd 3000 	ldrh.w	r3, [sp]
 800b0d0:	4581      	cmp	r9, r0
 800b0d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0d6:	f84c 3b04 	str.w	r3, [ip], #4
 800b0da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0de:	d2db      	bcs.n	800b098 <quorem+0x42>
 800b0e0:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0e4:	b92b      	cbnz	r3, 800b0f2 <quorem+0x9c>
 800b0e6:	9b01      	ldr	r3, [sp, #4]
 800b0e8:	3b04      	subs	r3, #4
 800b0ea:	429d      	cmp	r5, r3
 800b0ec:	461a      	mov	r2, r3
 800b0ee:	d32c      	bcc.n	800b14a <quorem+0xf4>
 800b0f0:	613c      	str	r4, [r7, #16]
 800b0f2:	4638      	mov	r0, r7
 800b0f4:	f001 fb60 	bl	800c7b8 <__mcmp>
 800b0f8:	2800      	cmp	r0, #0
 800b0fa:	db22      	blt.n	800b142 <quorem+0xec>
 800b0fc:	3601      	adds	r6, #1
 800b0fe:	4629      	mov	r1, r5
 800b100:	2000      	movs	r0, #0
 800b102:	f858 2b04 	ldr.w	r2, [r8], #4
 800b106:	f8d1 c000 	ldr.w	ip, [r1]
 800b10a:	b293      	uxth	r3, r2
 800b10c:	1ac3      	subs	r3, r0, r3
 800b10e:	0c12      	lsrs	r2, r2, #16
 800b110:	fa13 f38c 	uxtah	r3, r3, ip
 800b114:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b118:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b122:	45c1      	cmp	r9, r8
 800b124:	f841 3b04 	str.w	r3, [r1], #4
 800b128:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b12c:	d2e9      	bcs.n	800b102 <quorem+0xac>
 800b12e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b136:	b922      	cbnz	r2, 800b142 <quorem+0xec>
 800b138:	3b04      	subs	r3, #4
 800b13a:	429d      	cmp	r5, r3
 800b13c:	461a      	mov	r2, r3
 800b13e:	d30a      	bcc.n	800b156 <quorem+0x100>
 800b140:	613c      	str	r4, [r7, #16]
 800b142:	4630      	mov	r0, r6
 800b144:	b003      	add	sp, #12
 800b146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b14a:	6812      	ldr	r2, [r2, #0]
 800b14c:	3b04      	subs	r3, #4
 800b14e:	2a00      	cmp	r2, #0
 800b150:	d1ce      	bne.n	800b0f0 <quorem+0x9a>
 800b152:	3c01      	subs	r4, #1
 800b154:	e7c9      	b.n	800b0ea <quorem+0x94>
 800b156:	6812      	ldr	r2, [r2, #0]
 800b158:	3b04      	subs	r3, #4
 800b15a:	2a00      	cmp	r2, #0
 800b15c:	d1f0      	bne.n	800b140 <quorem+0xea>
 800b15e:	3c01      	subs	r4, #1
 800b160:	e7eb      	b.n	800b13a <quorem+0xe4>
 800b162:	2000      	movs	r0, #0
 800b164:	e7ee      	b.n	800b144 <quorem+0xee>
	...

0800b168 <_dtoa_r>:
 800b168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b16c:	ed2d 8b04 	vpush	{d8-d9}
 800b170:	69c5      	ldr	r5, [r0, #28]
 800b172:	b093      	sub	sp, #76	; 0x4c
 800b174:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b178:	ec57 6b10 	vmov	r6, r7, d0
 800b17c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b180:	9107      	str	r1, [sp, #28]
 800b182:	4604      	mov	r4, r0
 800b184:	920a      	str	r2, [sp, #40]	; 0x28
 800b186:	930d      	str	r3, [sp, #52]	; 0x34
 800b188:	b975      	cbnz	r5, 800b1a8 <_dtoa_r+0x40>
 800b18a:	2010      	movs	r0, #16
 800b18c:	f000 ff36 	bl	800bffc <malloc>
 800b190:	4602      	mov	r2, r0
 800b192:	61e0      	str	r0, [r4, #28]
 800b194:	b920      	cbnz	r0, 800b1a0 <_dtoa_r+0x38>
 800b196:	4bae      	ldr	r3, [pc, #696]	; (800b450 <_dtoa_r+0x2e8>)
 800b198:	21ef      	movs	r1, #239	; 0xef
 800b19a:	48ae      	ldr	r0, [pc, #696]	; (800b454 <_dtoa_r+0x2ec>)
 800b19c:	f001 fcee 	bl	800cb7c <__assert_func>
 800b1a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b1a4:	6005      	str	r5, [r0, #0]
 800b1a6:	60c5      	str	r5, [r0, #12]
 800b1a8:	69e3      	ldr	r3, [r4, #28]
 800b1aa:	6819      	ldr	r1, [r3, #0]
 800b1ac:	b151      	cbz	r1, 800b1c4 <_dtoa_r+0x5c>
 800b1ae:	685a      	ldr	r2, [r3, #4]
 800b1b0:	604a      	str	r2, [r1, #4]
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	4093      	lsls	r3, r2
 800b1b6:	608b      	str	r3, [r1, #8]
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	f001 f8c1 	bl	800c340 <_Bfree>
 800b1be:	69e3      	ldr	r3, [r4, #28]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	601a      	str	r2, [r3, #0]
 800b1c4:	1e3b      	subs	r3, r7, #0
 800b1c6:	bfbb      	ittet	lt
 800b1c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b1cc:	9303      	strlt	r3, [sp, #12]
 800b1ce:	2300      	movge	r3, #0
 800b1d0:	2201      	movlt	r2, #1
 800b1d2:	bfac      	ite	ge
 800b1d4:	f8c8 3000 	strge.w	r3, [r8]
 800b1d8:	f8c8 2000 	strlt.w	r2, [r8]
 800b1dc:	4b9e      	ldr	r3, [pc, #632]	; (800b458 <_dtoa_r+0x2f0>)
 800b1de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b1e2:	ea33 0308 	bics.w	r3, r3, r8
 800b1e6:	d11b      	bne.n	800b220 <_dtoa_r+0xb8>
 800b1e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b1ea:	f242 730f 	movw	r3, #9999	; 0x270f
 800b1ee:	6013      	str	r3, [r2, #0]
 800b1f0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b1f4:	4333      	orrs	r3, r6
 800b1f6:	f000 8593 	beq.w	800bd20 <_dtoa_r+0xbb8>
 800b1fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b1fc:	b963      	cbnz	r3, 800b218 <_dtoa_r+0xb0>
 800b1fe:	4b97      	ldr	r3, [pc, #604]	; (800b45c <_dtoa_r+0x2f4>)
 800b200:	e027      	b.n	800b252 <_dtoa_r+0xea>
 800b202:	4b97      	ldr	r3, [pc, #604]	; (800b460 <_dtoa_r+0x2f8>)
 800b204:	9300      	str	r3, [sp, #0]
 800b206:	3308      	adds	r3, #8
 800b208:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b20a:	6013      	str	r3, [r2, #0]
 800b20c:	9800      	ldr	r0, [sp, #0]
 800b20e:	b013      	add	sp, #76	; 0x4c
 800b210:	ecbd 8b04 	vpop	{d8-d9}
 800b214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b218:	4b90      	ldr	r3, [pc, #576]	; (800b45c <_dtoa_r+0x2f4>)
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	3303      	adds	r3, #3
 800b21e:	e7f3      	b.n	800b208 <_dtoa_r+0xa0>
 800b220:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b224:	2200      	movs	r2, #0
 800b226:	ec51 0b17 	vmov	r0, r1, d7
 800b22a:	eeb0 8a47 	vmov.f32	s16, s14
 800b22e:	eef0 8a67 	vmov.f32	s17, s15
 800b232:	2300      	movs	r3, #0
 800b234:	f7f5 fc50 	bl	8000ad8 <__aeabi_dcmpeq>
 800b238:	4681      	mov	r9, r0
 800b23a:	b160      	cbz	r0, 800b256 <_dtoa_r+0xee>
 800b23c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b23e:	2301      	movs	r3, #1
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b244:	2b00      	cmp	r3, #0
 800b246:	f000 8568 	beq.w	800bd1a <_dtoa_r+0xbb2>
 800b24a:	4b86      	ldr	r3, [pc, #536]	; (800b464 <_dtoa_r+0x2fc>)
 800b24c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b24e:	6013      	str	r3, [r2, #0]
 800b250:	3b01      	subs	r3, #1
 800b252:	9300      	str	r3, [sp, #0]
 800b254:	e7da      	b.n	800b20c <_dtoa_r+0xa4>
 800b256:	aa10      	add	r2, sp, #64	; 0x40
 800b258:	a911      	add	r1, sp, #68	; 0x44
 800b25a:	4620      	mov	r0, r4
 800b25c:	eeb0 0a48 	vmov.f32	s0, s16
 800b260:	eef0 0a68 	vmov.f32	s1, s17
 800b264:	f001 fb4e 	bl	800c904 <__d2b>
 800b268:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b26c:	4682      	mov	sl, r0
 800b26e:	2d00      	cmp	r5, #0
 800b270:	d07f      	beq.n	800b372 <_dtoa_r+0x20a>
 800b272:	ee18 3a90 	vmov	r3, s17
 800b276:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b27a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b27e:	ec51 0b18 	vmov	r0, r1, d8
 800b282:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b286:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b28a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b28e:	4619      	mov	r1, r3
 800b290:	2200      	movs	r2, #0
 800b292:	4b75      	ldr	r3, [pc, #468]	; (800b468 <_dtoa_r+0x300>)
 800b294:	f7f5 f800 	bl	8000298 <__aeabi_dsub>
 800b298:	a367      	add	r3, pc, #412	; (adr r3, 800b438 <_dtoa_r+0x2d0>)
 800b29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b29e:	f7f5 f9b3 	bl	8000608 <__aeabi_dmul>
 800b2a2:	a367      	add	r3, pc, #412	; (adr r3, 800b440 <_dtoa_r+0x2d8>)
 800b2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a8:	f7f4 fff8 	bl	800029c <__adddf3>
 800b2ac:	4606      	mov	r6, r0
 800b2ae:	4628      	mov	r0, r5
 800b2b0:	460f      	mov	r7, r1
 800b2b2:	f7f5 f93f 	bl	8000534 <__aeabi_i2d>
 800b2b6:	a364      	add	r3, pc, #400	; (adr r3, 800b448 <_dtoa_r+0x2e0>)
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	f7f5 f9a4 	bl	8000608 <__aeabi_dmul>
 800b2c0:	4602      	mov	r2, r0
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	4630      	mov	r0, r6
 800b2c6:	4639      	mov	r1, r7
 800b2c8:	f7f4 ffe8 	bl	800029c <__adddf3>
 800b2cc:	4606      	mov	r6, r0
 800b2ce:	460f      	mov	r7, r1
 800b2d0:	f7f5 fc4a 	bl	8000b68 <__aeabi_d2iz>
 800b2d4:	2200      	movs	r2, #0
 800b2d6:	4683      	mov	fp, r0
 800b2d8:	2300      	movs	r3, #0
 800b2da:	4630      	mov	r0, r6
 800b2dc:	4639      	mov	r1, r7
 800b2de:	f7f5 fc05 	bl	8000aec <__aeabi_dcmplt>
 800b2e2:	b148      	cbz	r0, 800b2f8 <_dtoa_r+0x190>
 800b2e4:	4658      	mov	r0, fp
 800b2e6:	f7f5 f925 	bl	8000534 <__aeabi_i2d>
 800b2ea:	4632      	mov	r2, r6
 800b2ec:	463b      	mov	r3, r7
 800b2ee:	f7f5 fbf3 	bl	8000ad8 <__aeabi_dcmpeq>
 800b2f2:	b908      	cbnz	r0, 800b2f8 <_dtoa_r+0x190>
 800b2f4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b2f8:	f1bb 0f16 	cmp.w	fp, #22
 800b2fc:	d857      	bhi.n	800b3ae <_dtoa_r+0x246>
 800b2fe:	4b5b      	ldr	r3, [pc, #364]	; (800b46c <_dtoa_r+0x304>)
 800b300:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	ec51 0b18 	vmov	r0, r1, d8
 800b30c:	f7f5 fbee 	bl	8000aec <__aeabi_dcmplt>
 800b310:	2800      	cmp	r0, #0
 800b312:	d04e      	beq.n	800b3b2 <_dtoa_r+0x24a>
 800b314:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b318:	2300      	movs	r3, #0
 800b31a:	930c      	str	r3, [sp, #48]	; 0x30
 800b31c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b31e:	1b5b      	subs	r3, r3, r5
 800b320:	1e5a      	subs	r2, r3, #1
 800b322:	bf45      	ittet	mi
 800b324:	f1c3 0301 	rsbmi	r3, r3, #1
 800b328:	9305      	strmi	r3, [sp, #20]
 800b32a:	2300      	movpl	r3, #0
 800b32c:	2300      	movmi	r3, #0
 800b32e:	9206      	str	r2, [sp, #24]
 800b330:	bf54      	ite	pl
 800b332:	9305      	strpl	r3, [sp, #20]
 800b334:	9306      	strmi	r3, [sp, #24]
 800b336:	f1bb 0f00 	cmp.w	fp, #0
 800b33a:	db3c      	blt.n	800b3b6 <_dtoa_r+0x24e>
 800b33c:	9b06      	ldr	r3, [sp, #24]
 800b33e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b342:	445b      	add	r3, fp
 800b344:	9306      	str	r3, [sp, #24]
 800b346:	2300      	movs	r3, #0
 800b348:	9308      	str	r3, [sp, #32]
 800b34a:	9b07      	ldr	r3, [sp, #28]
 800b34c:	2b09      	cmp	r3, #9
 800b34e:	d868      	bhi.n	800b422 <_dtoa_r+0x2ba>
 800b350:	2b05      	cmp	r3, #5
 800b352:	bfc4      	itt	gt
 800b354:	3b04      	subgt	r3, #4
 800b356:	9307      	strgt	r3, [sp, #28]
 800b358:	9b07      	ldr	r3, [sp, #28]
 800b35a:	f1a3 0302 	sub.w	r3, r3, #2
 800b35e:	bfcc      	ite	gt
 800b360:	2500      	movgt	r5, #0
 800b362:	2501      	movle	r5, #1
 800b364:	2b03      	cmp	r3, #3
 800b366:	f200 8085 	bhi.w	800b474 <_dtoa_r+0x30c>
 800b36a:	e8df f003 	tbb	[pc, r3]
 800b36e:	3b2e      	.short	0x3b2e
 800b370:	5839      	.short	0x5839
 800b372:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b376:	441d      	add	r5, r3
 800b378:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b37c:	2b20      	cmp	r3, #32
 800b37e:	bfc1      	itttt	gt
 800b380:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b384:	fa08 f803 	lslgt.w	r8, r8, r3
 800b388:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b38c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b390:	bfd6      	itet	le
 800b392:	f1c3 0320 	rsble	r3, r3, #32
 800b396:	ea48 0003 	orrgt.w	r0, r8, r3
 800b39a:	fa06 f003 	lslle.w	r0, r6, r3
 800b39e:	f7f5 f8b9 	bl	8000514 <__aeabi_ui2d>
 800b3a2:	2201      	movs	r2, #1
 800b3a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b3a8:	3d01      	subs	r5, #1
 800b3aa:	920e      	str	r2, [sp, #56]	; 0x38
 800b3ac:	e76f      	b.n	800b28e <_dtoa_r+0x126>
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	e7b3      	b.n	800b31a <_dtoa_r+0x1b2>
 800b3b2:	900c      	str	r0, [sp, #48]	; 0x30
 800b3b4:	e7b2      	b.n	800b31c <_dtoa_r+0x1b4>
 800b3b6:	9b05      	ldr	r3, [sp, #20]
 800b3b8:	eba3 030b 	sub.w	r3, r3, fp
 800b3bc:	9305      	str	r3, [sp, #20]
 800b3be:	f1cb 0300 	rsb	r3, fp, #0
 800b3c2:	9308      	str	r3, [sp, #32]
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3c8:	e7bf      	b.n	800b34a <_dtoa_r+0x1e2>
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	9309      	str	r3, [sp, #36]	; 0x24
 800b3ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	dc52      	bgt.n	800b47a <_dtoa_r+0x312>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	9301      	str	r3, [sp, #4]
 800b3d8:	9304      	str	r3, [sp, #16]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	920a      	str	r2, [sp, #40]	; 0x28
 800b3de:	e00b      	b.n	800b3f8 <_dtoa_r+0x290>
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	e7f3      	b.n	800b3cc <_dtoa_r+0x264>
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	9309      	str	r3, [sp, #36]	; 0x24
 800b3e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ea:	445b      	add	r3, fp
 800b3ec:	9301      	str	r3, [sp, #4]
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	9304      	str	r3, [sp, #16]
 800b3f4:	bfb8      	it	lt
 800b3f6:	2301      	movlt	r3, #1
 800b3f8:	69e0      	ldr	r0, [r4, #28]
 800b3fa:	2100      	movs	r1, #0
 800b3fc:	2204      	movs	r2, #4
 800b3fe:	f102 0614 	add.w	r6, r2, #20
 800b402:	429e      	cmp	r6, r3
 800b404:	d93d      	bls.n	800b482 <_dtoa_r+0x31a>
 800b406:	6041      	str	r1, [r0, #4]
 800b408:	4620      	mov	r0, r4
 800b40a:	f000 ff59 	bl	800c2c0 <_Balloc>
 800b40e:	9000      	str	r0, [sp, #0]
 800b410:	2800      	cmp	r0, #0
 800b412:	d139      	bne.n	800b488 <_dtoa_r+0x320>
 800b414:	4b16      	ldr	r3, [pc, #88]	; (800b470 <_dtoa_r+0x308>)
 800b416:	4602      	mov	r2, r0
 800b418:	f240 11af 	movw	r1, #431	; 0x1af
 800b41c:	e6bd      	b.n	800b19a <_dtoa_r+0x32>
 800b41e:	2301      	movs	r3, #1
 800b420:	e7e1      	b.n	800b3e6 <_dtoa_r+0x27e>
 800b422:	2501      	movs	r5, #1
 800b424:	2300      	movs	r3, #0
 800b426:	9307      	str	r3, [sp, #28]
 800b428:	9509      	str	r5, [sp, #36]	; 0x24
 800b42a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b42e:	9301      	str	r3, [sp, #4]
 800b430:	9304      	str	r3, [sp, #16]
 800b432:	2200      	movs	r2, #0
 800b434:	2312      	movs	r3, #18
 800b436:	e7d1      	b.n	800b3dc <_dtoa_r+0x274>
 800b438:	636f4361 	.word	0x636f4361
 800b43c:	3fd287a7 	.word	0x3fd287a7
 800b440:	8b60c8b3 	.word	0x8b60c8b3
 800b444:	3fc68a28 	.word	0x3fc68a28
 800b448:	509f79fb 	.word	0x509f79fb
 800b44c:	3fd34413 	.word	0x3fd34413
 800b450:	0800de2d 	.word	0x0800de2d
 800b454:	0800de44 	.word	0x0800de44
 800b458:	7ff00000 	.word	0x7ff00000
 800b45c:	0800de29 	.word	0x0800de29
 800b460:	0800de20 	.word	0x0800de20
 800b464:	0800ddfd 	.word	0x0800ddfd
 800b468:	3ff80000 	.word	0x3ff80000
 800b46c:	0800df40 	.word	0x0800df40
 800b470:	0800de9c 	.word	0x0800de9c
 800b474:	2301      	movs	r3, #1
 800b476:	9309      	str	r3, [sp, #36]	; 0x24
 800b478:	e7d7      	b.n	800b42a <_dtoa_r+0x2c2>
 800b47a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b47c:	9301      	str	r3, [sp, #4]
 800b47e:	9304      	str	r3, [sp, #16]
 800b480:	e7ba      	b.n	800b3f8 <_dtoa_r+0x290>
 800b482:	3101      	adds	r1, #1
 800b484:	0052      	lsls	r2, r2, #1
 800b486:	e7ba      	b.n	800b3fe <_dtoa_r+0x296>
 800b488:	69e3      	ldr	r3, [r4, #28]
 800b48a:	9a00      	ldr	r2, [sp, #0]
 800b48c:	601a      	str	r2, [r3, #0]
 800b48e:	9b04      	ldr	r3, [sp, #16]
 800b490:	2b0e      	cmp	r3, #14
 800b492:	f200 80a8 	bhi.w	800b5e6 <_dtoa_r+0x47e>
 800b496:	2d00      	cmp	r5, #0
 800b498:	f000 80a5 	beq.w	800b5e6 <_dtoa_r+0x47e>
 800b49c:	f1bb 0f00 	cmp.w	fp, #0
 800b4a0:	dd38      	ble.n	800b514 <_dtoa_r+0x3ac>
 800b4a2:	4bc0      	ldr	r3, [pc, #768]	; (800b7a4 <_dtoa_r+0x63c>)
 800b4a4:	f00b 020f 	and.w	r2, fp, #15
 800b4a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4ac:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b4b0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b4b4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b4b8:	d019      	beq.n	800b4ee <_dtoa_r+0x386>
 800b4ba:	4bbb      	ldr	r3, [pc, #748]	; (800b7a8 <_dtoa_r+0x640>)
 800b4bc:	ec51 0b18 	vmov	r0, r1, d8
 800b4c0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4c4:	f7f5 f9ca 	bl	800085c <__aeabi_ddiv>
 800b4c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4cc:	f008 080f 	and.w	r8, r8, #15
 800b4d0:	2503      	movs	r5, #3
 800b4d2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b7a8 <_dtoa_r+0x640>
 800b4d6:	f1b8 0f00 	cmp.w	r8, #0
 800b4da:	d10a      	bne.n	800b4f2 <_dtoa_r+0x38a>
 800b4dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4e0:	4632      	mov	r2, r6
 800b4e2:	463b      	mov	r3, r7
 800b4e4:	f7f5 f9ba 	bl	800085c <__aeabi_ddiv>
 800b4e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4ec:	e02b      	b.n	800b546 <_dtoa_r+0x3de>
 800b4ee:	2502      	movs	r5, #2
 800b4f0:	e7ef      	b.n	800b4d2 <_dtoa_r+0x36a>
 800b4f2:	f018 0f01 	tst.w	r8, #1
 800b4f6:	d008      	beq.n	800b50a <_dtoa_r+0x3a2>
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	4639      	mov	r1, r7
 800b4fc:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b500:	f7f5 f882 	bl	8000608 <__aeabi_dmul>
 800b504:	3501      	adds	r5, #1
 800b506:	4606      	mov	r6, r0
 800b508:	460f      	mov	r7, r1
 800b50a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b50e:	f109 0908 	add.w	r9, r9, #8
 800b512:	e7e0      	b.n	800b4d6 <_dtoa_r+0x36e>
 800b514:	f000 809f 	beq.w	800b656 <_dtoa_r+0x4ee>
 800b518:	f1cb 0600 	rsb	r6, fp, #0
 800b51c:	4ba1      	ldr	r3, [pc, #644]	; (800b7a4 <_dtoa_r+0x63c>)
 800b51e:	4fa2      	ldr	r7, [pc, #648]	; (800b7a8 <_dtoa_r+0x640>)
 800b520:	f006 020f 	and.w	r2, r6, #15
 800b524:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52c:	ec51 0b18 	vmov	r0, r1, d8
 800b530:	f7f5 f86a 	bl	8000608 <__aeabi_dmul>
 800b534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b538:	1136      	asrs	r6, r6, #4
 800b53a:	2300      	movs	r3, #0
 800b53c:	2502      	movs	r5, #2
 800b53e:	2e00      	cmp	r6, #0
 800b540:	d17e      	bne.n	800b640 <_dtoa_r+0x4d8>
 800b542:	2b00      	cmp	r3, #0
 800b544:	d1d0      	bne.n	800b4e8 <_dtoa_r+0x380>
 800b546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b548:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f000 8084 	beq.w	800b65a <_dtoa_r+0x4f2>
 800b552:	4b96      	ldr	r3, [pc, #600]	; (800b7ac <_dtoa_r+0x644>)
 800b554:	2200      	movs	r2, #0
 800b556:	4640      	mov	r0, r8
 800b558:	4649      	mov	r1, r9
 800b55a:	f7f5 fac7 	bl	8000aec <__aeabi_dcmplt>
 800b55e:	2800      	cmp	r0, #0
 800b560:	d07b      	beq.n	800b65a <_dtoa_r+0x4f2>
 800b562:	9b04      	ldr	r3, [sp, #16]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d078      	beq.n	800b65a <_dtoa_r+0x4f2>
 800b568:	9b01      	ldr	r3, [sp, #4]
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	dd39      	ble.n	800b5e2 <_dtoa_r+0x47a>
 800b56e:	4b90      	ldr	r3, [pc, #576]	; (800b7b0 <_dtoa_r+0x648>)
 800b570:	2200      	movs	r2, #0
 800b572:	4640      	mov	r0, r8
 800b574:	4649      	mov	r1, r9
 800b576:	f7f5 f847 	bl	8000608 <__aeabi_dmul>
 800b57a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b57e:	9e01      	ldr	r6, [sp, #4]
 800b580:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800b584:	3501      	adds	r5, #1
 800b586:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b58a:	4628      	mov	r0, r5
 800b58c:	f7f4 ffd2 	bl	8000534 <__aeabi_i2d>
 800b590:	4642      	mov	r2, r8
 800b592:	464b      	mov	r3, r9
 800b594:	f7f5 f838 	bl	8000608 <__aeabi_dmul>
 800b598:	4b86      	ldr	r3, [pc, #536]	; (800b7b4 <_dtoa_r+0x64c>)
 800b59a:	2200      	movs	r2, #0
 800b59c:	f7f4 fe7e 	bl	800029c <__adddf3>
 800b5a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b5a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5a8:	9303      	str	r3, [sp, #12]
 800b5aa:	2e00      	cmp	r6, #0
 800b5ac:	d158      	bne.n	800b660 <_dtoa_r+0x4f8>
 800b5ae:	4b82      	ldr	r3, [pc, #520]	; (800b7b8 <_dtoa_r+0x650>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	4640      	mov	r0, r8
 800b5b4:	4649      	mov	r1, r9
 800b5b6:	f7f4 fe6f 	bl	8000298 <__aeabi_dsub>
 800b5ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5be:	4680      	mov	r8, r0
 800b5c0:	4689      	mov	r9, r1
 800b5c2:	f7f5 fab1 	bl	8000b28 <__aeabi_dcmpgt>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	f040 8296 	bne.w	800baf8 <_dtoa_r+0x990>
 800b5cc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b5d0:	4640      	mov	r0, r8
 800b5d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5d6:	4649      	mov	r1, r9
 800b5d8:	f7f5 fa88 	bl	8000aec <__aeabi_dcmplt>
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	f040 8289 	bne.w	800baf4 <_dtoa_r+0x98c>
 800b5e2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b5e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	f2c0 814e 	blt.w	800b88a <_dtoa_r+0x722>
 800b5ee:	f1bb 0f0e 	cmp.w	fp, #14
 800b5f2:	f300 814a 	bgt.w	800b88a <_dtoa_r+0x722>
 800b5f6:	4b6b      	ldr	r3, [pc, #428]	; (800b7a4 <_dtoa_r+0x63c>)
 800b5f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b5fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b602:	2b00      	cmp	r3, #0
 800b604:	f280 80dc 	bge.w	800b7c0 <_dtoa_r+0x658>
 800b608:	9b04      	ldr	r3, [sp, #16]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	f300 80d8 	bgt.w	800b7c0 <_dtoa_r+0x658>
 800b610:	f040 826f 	bne.w	800baf2 <_dtoa_r+0x98a>
 800b614:	4b68      	ldr	r3, [pc, #416]	; (800b7b8 <_dtoa_r+0x650>)
 800b616:	2200      	movs	r2, #0
 800b618:	4640      	mov	r0, r8
 800b61a:	4649      	mov	r1, r9
 800b61c:	f7f4 fff4 	bl	8000608 <__aeabi_dmul>
 800b620:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b624:	f7f5 fa76 	bl	8000b14 <__aeabi_dcmpge>
 800b628:	9e04      	ldr	r6, [sp, #16]
 800b62a:	4637      	mov	r7, r6
 800b62c:	2800      	cmp	r0, #0
 800b62e:	f040 8245 	bne.w	800babc <_dtoa_r+0x954>
 800b632:	9d00      	ldr	r5, [sp, #0]
 800b634:	2331      	movs	r3, #49	; 0x31
 800b636:	f805 3b01 	strb.w	r3, [r5], #1
 800b63a:	f10b 0b01 	add.w	fp, fp, #1
 800b63e:	e241      	b.n	800bac4 <_dtoa_r+0x95c>
 800b640:	07f2      	lsls	r2, r6, #31
 800b642:	d505      	bpl.n	800b650 <_dtoa_r+0x4e8>
 800b644:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b648:	f7f4 ffde 	bl	8000608 <__aeabi_dmul>
 800b64c:	3501      	adds	r5, #1
 800b64e:	2301      	movs	r3, #1
 800b650:	1076      	asrs	r6, r6, #1
 800b652:	3708      	adds	r7, #8
 800b654:	e773      	b.n	800b53e <_dtoa_r+0x3d6>
 800b656:	2502      	movs	r5, #2
 800b658:	e775      	b.n	800b546 <_dtoa_r+0x3de>
 800b65a:	9e04      	ldr	r6, [sp, #16]
 800b65c:	465f      	mov	r7, fp
 800b65e:	e792      	b.n	800b586 <_dtoa_r+0x41e>
 800b660:	9900      	ldr	r1, [sp, #0]
 800b662:	4b50      	ldr	r3, [pc, #320]	; (800b7a4 <_dtoa_r+0x63c>)
 800b664:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b668:	4431      	add	r1, r6
 800b66a:	9102      	str	r1, [sp, #8]
 800b66c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b66e:	eeb0 9a47 	vmov.f32	s18, s14
 800b672:	eef0 9a67 	vmov.f32	s19, s15
 800b676:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b67a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b67e:	2900      	cmp	r1, #0
 800b680:	d044      	beq.n	800b70c <_dtoa_r+0x5a4>
 800b682:	494e      	ldr	r1, [pc, #312]	; (800b7bc <_dtoa_r+0x654>)
 800b684:	2000      	movs	r0, #0
 800b686:	f7f5 f8e9 	bl	800085c <__aeabi_ddiv>
 800b68a:	ec53 2b19 	vmov	r2, r3, d9
 800b68e:	f7f4 fe03 	bl	8000298 <__aeabi_dsub>
 800b692:	9d00      	ldr	r5, [sp, #0]
 800b694:	ec41 0b19 	vmov	d9, r0, r1
 800b698:	4649      	mov	r1, r9
 800b69a:	4640      	mov	r0, r8
 800b69c:	f7f5 fa64 	bl	8000b68 <__aeabi_d2iz>
 800b6a0:	4606      	mov	r6, r0
 800b6a2:	f7f4 ff47 	bl	8000534 <__aeabi_i2d>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	460b      	mov	r3, r1
 800b6aa:	4640      	mov	r0, r8
 800b6ac:	4649      	mov	r1, r9
 800b6ae:	f7f4 fdf3 	bl	8000298 <__aeabi_dsub>
 800b6b2:	3630      	adds	r6, #48	; 0x30
 800b6b4:	f805 6b01 	strb.w	r6, [r5], #1
 800b6b8:	ec53 2b19 	vmov	r2, r3, d9
 800b6bc:	4680      	mov	r8, r0
 800b6be:	4689      	mov	r9, r1
 800b6c0:	f7f5 fa14 	bl	8000aec <__aeabi_dcmplt>
 800b6c4:	2800      	cmp	r0, #0
 800b6c6:	d164      	bne.n	800b792 <_dtoa_r+0x62a>
 800b6c8:	4642      	mov	r2, r8
 800b6ca:	464b      	mov	r3, r9
 800b6cc:	4937      	ldr	r1, [pc, #220]	; (800b7ac <_dtoa_r+0x644>)
 800b6ce:	2000      	movs	r0, #0
 800b6d0:	f7f4 fde2 	bl	8000298 <__aeabi_dsub>
 800b6d4:	ec53 2b19 	vmov	r2, r3, d9
 800b6d8:	f7f5 fa08 	bl	8000aec <__aeabi_dcmplt>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	f040 80b6 	bne.w	800b84e <_dtoa_r+0x6e6>
 800b6e2:	9b02      	ldr	r3, [sp, #8]
 800b6e4:	429d      	cmp	r5, r3
 800b6e6:	f43f af7c 	beq.w	800b5e2 <_dtoa_r+0x47a>
 800b6ea:	4b31      	ldr	r3, [pc, #196]	; (800b7b0 <_dtoa_r+0x648>)
 800b6ec:	ec51 0b19 	vmov	r0, r1, d9
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	f7f4 ff89 	bl	8000608 <__aeabi_dmul>
 800b6f6:	4b2e      	ldr	r3, [pc, #184]	; (800b7b0 <_dtoa_r+0x648>)
 800b6f8:	ec41 0b19 	vmov	d9, r0, r1
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	4640      	mov	r0, r8
 800b700:	4649      	mov	r1, r9
 800b702:	f7f4 ff81 	bl	8000608 <__aeabi_dmul>
 800b706:	4680      	mov	r8, r0
 800b708:	4689      	mov	r9, r1
 800b70a:	e7c5      	b.n	800b698 <_dtoa_r+0x530>
 800b70c:	ec51 0b17 	vmov	r0, r1, d7
 800b710:	f7f4 ff7a 	bl	8000608 <__aeabi_dmul>
 800b714:	9b02      	ldr	r3, [sp, #8]
 800b716:	9d00      	ldr	r5, [sp, #0]
 800b718:	930f      	str	r3, [sp, #60]	; 0x3c
 800b71a:	ec41 0b19 	vmov	d9, r0, r1
 800b71e:	4649      	mov	r1, r9
 800b720:	4640      	mov	r0, r8
 800b722:	f7f5 fa21 	bl	8000b68 <__aeabi_d2iz>
 800b726:	4606      	mov	r6, r0
 800b728:	f7f4 ff04 	bl	8000534 <__aeabi_i2d>
 800b72c:	3630      	adds	r6, #48	; 0x30
 800b72e:	4602      	mov	r2, r0
 800b730:	460b      	mov	r3, r1
 800b732:	4640      	mov	r0, r8
 800b734:	4649      	mov	r1, r9
 800b736:	f7f4 fdaf 	bl	8000298 <__aeabi_dsub>
 800b73a:	f805 6b01 	strb.w	r6, [r5], #1
 800b73e:	9b02      	ldr	r3, [sp, #8]
 800b740:	429d      	cmp	r5, r3
 800b742:	4680      	mov	r8, r0
 800b744:	4689      	mov	r9, r1
 800b746:	f04f 0200 	mov.w	r2, #0
 800b74a:	d124      	bne.n	800b796 <_dtoa_r+0x62e>
 800b74c:	4b1b      	ldr	r3, [pc, #108]	; (800b7bc <_dtoa_r+0x654>)
 800b74e:	ec51 0b19 	vmov	r0, r1, d9
 800b752:	f7f4 fda3 	bl	800029c <__adddf3>
 800b756:	4602      	mov	r2, r0
 800b758:	460b      	mov	r3, r1
 800b75a:	4640      	mov	r0, r8
 800b75c:	4649      	mov	r1, r9
 800b75e:	f7f5 f9e3 	bl	8000b28 <__aeabi_dcmpgt>
 800b762:	2800      	cmp	r0, #0
 800b764:	d173      	bne.n	800b84e <_dtoa_r+0x6e6>
 800b766:	ec53 2b19 	vmov	r2, r3, d9
 800b76a:	4914      	ldr	r1, [pc, #80]	; (800b7bc <_dtoa_r+0x654>)
 800b76c:	2000      	movs	r0, #0
 800b76e:	f7f4 fd93 	bl	8000298 <__aeabi_dsub>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	4640      	mov	r0, r8
 800b778:	4649      	mov	r1, r9
 800b77a:	f7f5 f9b7 	bl	8000aec <__aeabi_dcmplt>
 800b77e:	2800      	cmp	r0, #0
 800b780:	f43f af2f 	beq.w	800b5e2 <_dtoa_r+0x47a>
 800b784:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b786:	1e6b      	subs	r3, r5, #1
 800b788:	930f      	str	r3, [sp, #60]	; 0x3c
 800b78a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b78e:	2b30      	cmp	r3, #48	; 0x30
 800b790:	d0f8      	beq.n	800b784 <_dtoa_r+0x61c>
 800b792:	46bb      	mov	fp, r7
 800b794:	e04a      	b.n	800b82c <_dtoa_r+0x6c4>
 800b796:	4b06      	ldr	r3, [pc, #24]	; (800b7b0 <_dtoa_r+0x648>)
 800b798:	f7f4 ff36 	bl	8000608 <__aeabi_dmul>
 800b79c:	4680      	mov	r8, r0
 800b79e:	4689      	mov	r9, r1
 800b7a0:	e7bd      	b.n	800b71e <_dtoa_r+0x5b6>
 800b7a2:	bf00      	nop
 800b7a4:	0800df40 	.word	0x0800df40
 800b7a8:	0800df18 	.word	0x0800df18
 800b7ac:	3ff00000 	.word	0x3ff00000
 800b7b0:	40240000 	.word	0x40240000
 800b7b4:	401c0000 	.word	0x401c0000
 800b7b8:	40140000 	.word	0x40140000
 800b7bc:	3fe00000 	.word	0x3fe00000
 800b7c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b7c4:	9d00      	ldr	r5, [sp, #0]
 800b7c6:	4642      	mov	r2, r8
 800b7c8:	464b      	mov	r3, r9
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	4639      	mov	r1, r7
 800b7ce:	f7f5 f845 	bl	800085c <__aeabi_ddiv>
 800b7d2:	f7f5 f9c9 	bl	8000b68 <__aeabi_d2iz>
 800b7d6:	9001      	str	r0, [sp, #4]
 800b7d8:	f7f4 feac 	bl	8000534 <__aeabi_i2d>
 800b7dc:	4642      	mov	r2, r8
 800b7de:	464b      	mov	r3, r9
 800b7e0:	f7f4 ff12 	bl	8000608 <__aeabi_dmul>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	460b      	mov	r3, r1
 800b7e8:	4630      	mov	r0, r6
 800b7ea:	4639      	mov	r1, r7
 800b7ec:	f7f4 fd54 	bl	8000298 <__aeabi_dsub>
 800b7f0:	9e01      	ldr	r6, [sp, #4]
 800b7f2:	9f04      	ldr	r7, [sp, #16]
 800b7f4:	3630      	adds	r6, #48	; 0x30
 800b7f6:	f805 6b01 	strb.w	r6, [r5], #1
 800b7fa:	9e00      	ldr	r6, [sp, #0]
 800b7fc:	1bae      	subs	r6, r5, r6
 800b7fe:	42b7      	cmp	r7, r6
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	d134      	bne.n	800b870 <_dtoa_r+0x708>
 800b806:	f7f4 fd49 	bl	800029c <__adddf3>
 800b80a:	4642      	mov	r2, r8
 800b80c:	464b      	mov	r3, r9
 800b80e:	4606      	mov	r6, r0
 800b810:	460f      	mov	r7, r1
 800b812:	f7f5 f989 	bl	8000b28 <__aeabi_dcmpgt>
 800b816:	b9c8      	cbnz	r0, 800b84c <_dtoa_r+0x6e4>
 800b818:	4642      	mov	r2, r8
 800b81a:	464b      	mov	r3, r9
 800b81c:	4630      	mov	r0, r6
 800b81e:	4639      	mov	r1, r7
 800b820:	f7f5 f95a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b824:	b110      	cbz	r0, 800b82c <_dtoa_r+0x6c4>
 800b826:	9b01      	ldr	r3, [sp, #4]
 800b828:	07db      	lsls	r3, r3, #31
 800b82a:	d40f      	bmi.n	800b84c <_dtoa_r+0x6e4>
 800b82c:	4651      	mov	r1, sl
 800b82e:	4620      	mov	r0, r4
 800b830:	f000 fd86 	bl	800c340 <_Bfree>
 800b834:	2300      	movs	r3, #0
 800b836:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b838:	702b      	strb	r3, [r5, #0]
 800b83a:	f10b 0301 	add.w	r3, fp, #1
 800b83e:	6013      	str	r3, [r2, #0]
 800b840:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b842:	2b00      	cmp	r3, #0
 800b844:	f43f ace2 	beq.w	800b20c <_dtoa_r+0xa4>
 800b848:	601d      	str	r5, [r3, #0]
 800b84a:	e4df      	b.n	800b20c <_dtoa_r+0xa4>
 800b84c:	465f      	mov	r7, fp
 800b84e:	462b      	mov	r3, r5
 800b850:	461d      	mov	r5, r3
 800b852:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b856:	2a39      	cmp	r2, #57	; 0x39
 800b858:	d106      	bne.n	800b868 <_dtoa_r+0x700>
 800b85a:	9a00      	ldr	r2, [sp, #0]
 800b85c:	429a      	cmp	r2, r3
 800b85e:	d1f7      	bne.n	800b850 <_dtoa_r+0x6e8>
 800b860:	9900      	ldr	r1, [sp, #0]
 800b862:	2230      	movs	r2, #48	; 0x30
 800b864:	3701      	adds	r7, #1
 800b866:	700a      	strb	r2, [r1, #0]
 800b868:	781a      	ldrb	r2, [r3, #0]
 800b86a:	3201      	adds	r2, #1
 800b86c:	701a      	strb	r2, [r3, #0]
 800b86e:	e790      	b.n	800b792 <_dtoa_r+0x62a>
 800b870:	4ba3      	ldr	r3, [pc, #652]	; (800bb00 <_dtoa_r+0x998>)
 800b872:	2200      	movs	r2, #0
 800b874:	f7f4 fec8 	bl	8000608 <__aeabi_dmul>
 800b878:	2200      	movs	r2, #0
 800b87a:	2300      	movs	r3, #0
 800b87c:	4606      	mov	r6, r0
 800b87e:	460f      	mov	r7, r1
 800b880:	f7f5 f92a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b884:	2800      	cmp	r0, #0
 800b886:	d09e      	beq.n	800b7c6 <_dtoa_r+0x65e>
 800b888:	e7d0      	b.n	800b82c <_dtoa_r+0x6c4>
 800b88a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b88c:	2a00      	cmp	r2, #0
 800b88e:	f000 80ca 	beq.w	800ba26 <_dtoa_r+0x8be>
 800b892:	9a07      	ldr	r2, [sp, #28]
 800b894:	2a01      	cmp	r2, #1
 800b896:	f300 80ad 	bgt.w	800b9f4 <_dtoa_r+0x88c>
 800b89a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b89c:	2a00      	cmp	r2, #0
 800b89e:	f000 80a5 	beq.w	800b9ec <_dtoa_r+0x884>
 800b8a2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8a6:	9e08      	ldr	r6, [sp, #32]
 800b8a8:	9d05      	ldr	r5, [sp, #20]
 800b8aa:	9a05      	ldr	r2, [sp, #20]
 800b8ac:	441a      	add	r2, r3
 800b8ae:	9205      	str	r2, [sp, #20]
 800b8b0:	9a06      	ldr	r2, [sp, #24]
 800b8b2:	2101      	movs	r1, #1
 800b8b4:	441a      	add	r2, r3
 800b8b6:	4620      	mov	r0, r4
 800b8b8:	9206      	str	r2, [sp, #24]
 800b8ba:	f000 fdf7 	bl	800c4ac <__i2b>
 800b8be:	4607      	mov	r7, r0
 800b8c0:	b165      	cbz	r5, 800b8dc <_dtoa_r+0x774>
 800b8c2:	9b06      	ldr	r3, [sp, #24]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	dd09      	ble.n	800b8dc <_dtoa_r+0x774>
 800b8c8:	42ab      	cmp	r3, r5
 800b8ca:	9a05      	ldr	r2, [sp, #20]
 800b8cc:	bfa8      	it	ge
 800b8ce:	462b      	movge	r3, r5
 800b8d0:	1ad2      	subs	r2, r2, r3
 800b8d2:	9205      	str	r2, [sp, #20]
 800b8d4:	9a06      	ldr	r2, [sp, #24]
 800b8d6:	1aed      	subs	r5, r5, r3
 800b8d8:	1ad3      	subs	r3, r2, r3
 800b8da:	9306      	str	r3, [sp, #24]
 800b8dc:	9b08      	ldr	r3, [sp, #32]
 800b8de:	b1f3      	cbz	r3, 800b91e <_dtoa_r+0x7b6>
 800b8e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	f000 80a3 	beq.w	800ba2e <_dtoa_r+0x8c6>
 800b8e8:	2e00      	cmp	r6, #0
 800b8ea:	dd10      	ble.n	800b90e <_dtoa_r+0x7a6>
 800b8ec:	4639      	mov	r1, r7
 800b8ee:	4632      	mov	r2, r6
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	f000 fe9b 	bl	800c62c <__pow5mult>
 800b8f6:	4652      	mov	r2, sl
 800b8f8:	4601      	mov	r1, r0
 800b8fa:	4607      	mov	r7, r0
 800b8fc:	4620      	mov	r0, r4
 800b8fe:	f000 fdeb 	bl	800c4d8 <__multiply>
 800b902:	4651      	mov	r1, sl
 800b904:	4680      	mov	r8, r0
 800b906:	4620      	mov	r0, r4
 800b908:	f000 fd1a 	bl	800c340 <_Bfree>
 800b90c:	46c2      	mov	sl, r8
 800b90e:	9b08      	ldr	r3, [sp, #32]
 800b910:	1b9a      	subs	r2, r3, r6
 800b912:	d004      	beq.n	800b91e <_dtoa_r+0x7b6>
 800b914:	4651      	mov	r1, sl
 800b916:	4620      	mov	r0, r4
 800b918:	f000 fe88 	bl	800c62c <__pow5mult>
 800b91c:	4682      	mov	sl, r0
 800b91e:	2101      	movs	r1, #1
 800b920:	4620      	mov	r0, r4
 800b922:	f000 fdc3 	bl	800c4ac <__i2b>
 800b926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b928:	2b00      	cmp	r3, #0
 800b92a:	4606      	mov	r6, r0
 800b92c:	f340 8081 	ble.w	800ba32 <_dtoa_r+0x8ca>
 800b930:	461a      	mov	r2, r3
 800b932:	4601      	mov	r1, r0
 800b934:	4620      	mov	r0, r4
 800b936:	f000 fe79 	bl	800c62c <__pow5mult>
 800b93a:	9b07      	ldr	r3, [sp, #28]
 800b93c:	2b01      	cmp	r3, #1
 800b93e:	4606      	mov	r6, r0
 800b940:	dd7a      	ble.n	800ba38 <_dtoa_r+0x8d0>
 800b942:	f04f 0800 	mov.w	r8, #0
 800b946:	6933      	ldr	r3, [r6, #16]
 800b948:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b94c:	6918      	ldr	r0, [r3, #16]
 800b94e:	f000 fd5f 	bl	800c410 <__hi0bits>
 800b952:	f1c0 0020 	rsb	r0, r0, #32
 800b956:	9b06      	ldr	r3, [sp, #24]
 800b958:	4418      	add	r0, r3
 800b95a:	f010 001f 	ands.w	r0, r0, #31
 800b95e:	f000 8094 	beq.w	800ba8a <_dtoa_r+0x922>
 800b962:	f1c0 0320 	rsb	r3, r0, #32
 800b966:	2b04      	cmp	r3, #4
 800b968:	f340 8085 	ble.w	800ba76 <_dtoa_r+0x90e>
 800b96c:	9b05      	ldr	r3, [sp, #20]
 800b96e:	f1c0 001c 	rsb	r0, r0, #28
 800b972:	4403      	add	r3, r0
 800b974:	9305      	str	r3, [sp, #20]
 800b976:	9b06      	ldr	r3, [sp, #24]
 800b978:	4403      	add	r3, r0
 800b97a:	4405      	add	r5, r0
 800b97c:	9306      	str	r3, [sp, #24]
 800b97e:	9b05      	ldr	r3, [sp, #20]
 800b980:	2b00      	cmp	r3, #0
 800b982:	dd05      	ble.n	800b990 <_dtoa_r+0x828>
 800b984:	4651      	mov	r1, sl
 800b986:	461a      	mov	r2, r3
 800b988:	4620      	mov	r0, r4
 800b98a:	f000 fea9 	bl	800c6e0 <__lshift>
 800b98e:	4682      	mov	sl, r0
 800b990:	9b06      	ldr	r3, [sp, #24]
 800b992:	2b00      	cmp	r3, #0
 800b994:	dd05      	ble.n	800b9a2 <_dtoa_r+0x83a>
 800b996:	4631      	mov	r1, r6
 800b998:	461a      	mov	r2, r3
 800b99a:	4620      	mov	r0, r4
 800b99c:	f000 fea0 	bl	800c6e0 <__lshift>
 800b9a0:	4606      	mov	r6, r0
 800b9a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d072      	beq.n	800ba8e <_dtoa_r+0x926>
 800b9a8:	4631      	mov	r1, r6
 800b9aa:	4650      	mov	r0, sl
 800b9ac:	f000 ff04 	bl	800c7b8 <__mcmp>
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	da6c      	bge.n	800ba8e <_dtoa_r+0x926>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	4651      	mov	r1, sl
 800b9b8:	220a      	movs	r2, #10
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f000 fce2 	bl	800c384 <__multadd>
 800b9c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9c2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800b9c6:	4682      	mov	sl, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	f000 81b0 	beq.w	800bd2e <_dtoa_r+0xbc6>
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	4639      	mov	r1, r7
 800b9d2:	220a      	movs	r2, #10
 800b9d4:	4620      	mov	r0, r4
 800b9d6:	f000 fcd5 	bl	800c384 <__multadd>
 800b9da:	9b01      	ldr	r3, [sp, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	4607      	mov	r7, r0
 800b9e0:	f300 8096 	bgt.w	800bb10 <_dtoa_r+0x9a8>
 800b9e4:	9b07      	ldr	r3, [sp, #28]
 800b9e6:	2b02      	cmp	r3, #2
 800b9e8:	dc59      	bgt.n	800ba9e <_dtoa_r+0x936>
 800b9ea:	e091      	b.n	800bb10 <_dtoa_r+0x9a8>
 800b9ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b9ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b9f2:	e758      	b.n	800b8a6 <_dtoa_r+0x73e>
 800b9f4:	9b04      	ldr	r3, [sp, #16]
 800b9f6:	1e5e      	subs	r6, r3, #1
 800b9f8:	9b08      	ldr	r3, [sp, #32]
 800b9fa:	42b3      	cmp	r3, r6
 800b9fc:	bfbf      	itttt	lt
 800b9fe:	9b08      	ldrlt	r3, [sp, #32]
 800ba00:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ba02:	9608      	strlt	r6, [sp, #32]
 800ba04:	1af3      	sublt	r3, r6, r3
 800ba06:	bfb4      	ite	lt
 800ba08:	18d2      	addlt	r2, r2, r3
 800ba0a:	1b9e      	subge	r6, r3, r6
 800ba0c:	9b04      	ldr	r3, [sp, #16]
 800ba0e:	bfbc      	itt	lt
 800ba10:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ba12:	2600      	movlt	r6, #0
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	bfb7      	itett	lt
 800ba18:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ba1c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ba20:	1a9d      	sublt	r5, r3, r2
 800ba22:	2300      	movlt	r3, #0
 800ba24:	e741      	b.n	800b8aa <_dtoa_r+0x742>
 800ba26:	9e08      	ldr	r6, [sp, #32]
 800ba28:	9d05      	ldr	r5, [sp, #20]
 800ba2a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba2c:	e748      	b.n	800b8c0 <_dtoa_r+0x758>
 800ba2e:	9a08      	ldr	r2, [sp, #32]
 800ba30:	e770      	b.n	800b914 <_dtoa_r+0x7ac>
 800ba32:	9b07      	ldr	r3, [sp, #28]
 800ba34:	2b01      	cmp	r3, #1
 800ba36:	dc19      	bgt.n	800ba6c <_dtoa_r+0x904>
 800ba38:	9b02      	ldr	r3, [sp, #8]
 800ba3a:	b9bb      	cbnz	r3, 800ba6c <_dtoa_r+0x904>
 800ba3c:	9b03      	ldr	r3, [sp, #12]
 800ba3e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba42:	b99b      	cbnz	r3, 800ba6c <_dtoa_r+0x904>
 800ba44:	9b03      	ldr	r3, [sp, #12]
 800ba46:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba4a:	0d1b      	lsrs	r3, r3, #20
 800ba4c:	051b      	lsls	r3, r3, #20
 800ba4e:	b183      	cbz	r3, 800ba72 <_dtoa_r+0x90a>
 800ba50:	9b05      	ldr	r3, [sp, #20]
 800ba52:	3301      	adds	r3, #1
 800ba54:	9305      	str	r3, [sp, #20]
 800ba56:	9b06      	ldr	r3, [sp, #24]
 800ba58:	3301      	adds	r3, #1
 800ba5a:	9306      	str	r3, [sp, #24]
 800ba5c:	f04f 0801 	mov.w	r8, #1
 800ba60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f47f af6f 	bne.w	800b946 <_dtoa_r+0x7de>
 800ba68:	2001      	movs	r0, #1
 800ba6a:	e774      	b.n	800b956 <_dtoa_r+0x7ee>
 800ba6c:	f04f 0800 	mov.w	r8, #0
 800ba70:	e7f6      	b.n	800ba60 <_dtoa_r+0x8f8>
 800ba72:	4698      	mov	r8, r3
 800ba74:	e7f4      	b.n	800ba60 <_dtoa_r+0x8f8>
 800ba76:	d082      	beq.n	800b97e <_dtoa_r+0x816>
 800ba78:	9a05      	ldr	r2, [sp, #20]
 800ba7a:	331c      	adds	r3, #28
 800ba7c:	441a      	add	r2, r3
 800ba7e:	9205      	str	r2, [sp, #20]
 800ba80:	9a06      	ldr	r2, [sp, #24]
 800ba82:	441a      	add	r2, r3
 800ba84:	441d      	add	r5, r3
 800ba86:	9206      	str	r2, [sp, #24]
 800ba88:	e779      	b.n	800b97e <_dtoa_r+0x816>
 800ba8a:	4603      	mov	r3, r0
 800ba8c:	e7f4      	b.n	800ba78 <_dtoa_r+0x910>
 800ba8e:	9b04      	ldr	r3, [sp, #16]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	dc37      	bgt.n	800bb04 <_dtoa_r+0x99c>
 800ba94:	9b07      	ldr	r3, [sp, #28]
 800ba96:	2b02      	cmp	r3, #2
 800ba98:	dd34      	ble.n	800bb04 <_dtoa_r+0x99c>
 800ba9a:	9b04      	ldr	r3, [sp, #16]
 800ba9c:	9301      	str	r3, [sp, #4]
 800ba9e:	9b01      	ldr	r3, [sp, #4]
 800baa0:	b963      	cbnz	r3, 800babc <_dtoa_r+0x954>
 800baa2:	4631      	mov	r1, r6
 800baa4:	2205      	movs	r2, #5
 800baa6:	4620      	mov	r0, r4
 800baa8:	f000 fc6c 	bl	800c384 <__multadd>
 800baac:	4601      	mov	r1, r0
 800baae:	4606      	mov	r6, r0
 800bab0:	4650      	mov	r0, sl
 800bab2:	f000 fe81 	bl	800c7b8 <__mcmp>
 800bab6:	2800      	cmp	r0, #0
 800bab8:	f73f adbb 	bgt.w	800b632 <_dtoa_r+0x4ca>
 800babc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800babe:	9d00      	ldr	r5, [sp, #0]
 800bac0:	ea6f 0b03 	mvn.w	fp, r3
 800bac4:	f04f 0800 	mov.w	r8, #0
 800bac8:	4631      	mov	r1, r6
 800baca:	4620      	mov	r0, r4
 800bacc:	f000 fc38 	bl	800c340 <_Bfree>
 800bad0:	2f00      	cmp	r7, #0
 800bad2:	f43f aeab 	beq.w	800b82c <_dtoa_r+0x6c4>
 800bad6:	f1b8 0f00 	cmp.w	r8, #0
 800bada:	d005      	beq.n	800bae8 <_dtoa_r+0x980>
 800badc:	45b8      	cmp	r8, r7
 800bade:	d003      	beq.n	800bae8 <_dtoa_r+0x980>
 800bae0:	4641      	mov	r1, r8
 800bae2:	4620      	mov	r0, r4
 800bae4:	f000 fc2c 	bl	800c340 <_Bfree>
 800bae8:	4639      	mov	r1, r7
 800baea:	4620      	mov	r0, r4
 800baec:	f000 fc28 	bl	800c340 <_Bfree>
 800baf0:	e69c      	b.n	800b82c <_dtoa_r+0x6c4>
 800baf2:	2600      	movs	r6, #0
 800baf4:	4637      	mov	r7, r6
 800baf6:	e7e1      	b.n	800babc <_dtoa_r+0x954>
 800baf8:	46bb      	mov	fp, r7
 800bafa:	4637      	mov	r7, r6
 800bafc:	e599      	b.n	800b632 <_dtoa_r+0x4ca>
 800bafe:	bf00      	nop
 800bb00:	40240000 	.word	0x40240000
 800bb04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f000 80c8 	beq.w	800bc9c <_dtoa_r+0xb34>
 800bb0c:	9b04      	ldr	r3, [sp, #16]
 800bb0e:	9301      	str	r3, [sp, #4]
 800bb10:	2d00      	cmp	r5, #0
 800bb12:	dd05      	ble.n	800bb20 <_dtoa_r+0x9b8>
 800bb14:	4639      	mov	r1, r7
 800bb16:	462a      	mov	r2, r5
 800bb18:	4620      	mov	r0, r4
 800bb1a:	f000 fde1 	bl	800c6e0 <__lshift>
 800bb1e:	4607      	mov	r7, r0
 800bb20:	f1b8 0f00 	cmp.w	r8, #0
 800bb24:	d05b      	beq.n	800bbde <_dtoa_r+0xa76>
 800bb26:	6879      	ldr	r1, [r7, #4]
 800bb28:	4620      	mov	r0, r4
 800bb2a:	f000 fbc9 	bl	800c2c0 <_Balloc>
 800bb2e:	4605      	mov	r5, r0
 800bb30:	b928      	cbnz	r0, 800bb3e <_dtoa_r+0x9d6>
 800bb32:	4b83      	ldr	r3, [pc, #524]	; (800bd40 <_dtoa_r+0xbd8>)
 800bb34:	4602      	mov	r2, r0
 800bb36:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bb3a:	f7ff bb2e 	b.w	800b19a <_dtoa_r+0x32>
 800bb3e:	693a      	ldr	r2, [r7, #16]
 800bb40:	3202      	adds	r2, #2
 800bb42:	0092      	lsls	r2, r2, #2
 800bb44:	f107 010c 	add.w	r1, r7, #12
 800bb48:	300c      	adds	r0, #12
 800bb4a:	f7ff fa76 	bl	800b03a <memcpy>
 800bb4e:	2201      	movs	r2, #1
 800bb50:	4629      	mov	r1, r5
 800bb52:	4620      	mov	r0, r4
 800bb54:	f000 fdc4 	bl	800c6e0 <__lshift>
 800bb58:	9b00      	ldr	r3, [sp, #0]
 800bb5a:	3301      	adds	r3, #1
 800bb5c:	9304      	str	r3, [sp, #16]
 800bb5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb62:	4413      	add	r3, r2
 800bb64:	9308      	str	r3, [sp, #32]
 800bb66:	9b02      	ldr	r3, [sp, #8]
 800bb68:	f003 0301 	and.w	r3, r3, #1
 800bb6c:	46b8      	mov	r8, r7
 800bb6e:	9306      	str	r3, [sp, #24]
 800bb70:	4607      	mov	r7, r0
 800bb72:	9b04      	ldr	r3, [sp, #16]
 800bb74:	4631      	mov	r1, r6
 800bb76:	3b01      	subs	r3, #1
 800bb78:	4650      	mov	r0, sl
 800bb7a:	9301      	str	r3, [sp, #4]
 800bb7c:	f7ff fa6b 	bl	800b056 <quorem>
 800bb80:	4641      	mov	r1, r8
 800bb82:	9002      	str	r0, [sp, #8]
 800bb84:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bb88:	4650      	mov	r0, sl
 800bb8a:	f000 fe15 	bl	800c7b8 <__mcmp>
 800bb8e:	463a      	mov	r2, r7
 800bb90:	9005      	str	r0, [sp, #20]
 800bb92:	4631      	mov	r1, r6
 800bb94:	4620      	mov	r0, r4
 800bb96:	f000 fe2b 	bl	800c7f0 <__mdiff>
 800bb9a:	68c2      	ldr	r2, [r0, #12]
 800bb9c:	4605      	mov	r5, r0
 800bb9e:	bb02      	cbnz	r2, 800bbe2 <_dtoa_r+0xa7a>
 800bba0:	4601      	mov	r1, r0
 800bba2:	4650      	mov	r0, sl
 800bba4:	f000 fe08 	bl	800c7b8 <__mcmp>
 800bba8:	4602      	mov	r2, r0
 800bbaa:	4629      	mov	r1, r5
 800bbac:	4620      	mov	r0, r4
 800bbae:	9209      	str	r2, [sp, #36]	; 0x24
 800bbb0:	f000 fbc6 	bl	800c340 <_Bfree>
 800bbb4:	9b07      	ldr	r3, [sp, #28]
 800bbb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbb8:	9d04      	ldr	r5, [sp, #16]
 800bbba:	ea43 0102 	orr.w	r1, r3, r2
 800bbbe:	9b06      	ldr	r3, [sp, #24]
 800bbc0:	4319      	orrs	r1, r3
 800bbc2:	d110      	bne.n	800bbe6 <_dtoa_r+0xa7e>
 800bbc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bbc8:	d029      	beq.n	800bc1e <_dtoa_r+0xab6>
 800bbca:	9b05      	ldr	r3, [sp, #20]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	dd02      	ble.n	800bbd6 <_dtoa_r+0xa6e>
 800bbd0:	9b02      	ldr	r3, [sp, #8]
 800bbd2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bbd6:	9b01      	ldr	r3, [sp, #4]
 800bbd8:	f883 9000 	strb.w	r9, [r3]
 800bbdc:	e774      	b.n	800bac8 <_dtoa_r+0x960>
 800bbde:	4638      	mov	r0, r7
 800bbe0:	e7ba      	b.n	800bb58 <_dtoa_r+0x9f0>
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	e7e1      	b.n	800bbaa <_dtoa_r+0xa42>
 800bbe6:	9b05      	ldr	r3, [sp, #20]
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	db04      	blt.n	800bbf6 <_dtoa_r+0xa8e>
 800bbec:	9907      	ldr	r1, [sp, #28]
 800bbee:	430b      	orrs	r3, r1
 800bbf0:	9906      	ldr	r1, [sp, #24]
 800bbf2:	430b      	orrs	r3, r1
 800bbf4:	d120      	bne.n	800bc38 <_dtoa_r+0xad0>
 800bbf6:	2a00      	cmp	r2, #0
 800bbf8:	dded      	ble.n	800bbd6 <_dtoa_r+0xa6e>
 800bbfa:	4651      	mov	r1, sl
 800bbfc:	2201      	movs	r2, #1
 800bbfe:	4620      	mov	r0, r4
 800bc00:	f000 fd6e 	bl	800c6e0 <__lshift>
 800bc04:	4631      	mov	r1, r6
 800bc06:	4682      	mov	sl, r0
 800bc08:	f000 fdd6 	bl	800c7b8 <__mcmp>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	dc03      	bgt.n	800bc18 <_dtoa_r+0xab0>
 800bc10:	d1e1      	bne.n	800bbd6 <_dtoa_r+0xa6e>
 800bc12:	f019 0f01 	tst.w	r9, #1
 800bc16:	d0de      	beq.n	800bbd6 <_dtoa_r+0xa6e>
 800bc18:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc1c:	d1d8      	bne.n	800bbd0 <_dtoa_r+0xa68>
 800bc1e:	9a01      	ldr	r2, [sp, #4]
 800bc20:	2339      	movs	r3, #57	; 0x39
 800bc22:	7013      	strb	r3, [r2, #0]
 800bc24:	462b      	mov	r3, r5
 800bc26:	461d      	mov	r5, r3
 800bc28:	3b01      	subs	r3, #1
 800bc2a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc2e:	2a39      	cmp	r2, #57	; 0x39
 800bc30:	d06c      	beq.n	800bd0c <_dtoa_r+0xba4>
 800bc32:	3201      	adds	r2, #1
 800bc34:	701a      	strb	r2, [r3, #0]
 800bc36:	e747      	b.n	800bac8 <_dtoa_r+0x960>
 800bc38:	2a00      	cmp	r2, #0
 800bc3a:	dd07      	ble.n	800bc4c <_dtoa_r+0xae4>
 800bc3c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc40:	d0ed      	beq.n	800bc1e <_dtoa_r+0xab6>
 800bc42:	9a01      	ldr	r2, [sp, #4]
 800bc44:	f109 0301 	add.w	r3, r9, #1
 800bc48:	7013      	strb	r3, [r2, #0]
 800bc4a:	e73d      	b.n	800bac8 <_dtoa_r+0x960>
 800bc4c:	9b04      	ldr	r3, [sp, #16]
 800bc4e:	9a08      	ldr	r2, [sp, #32]
 800bc50:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bc54:	4293      	cmp	r3, r2
 800bc56:	d043      	beq.n	800bce0 <_dtoa_r+0xb78>
 800bc58:	4651      	mov	r1, sl
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	220a      	movs	r2, #10
 800bc5e:	4620      	mov	r0, r4
 800bc60:	f000 fb90 	bl	800c384 <__multadd>
 800bc64:	45b8      	cmp	r8, r7
 800bc66:	4682      	mov	sl, r0
 800bc68:	f04f 0300 	mov.w	r3, #0
 800bc6c:	f04f 020a 	mov.w	r2, #10
 800bc70:	4641      	mov	r1, r8
 800bc72:	4620      	mov	r0, r4
 800bc74:	d107      	bne.n	800bc86 <_dtoa_r+0xb1e>
 800bc76:	f000 fb85 	bl	800c384 <__multadd>
 800bc7a:	4680      	mov	r8, r0
 800bc7c:	4607      	mov	r7, r0
 800bc7e:	9b04      	ldr	r3, [sp, #16]
 800bc80:	3301      	adds	r3, #1
 800bc82:	9304      	str	r3, [sp, #16]
 800bc84:	e775      	b.n	800bb72 <_dtoa_r+0xa0a>
 800bc86:	f000 fb7d 	bl	800c384 <__multadd>
 800bc8a:	4639      	mov	r1, r7
 800bc8c:	4680      	mov	r8, r0
 800bc8e:	2300      	movs	r3, #0
 800bc90:	220a      	movs	r2, #10
 800bc92:	4620      	mov	r0, r4
 800bc94:	f000 fb76 	bl	800c384 <__multadd>
 800bc98:	4607      	mov	r7, r0
 800bc9a:	e7f0      	b.n	800bc7e <_dtoa_r+0xb16>
 800bc9c:	9b04      	ldr	r3, [sp, #16]
 800bc9e:	9301      	str	r3, [sp, #4]
 800bca0:	9d00      	ldr	r5, [sp, #0]
 800bca2:	4631      	mov	r1, r6
 800bca4:	4650      	mov	r0, sl
 800bca6:	f7ff f9d6 	bl	800b056 <quorem>
 800bcaa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bcae:	9b00      	ldr	r3, [sp, #0]
 800bcb0:	f805 9b01 	strb.w	r9, [r5], #1
 800bcb4:	1aea      	subs	r2, r5, r3
 800bcb6:	9b01      	ldr	r3, [sp, #4]
 800bcb8:	4293      	cmp	r3, r2
 800bcba:	dd07      	ble.n	800bccc <_dtoa_r+0xb64>
 800bcbc:	4651      	mov	r1, sl
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	220a      	movs	r2, #10
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	f000 fb5e 	bl	800c384 <__multadd>
 800bcc8:	4682      	mov	sl, r0
 800bcca:	e7ea      	b.n	800bca2 <_dtoa_r+0xb3a>
 800bccc:	9b01      	ldr	r3, [sp, #4]
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	bfc8      	it	gt
 800bcd2:	461d      	movgt	r5, r3
 800bcd4:	9b00      	ldr	r3, [sp, #0]
 800bcd6:	bfd8      	it	le
 800bcd8:	2501      	movle	r5, #1
 800bcda:	441d      	add	r5, r3
 800bcdc:	f04f 0800 	mov.w	r8, #0
 800bce0:	4651      	mov	r1, sl
 800bce2:	2201      	movs	r2, #1
 800bce4:	4620      	mov	r0, r4
 800bce6:	f000 fcfb 	bl	800c6e0 <__lshift>
 800bcea:	4631      	mov	r1, r6
 800bcec:	4682      	mov	sl, r0
 800bcee:	f000 fd63 	bl	800c7b8 <__mcmp>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	dc96      	bgt.n	800bc24 <_dtoa_r+0xabc>
 800bcf6:	d102      	bne.n	800bcfe <_dtoa_r+0xb96>
 800bcf8:	f019 0f01 	tst.w	r9, #1
 800bcfc:	d192      	bne.n	800bc24 <_dtoa_r+0xabc>
 800bcfe:	462b      	mov	r3, r5
 800bd00:	461d      	mov	r5, r3
 800bd02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd06:	2a30      	cmp	r2, #48	; 0x30
 800bd08:	d0fa      	beq.n	800bd00 <_dtoa_r+0xb98>
 800bd0a:	e6dd      	b.n	800bac8 <_dtoa_r+0x960>
 800bd0c:	9a00      	ldr	r2, [sp, #0]
 800bd0e:	429a      	cmp	r2, r3
 800bd10:	d189      	bne.n	800bc26 <_dtoa_r+0xabe>
 800bd12:	f10b 0b01 	add.w	fp, fp, #1
 800bd16:	2331      	movs	r3, #49	; 0x31
 800bd18:	e796      	b.n	800bc48 <_dtoa_r+0xae0>
 800bd1a:	4b0a      	ldr	r3, [pc, #40]	; (800bd44 <_dtoa_r+0xbdc>)
 800bd1c:	f7ff ba99 	b.w	800b252 <_dtoa_r+0xea>
 800bd20:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f47f aa6d 	bne.w	800b202 <_dtoa_r+0x9a>
 800bd28:	4b07      	ldr	r3, [pc, #28]	; (800bd48 <_dtoa_r+0xbe0>)
 800bd2a:	f7ff ba92 	b.w	800b252 <_dtoa_r+0xea>
 800bd2e:	9b01      	ldr	r3, [sp, #4]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	dcb5      	bgt.n	800bca0 <_dtoa_r+0xb38>
 800bd34:	9b07      	ldr	r3, [sp, #28]
 800bd36:	2b02      	cmp	r3, #2
 800bd38:	f73f aeb1 	bgt.w	800ba9e <_dtoa_r+0x936>
 800bd3c:	e7b0      	b.n	800bca0 <_dtoa_r+0xb38>
 800bd3e:	bf00      	nop
 800bd40:	0800de9c 	.word	0x0800de9c
 800bd44:	0800ddfc 	.word	0x0800ddfc
 800bd48:	0800de20 	.word	0x0800de20

0800bd4c <__ssputs_r>:
 800bd4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd50:	688e      	ldr	r6, [r1, #8]
 800bd52:	461f      	mov	r7, r3
 800bd54:	42be      	cmp	r6, r7
 800bd56:	680b      	ldr	r3, [r1, #0]
 800bd58:	4682      	mov	sl, r0
 800bd5a:	460c      	mov	r4, r1
 800bd5c:	4690      	mov	r8, r2
 800bd5e:	d82c      	bhi.n	800bdba <__ssputs_r+0x6e>
 800bd60:	898a      	ldrh	r2, [r1, #12]
 800bd62:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bd66:	d026      	beq.n	800bdb6 <__ssputs_r+0x6a>
 800bd68:	6965      	ldr	r5, [r4, #20]
 800bd6a:	6909      	ldr	r1, [r1, #16]
 800bd6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bd70:	eba3 0901 	sub.w	r9, r3, r1
 800bd74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bd78:	1c7b      	adds	r3, r7, #1
 800bd7a:	444b      	add	r3, r9
 800bd7c:	106d      	asrs	r5, r5, #1
 800bd7e:	429d      	cmp	r5, r3
 800bd80:	bf38      	it	cc
 800bd82:	461d      	movcc	r5, r3
 800bd84:	0553      	lsls	r3, r2, #21
 800bd86:	d527      	bpl.n	800bdd8 <__ssputs_r+0x8c>
 800bd88:	4629      	mov	r1, r5
 800bd8a:	f000 f95f 	bl	800c04c <_malloc_r>
 800bd8e:	4606      	mov	r6, r0
 800bd90:	b360      	cbz	r0, 800bdec <__ssputs_r+0xa0>
 800bd92:	6921      	ldr	r1, [r4, #16]
 800bd94:	464a      	mov	r2, r9
 800bd96:	f7ff f950 	bl	800b03a <memcpy>
 800bd9a:	89a3      	ldrh	r3, [r4, #12]
 800bd9c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bda0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bda4:	81a3      	strh	r3, [r4, #12]
 800bda6:	6126      	str	r6, [r4, #16]
 800bda8:	6165      	str	r5, [r4, #20]
 800bdaa:	444e      	add	r6, r9
 800bdac:	eba5 0509 	sub.w	r5, r5, r9
 800bdb0:	6026      	str	r6, [r4, #0]
 800bdb2:	60a5      	str	r5, [r4, #8]
 800bdb4:	463e      	mov	r6, r7
 800bdb6:	42be      	cmp	r6, r7
 800bdb8:	d900      	bls.n	800bdbc <__ssputs_r+0x70>
 800bdba:	463e      	mov	r6, r7
 800bdbc:	6820      	ldr	r0, [r4, #0]
 800bdbe:	4632      	mov	r2, r6
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	f000 fe6b 	bl	800ca9c <memmove>
 800bdc6:	68a3      	ldr	r3, [r4, #8]
 800bdc8:	1b9b      	subs	r3, r3, r6
 800bdca:	60a3      	str	r3, [r4, #8]
 800bdcc:	6823      	ldr	r3, [r4, #0]
 800bdce:	4433      	add	r3, r6
 800bdd0:	6023      	str	r3, [r4, #0]
 800bdd2:	2000      	movs	r0, #0
 800bdd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdd8:	462a      	mov	r2, r5
 800bdda:	f000 fe30 	bl	800ca3e <_realloc_r>
 800bdde:	4606      	mov	r6, r0
 800bde0:	2800      	cmp	r0, #0
 800bde2:	d1e0      	bne.n	800bda6 <__ssputs_r+0x5a>
 800bde4:	6921      	ldr	r1, [r4, #16]
 800bde6:	4650      	mov	r0, sl
 800bde8:	f000 fefc 	bl	800cbe4 <_free_r>
 800bdec:	230c      	movs	r3, #12
 800bdee:	f8ca 3000 	str.w	r3, [sl]
 800bdf2:	89a3      	ldrh	r3, [r4, #12]
 800bdf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bdf8:	81a3      	strh	r3, [r4, #12]
 800bdfa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bdfe:	e7e9      	b.n	800bdd4 <__ssputs_r+0x88>

0800be00 <_svfiprintf_r>:
 800be00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be04:	4698      	mov	r8, r3
 800be06:	898b      	ldrh	r3, [r1, #12]
 800be08:	061b      	lsls	r3, r3, #24
 800be0a:	b09d      	sub	sp, #116	; 0x74
 800be0c:	4607      	mov	r7, r0
 800be0e:	460d      	mov	r5, r1
 800be10:	4614      	mov	r4, r2
 800be12:	d50e      	bpl.n	800be32 <_svfiprintf_r+0x32>
 800be14:	690b      	ldr	r3, [r1, #16]
 800be16:	b963      	cbnz	r3, 800be32 <_svfiprintf_r+0x32>
 800be18:	2140      	movs	r1, #64	; 0x40
 800be1a:	f000 f917 	bl	800c04c <_malloc_r>
 800be1e:	6028      	str	r0, [r5, #0]
 800be20:	6128      	str	r0, [r5, #16]
 800be22:	b920      	cbnz	r0, 800be2e <_svfiprintf_r+0x2e>
 800be24:	230c      	movs	r3, #12
 800be26:	603b      	str	r3, [r7, #0]
 800be28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be2c:	e0d0      	b.n	800bfd0 <_svfiprintf_r+0x1d0>
 800be2e:	2340      	movs	r3, #64	; 0x40
 800be30:	616b      	str	r3, [r5, #20]
 800be32:	2300      	movs	r3, #0
 800be34:	9309      	str	r3, [sp, #36]	; 0x24
 800be36:	2320      	movs	r3, #32
 800be38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800be3c:	f8cd 800c 	str.w	r8, [sp, #12]
 800be40:	2330      	movs	r3, #48	; 0x30
 800be42:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bfe8 <_svfiprintf_r+0x1e8>
 800be46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800be4a:	f04f 0901 	mov.w	r9, #1
 800be4e:	4623      	mov	r3, r4
 800be50:	469a      	mov	sl, r3
 800be52:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be56:	b10a      	cbz	r2, 800be5c <_svfiprintf_r+0x5c>
 800be58:	2a25      	cmp	r2, #37	; 0x25
 800be5a:	d1f9      	bne.n	800be50 <_svfiprintf_r+0x50>
 800be5c:	ebba 0b04 	subs.w	fp, sl, r4
 800be60:	d00b      	beq.n	800be7a <_svfiprintf_r+0x7a>
 800be62:	465b      	mov	r3, fp
 800be64:	4622      	mov	r2, r4
 800be66:	4629      	mov	r1, r5
 800be68:	4638      	mov	r0, r7
 800be6a:	f7ff ff6f 	bl	800bd4c <__ssputs_r>
 800be6e:	3001      	adds	r0, #1
 800be70:	f000 80a9 	beq.w	800bfc6 <_svfiprintf_r+0x1c6>
 800be74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800be76:	445a      	add	r2, fp
 800be78:	9209      	str	r2, [sp, #36]	; 0x24
 800be7a:	f89a 3000 	ldrb.w	r3, [sl]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	f000 80a1 	beq.w	800bfc6 <_svfiprintf_r+0x1c6>
 800be84:	2300      	movs	r3, #0
 800be86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be8e:	f10a 0a01 	add.w	sl, sl, #1
 800be92:	9304      	str	r3, [sp, #16]
 800be94:	9307      	str	r3, [sp, #28]
 800be96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800be9a:	931a      	str	r3, [sp, #104]	; 0x68
 800be9c:	4654      	mov	r4, sl
 800be9e:	2205      	movs	r2, #5
 800bea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea4:	4850      	ldr	r0, [pc, #320]	; (800bfe8 <_svfiprintf_r+0x1e8>)
 800bea6:	f7f4 f99b 	bl	80001e0 <memchr>
 800beaa:	9a04      	ldr	r2, [sp, #16]
 800beac:	b9d8      	cbnz	r0, 800bee6 <_svfiprintf_r+0xe6>
 800beae:	06d0      	lsls	r0, r2, #27
 800beb0:	bf44      	itt	mi
 800beb2:	2320      	movmi	r3, #32
 800beb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800beb8:	0711      	lsls	r1, r2, #28
 800beba:	bf44      	itt	mi
 800bebc:	232b      	movmi	r3, #43	; 0x2b
 800bebe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bec2:	f89a 3000 	ldrb.w	r3, [sl]
 800bec6:	2b2a      	cmp	r3, #42	; 0x2a
 800bec8:	d015      	beq.n	800bef6 <_svfiprintf_r+0xf6>
 800beca:	9a07      	ldr	r2, [sp, #28]
 800becc:	4654      	mov	r4, sl
 800bece:	2000      	movs	r0, #0
 800bed0:	f04f 0c0a 	mov.w	ip, #10
 800bed4:	4621      	mov	r1, r4
 800bed6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800beda:	3b30      	subs	r3, #48	; 0x30
 800bedc:	2b09      	cmp	r3, #9
 800bede:	d94d      	bls.n	800bf7c <_svfiprintf_r+0x17c>
 800bee0:	b1b0      	cbz	r0, 800bf10 <_svfiprintf_r+0x110>
 800bee2:	9207      	str	r2, [sp, #28]
 800bee4:	e014      	b.n	800bf10 <_svfiprintf_r+0x110>
 800bee6:	eba0 0308 	sub.w	r3, r0, r8
 800beea:	fa09 f303 	lsl.w	r3, r9, r3
 800beee:	4313      	orrs	r3, r2
 800bef0:	9304      	str	r3, [sp, #16]
 800bef2:	46a2      	mov	sl, r4
 800bef4:	e7d2      	b.n	800be9c <_svfiprintf_r+0x9c>
 800bef6:	9b03      	ldr	r3, [sp, #12]
 800bef8:	1d19      	adds	r1, r3, #4
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	9103      	str	r1, [sp, #12]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	bfbb      	ittet	lt
 800bf02:	425b      	neglt	r3, r3
 800bf04:	f042 0202 	orrlt.w	r2, r2, #2
 800bf08:	9307      	strge	r3, [sp, #28]
 800bf0a:	9307      	strlt	r3, [sp, #28]
 800bf0c:	bfb8      	it	lt
 800bf0e:	9204      	strlt	r2, [sp, #16]
 800bf10:	7823      	ldrb	r3, [r4, #0]
 800bf12:	2b2e      	cmp	r3, #46	; 0x2e
 800bf14:	d10c      	bne.n	800bf30 <_svfiprintf_r+0x130>
 800bf16:	7863      	ldrb	r3, [r4, #1]
 800bf18:	2b2a      	cmp	r3, #42	; 0x2a
 800bf1a:	d134      	bne.n	800bf86 <_svfiprintf_r+0x186>
 800bf1c:	9b03      	ldr	r3, [sp, #12]
 800bf1e:	1d1a      	adds	r2, r3, #4
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	9203      	str	r2, [sp, #12]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	bfb8      	it	lt
 800bf28:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bf2c:	3402      	adds	r4, #2
 800bf2e:	9305      	str	r3, [sp, #20]
 800bf30:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bff8 <_svfiprintf_r+0x1f8>
 800bf34:	7821      	ldrb	r1, [r4, #0]
 800bf36:	2203      	movs	r2, #3
 800bf38:	4650      	mov	r0, sl
 800bf3a:	f7f4 f951 	bl	80001e0 <memchr>
 800bf3e:	b138      	cbz	r0, 800bf50 <_svfiprintf_r+0x150>
 800bf40:	9b04      	ldr	r3, [sp, #16]
 800bf42:	eba0 000a 	sub.w	r0, r0, sl
 800bf46:	2240      	movs	r2, #64	; 0x40
 800bf48:	4082      	lsls	r2, r0
 800bf4a:	4313      	orrs	r3, r2
 800bf4c:	3401      	adds	r4, #1
 800bf4e:	9304      	str	r3, [sp, #16]
 800bf50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf54:	4825      	ldr	r0, [pc, #148]	; (800bfec <_svfiprintf_r+0x1ec>)
 800bf56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bf5a:	2206      	movs	r2, #6
 800bf5c:	f7f4 f940 	bl	80001e0 <memchr>
 800bf60:	2800      	cmp	r0, #0
 800bf62:	d038      	beq.n	800bfd6 <_svfiprintf_r+0x1d6>
 800bf64:	4b22      	ldr	r3, [pc, #136]	; (800bff0 <_svfiprintf_r+0x1f0>)
 800bf66:	bb1b      	cbnz	r3, 800bfb0 <_svfiprintf_r+0x1b0>
 800bf68:	9b03      	ldr	r3, [sp, #12]
 800bf6a:	3307      	adds	r3, #7
 800bf6c:	f023 0307 	bic.w	r3, r3, #7
 800bf70:	3308      	adds	r3, #8
 800bf72:	9303      	str	r3, [sp, #12]
 800bf74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf76:	4433      	add	r3, r6
 800bf78:	9309      	str	r3, [sp, #36]	; 0x24
 800bf7a:	e768      	b.n	800be4e <_svfiprintf_r+0x4e>
 800bf7c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bf80:	460c      	mov	r4, r1
 800bf82:	2001      	movs	r0, #1
 800bf84:	e7a6      	b.n	800bed4 <_svfiprintf_r+0xd4>
 800bf86:	2300      	movs	r3, #0
 800bf88:	3401      	adds	r4, #1
 800bf8a:	9305      	str	r3, [sp, #20]
 800bf8c:	4619      	mov	r1, r3
 800bf8e:	f04f 0c0a 	mov.w	ip, #10
 800bf92:	4620      	mov	r0, r4
 800bf94:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf98:	3a30      	subs	r2, #48	; 0x30
 800bf9a:	2a09      	cmp	r2, #9
 800bf9c:	d903      	bls.n	800bfa6 <_svfiprintf_r+0x1a6>
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d0c6      	beq.n	800bf30 <_svfiprintf_r+0x130>
 800bfa2:	9105      	str	r1, [sp, #20]
 800bfa4:	e7c4      	b.n	800bf30 <_svfiprintf_r+0x130>
 800bfa6:	fb0c 2101 	mla	r1, ip, r1, r2
 800bfaa:	4604      	mov	r4, r0
 800bfac:	2301      	movs	r3, #1
 800bfae:	e7f0      	b.n	800bf92 <_svfiprintf_r+0x192>
 800bfb0:	ab03      	add	r3, sp, #12
 800bfb2:	9300      	str	r3, [sp, #0]
 800bfb4:	462a      	mov	r2, r5
 800bfb6:	4b0f      	ldr	r3, [pc, #60]	; (800bff4 <_svfiprintf_r+0x1f4>)
 800bfb8:	a904      	add	r1, sp, #16
 800bfba:	4638      	mov	r0, r7
 800bfbc:	f7fe fb5c 	bl	800a678 <_printf_float>
 800bfc0:	1c42      	adds	r2, r0, #1
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	d1d6      	bne.n	800bf74 <_svfiprintf_r+0x174>
 800bfc6:	89ab      	ldrh	r3, [r5, #12]
 800bfc8:	065b      	lsls	r3, r3, #25
 800bfca:	f53f af2d 	bmi.w	800be28 <_svfiprintf_r+0x28>
 800bfce:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bfd0:	b01d      	add	sp, #116	; 0x74
 800bfd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfd6:	ab03      	add	r3, sp, #12
 800bfd8:	9300      	str	r3, [sp, #0]
 800bfda:	462a      	mov	r2, r5
 800bfdc:	4b05      	ldr	r3, [pc, #20]	; (800bff4 <_svfiprintf_r+0x1f4>)
 800bfde:	a904      	add	r1, sp, #16
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	f7fe fded 	bl	800abc0 <_printf_i>
 800bfe6:	e7eb      	b.n	800bfc0 <_svfiprintf_r+0x1c0>
 800bfe8:	0800dead 	.word	0x0800dead
 800bfec:	0800deb7 	.word	0x0800deb7
 800bff0:	0800a679 	.word	0x0800a679
 800bff4:	0800bd4d 	.word	0x0800bd4d
 800bff8:	0800deb3 	.word	0x0800deb3

0800bffc <malloc>:
 800bffc:	4b02      	ldr	r3, [pc, #8]	; (800c008 <malloc+0xc>)
 800bffe:	4601      	mov	r1, r0
 800c000:	6818      	ldr	r0, [r3, #0]
 800c002:	f000 b823 	b.w	800c04c <_malloc_r>
 800c006:	bf00      	nop
 800c008:	20000118 	.word	0x20000118

0800c00c <sbrk_aligned>:
 800c00c:	b570      	push	{r4, r5, r6, lr}
 800c00e:	4e0e      	ldr	r6, [pc, #56]	; (800c048 <sbrk_aligned+0x3c>)
 800c010:	460c      	mov	r4, r1
 800c012:	6831      	ldr	r1, [r6, #0]
 800c014:	4605      	mov	r5, r0
 800c016:	b911      	cbnz	r1, 800c01e <sbrk_aligned+0x12>
 800c018:	f000 fd8e 	bl	800cb38 <_sbrk_r>
 800c01c:	6030      	str	r0, [r6, #0]
 800c01e:	4621      	mov	r1, r4
 800c020:	4628      	mov	r0, r5
 800c022:	f000 fd89 	bl	800cb38 <_sbrk_r>
 800c026:	1c43      	adds	r3, r0, #1
 800c028:	d00a      	beq.n	800c040 <sbrk_aligned+0x34>
 800c02a:	1cc4      	adds	r4, r0, #3
 800c02c:	f024 0403 	bic.w	r4, r4, #3
 800c030:	42a0      	cmp	r0, r4
 800c032:	d007      	beq.n	800c044 <sbrk_aligned+0x38>
 800c034:	1a21      	subs	r1, r4, r0
 800c036:	4628      	mov	r0, r5
 800c038:	f000 fd7e 	bl	800cb38 <_sbrk_r>
 800c03c:	3001      	adds	r0, #1
 800c03e:	d101      	bne.n	800c044 <sbrk_aligned+0x38>
 800c040:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c044:	4620      	mov	r0, r4
 800c046:	bd70      	pop	{r4, r5, r6, pc}
 800c048:	2000364c 	.word	0x2000364c

0800c04c <_malloc_r>:
 800c04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c050:	1ccd      	adds	r5, r1, #3
 800c052:	f025 0503 	bic.w	r5, r5, #3
 800c056:	3508      	adds	r5, #8
 800c058:	2d0c      	cmp	r5, #12
 800c05a:	bf38      	it	cc
 800c05c:	250c      	movcc	r5, #12
 800c05e:	2d00      	cmp	r5, #0
 800c060:	4607      	mov	r7, r0
 800c062:	db01      	blt.n	800c068 <_malloc_r+0x1c>
 800c064:	42a9      	cmp	r1, r5
 800c066:	d905      	bls.n	800c074 <_malloc_r+0x28>
 800c068:	230c      	movs	r3, #12
 800c06a:	603b      	str	r3, [r7, #0]
 800c06c:	2600      	movs	r6, #0
 800c06e:	4630      	mov	r0, r6
 800c070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c074:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800c148 <_malloc_r+0xfc>
 800c078:	f000 f916 	bl	800c2a8 <__malloc_lock>
 800c07c:	f8d8 3000 	ldr.w	r3, [r8]
 800c080:	461c      	mov	r4, r3
 800c082:	bb5c      	cbnz	r4, 800c0dc <_malloc_r+0x90>
 800c084:	4629      	mov	r1, r5
 800c086:	4638      	mov	r0, r7
 800c088:	f7ff ffc0 	bl	800c00c <sbrk_aligned>
 800c08c:	1c43      	adds	r3, r0, #1
 800c08e:	4604      	mov	r4, r0
 800c090:	d155      	bne.n	800c13e <_malloc_r+0xf2>
 800c092:	f8d8 4000 	ldr.w	r4, [r8]
 800c096:	4626      	mov	r6, r4
 800c098:	2e00      	cmp	r6, #0
 800c09a:	d145      	bne.n	800c128 <_malloc_r+0xdc>
 800c09c:	2c00      	cmp	r4, #0
 800c09e:	d048      	beq.n	800c132 <_malloc_r+0xe6>
 800c0a0:	6823      	ldr	r3, [r4, #0]
 800c0a2:	4631      	mov	r1, r6
 800c0a4:	4638      	mov	r0, r7
 800c0a6:	eb04 0903 	add.w	r9, r4, r3
 800c0aa:	f000 fd45 	bl	800cb38 <_sbrk_r>
 800c0ae:	4581      	cmp	r9, r0
 800c0b0:	d13f      	bne.n	800c132 <_malloc_r+0xe6>
 800c0b2:	6821      	ldr	r1, [r4, #0]
 800c0b4:	1a6d      	subs	r5, r5, r1
 800c0b6:	4629      	mov	r1, r5
 800c0b8:	4638      	mov	r0, r7
 800c0ba:	f7ff ffa7 	bl	800c00c <sbrk_aligned>
 800c0be:	3001      	adds	r0, #1
 800c0c0:	d037      	beq.n	800c132 <_malloc_r+0xe6>
 800c0c2:	6823      	ldr	r3, [r4, #0]
 800c0c4:	442b      	add	r3, r5
 800c0c6:	6023      	str	r3, [r4, #0]
 800c0c8:	f8d8 3000 	ldr.w	r3, [r8]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d038      	beq.n	800c142 <_malloc_r+0xf6>
 800c0d0:	685a      	ldr	r2, [r3, #4]
 800c0d2:	42a2      	cmp	r2, r4
 800c0d4:	d12b      	bne.n	800c12e <_malloc_r+0xe2>
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	605a      	str	r2, [r3, #4]
 800c0da:	e00f      	b.n	800c0fc <_malloc_r+0xb0>
 800c0dc:	6822      	ldr	r2, [r4, #0]
 800c0de:	1b52      	subs	r2, r2, r5
 800c0e0:	d41f      	bmi.n	800c122 <_malloc_r+0xd6>
 800c0e2:	2a0b      	cmp	r2, #11
 800c0e4:	d917      	bls.n	800c116 <_malloc_r+0xca>
 800c0e6:	1961      	adds	r1, r4, r5
 800c0e8:	42a3      	cmp	r3, r4
 800c0ea:	6025      	str	r5, [r4, #0]
 800c0ec:	bf18      	it	ne
 800c0ee:	6059      	strne	r1, [r3, #4]
 800c0f0:	6863      	ldr	r3, [r4, #4]
 800c0f2:	bf08      	it	eq
 800c0f4:	f8c8 1000 	streq.w	r1, [r8]
 800c0f8:	5162      	str	r2, [r4, r5]
 800c0fa:	604b      	str	r3, [r1, #4]
 800c0fc:	4638      	mov	r0, r7
 800c0fe:	f104 060b 	add.w	r6, r4, #11
 800c102:	f000 f8d7 	bl	800c2b4 <__malloc_unlock>
 800c106:	f026 0607 	bic.w	r6, r6, #7
 800c10a:	1d23      	adds	r3, r4, #4
 800c10c:	1af2      	subs	r2, r6, r3
 800c10e:	d0ae      	beq.n	800c06e <_malloc_r+0x22>
 800c110:	1b9b      	subs	r3, r3, r6
 800c112:	50a3      	str	r3, [r4, r2]
 800c114:	e7ab      	b.n	800c06e <_malloc_r+0x22>
 800c116:	42a3      	cmp	r3, r4
 800c118:	6862      	ldr	r2, [r4, #4]
 800c11a:	d1dd      	bne.n	800c0d8 <_malloc_r+0x8c>
 800c11c:	f8c8 2000 	str.w	r2, [r8]
 800c120:	e7ec      	b.n	800c0fc <_malloc_r+0xb0>
 800c122:	4623      	mov	r3, r4
 800c124:	6864      	ldr	r4, [r4, #4]
 800c126:	e7ac      	b.n	800c082 <_malloc_r+0x36>
 800c128:	4634      	mov	r4, r6
 800c12a:	6876      	ldr	r6, [r6, #4]
 800c12c:	e7b4      	b.n	800c098 <_malloc_r+0x4c>
 800c12e:	4613      	mov	r3, r2
 800c130:	e7cc      	b.n	800c0cc <_malloc_r+0x80>
 800c132:	230c      	movs	r3, #12
 800c134:	603b      	str	r3, [r7, #0]
 800c136:	4638      	mov	r0, r7
 800c138:	f000 f8bc 	bl	800c2b4 <__malloc_unlock>
 800c13c:	e797      	b.n	800c06e <_malloc_r+0x22>
 800c13e:	6025      	str	r5, [r4, #0]
 800c140:	e7dc      	b.n	800c0fc <_malloc_r+0xb0>
 800c142:	605b      	str	r3, [r3, #4]
 800c144:	deff      	udf	#255	; 0xff
 800c146:	bf00      	nop
 800c148:	20003648 	.word	0x20003648

0800c14c <__sflush_r>:
 800c14c:	898a      	ldrh	r2, [r1, #12]
 800c14e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c152:	4605      	mov	r5, r0
 800c154:	0710      	lsls	r0, r2, #28
 800c156:	460c      	mov	r4, r1
 800c158:	d458      	bmi.n	800c20c <__sflush_r+0xc0>
 800c15a:	684b      	ldr	r3, [r1, #4]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	dc05      	bgt.n	800c16c <__sflush_r+0x20>
 800c160:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c162:	2b00      	cmp	r3, #0
 800c164:	dc02      	bgt.n	800c16c <__sflush_r+0x20>
 800c166:	2000      	movs	r0, #0
 800c168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c16c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c16e:	2e00      	cmp	r6, #0
 800c170:	d0f9      	beq.n	800c166 <__sflush_r+0x1a>
 800c172:	2300      	movs	r3, #0
 800c174:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c178:	682f      	ldr	r7, [r5, #0]
 800c17a:	6a21      	ldr	r1, [r4, #32]
 800c17c:	602b      	str	r3, [r5, #0]
 800c17e:	d032      	beq.n	800c1e6 <__sflush_r+0x9a>
 800c180:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c182:	89a3      	ldrh	r3, [r4, #12]
 800c184:	075a      	lsls	r2, r3, #29
 800c186:	d505      	bpl.n	800c194 <__sflush_r+0x48>
 800c188:	6863      	ldr	r3, [r4, #4]
 800c18a:	1ac0      	subs	r0, r0, r3
 800c18c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c18e:	b10b      	cbz	r3, 800c194 <__sflush_r+0x48>
 800c190:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c192:	1ac0      	subs	r0, r0, r3
 800c194:	2300      	movs	r3, #0
 800c196:	4602      	mov	r2, r0
 800c198:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c19a:	6a21      	ldr	r1, [r4, #32]
 800c19c:	4628      	mov	r0, r5
 800c19e:	47b0      	blx	r6
 800c1a0:	1c43      	adds	r3, r0, #1
 800c1a2:	89a3      	ldrh	r3, [r4, #12]
 800c1a4:	d106      	bne.n	800c1b4 <__sflush_r+0x68>
 800c1a6:	6829      	ldr	r1, [r5, #0]
 800c1a8:	291d      	cmp	r1, #29
 800c1aa:	d82b      	bhi.n	800c204 <__sflush_r+0xb8>
 800c1ac:	4a29      	ldr	r2, [pc, #164]	; (800c254 <__sflush_r+0x108>)
 800c1ae:	410a      	asrs	r2, r1
 800c1b0:	07d6      	lsls	r6, r2, #31
 800c1b2:	d427      	bmi.n	800c204 <__sflush_r+0xb8>
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	6062      	str	r2, [r4, #4]
 800c1b8:	04d9      	lsls	r1, r3, #19
 800c1ba:	6922      	ldr	r2, [r4, #16]
 800c1bc:	6022      	str	r2, [r4, #0]
 800c1be:	d504      	bpl.n	800c1ca <__sflush_r+0x7e>
 800c1c0:	1c42      	adds	r2, r0, #1
 800c1c2:	d101      	bne.n	800c1c8 <__sflush_r+0x7c>
 800c1c4:	682b      	ldr	r3, [r5, #0]
 800c1c6:	b903      	cbnz	r3, 800c1ca <__sflush_r+0x7e>
 800c1c8:	6560      	str	r0, [r4, #84]	; 0x54
 800c1ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c1cc:	602f      	str	r7, [r5, #0]
 800c1ce:	2900      	cmp	r1, #0
 800c1d0:	d0c9      	beq.n	800c166 <__sflush_r+0x1a>
 800c1d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c1d6:	4299      	cmp	r1, r3
 800c1d8:	d002      	beq.n	800c1e0 <__sflush_r+0x94>
 800c1da:	4628      	mov	r0, r5
 800c1dc:	f000 fd02 	bl	800cbe4 <_free_r>
 800c1e0:	2000      	movs	r0, #0
 800c1e2:	6360      	str	r0, [r4, #52]	; 0x34
 800c1e4:	e7c0      	b.n	800c168 <__sflush_r+0x1c>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	47b0      	blx	r6
 800c1ec:	1c41      	adds	r1, r0, #1
 800c1ee:	d1c8      	bne.n	800c182 <__sflush_r+0x36>
 800c1f0:	682b      	ldr	r3, [r5, #0]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d0c5      	beq.n	800c182 <__sflush_r+0x36>
 800c1f6:	2b1d      	cmp	r3, #29
 800c1f8:	d001      	beq.n	800c1fe <__sflush_r+0xb2>
 800c1fa:	2b16      	cmp	r3, #22
 800c1fc:	d101      	bne.n	800c202 <__sflush_r+0xb6>
 800c1fe:	602f      	str	r7, [r5, #0]
 800c200:	e7b1      	b.n	800c166 <__sflush_r+0x1a>
 800c202:	89a3      	ldrh	r3, [r4, #12]
 800c204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c208:	81a3      	strh	r3, [r4, #12]
 800c20a:	e7ad      	b.n	800c168 <__sflush_r+0x1c>
 800c20c:	690f      	ldr	r7, [r1, #16]
 800c20e:	2f00      	cmp	r7, #0
 800c210:	d0a9      	beq.n	800c166 <__sflush_r+0x1a>
 800c212:	0793      	lsls	r3, r2, #30
 800c214:	680e      	ldr	r6, [r1, #0]
 800c216:	bf08      	it	eq
 800c218:	694b      	ldreq	r3, [r1, #20]
 800c21a:	600f      	str	r7, [r1, #0]
 800c21c:	bf18      	it	ne
 800c21e:	2300      	movne	r3, #0
 800c220:	eba6 0807 	sub.w	r8, r6, r7
 800c224:	608b      	str	r3, [r1, #8]
 800c226:	f1b8 0f00 	cmp.w	r8, #0
 800c22a:	dd9c      	ble.n	800c166 <__sflush_r+0x1a>
 800c22c:	6a21      	ldr	r1, [r4, #32]
 800c22e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c230:	4643      	mov	r3, r8
 800c232:	463a      	mov	r2, r7
 800c234:	4628      	mov	r0, r5
 800c236:	47b0      	blx	r6
 800c238:	2800      	cmp	r0, #0
 800c23a:	dc06      	bgt.n	800c24a <__sflush_r+0xfe>
 800c23c:	89a3      	ldrh	r3, [r4, #12]
 800c23e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c242:	81a3      	strh	r3, [r4, #12]
 800c244:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c248:	e78e      	b.n	800c168 <__sflush_r+0x1c>
 800c24a:	4407      	add	r7, r0
 800c24c:	eba8 0800 	sub.w	r8, r8, r0
 800c250:	e7e9      	b.n	800c226 <__sflush_r+0xda>
 800c252:	bf00      	nop
 800c254:	dfbffffe 	.word	0xdfbffffe

0800c258 <_fflush_r>:
 800c258:	b538      	push	{r3, r4, r5, lr}
 800c25a:	690b      	ldr	r3, [r1, #16]
 800c25c:	4605      	mov	r5, r0
 800c25e:	460c      	mov	r4, r1
 800c260:	b913      	cbnz	r3, 800c268 <_fflush_r+0x10>
 800c262:	2500      	movs	r5, #0
 800c264:	4628      	mov	r0, r5
 800c266:	bd38      	pop	{r3, r4, r5, pc}
 800c268:	b118      	cbz	r0, 800c272 <_fflush_r+0x1a>
 800c26a:	6a03      	ldr	r3, [r0, #32]
 800c26c:	b90b      	cbnz	r3, 800c272 <_fflush_r+0x1a>
 800c26e:	f7fe fe55 	bl	800af1c <__sinit>
 800c272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d0f3      	beq.n	800c262 <_fflush_r+0xa>
 800c27a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c27c:	07d0      	lsls	r0, r2, #31
 800c27e:	d404      	bmi.n	800c28a <_fflush_r+0x32>
 800c280:	0599      	lsls	r1, r3, #22
 800c282:	d402      	bmi.n	800c28a <_fflush_r+0x32>
 800c284:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c286:	f7fe fed6 	bl	800b036 <__retarget_lock_acquire_recursive>
 800c28a:	4628      	mov	r0, r5
 800c28c:	4621      	mov	r1, r4
 800c28e:	f7ff ff5d 	bl	800c14c <__sflush_r>
 800c292:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c294:	07da      	lsls	r2, r3, #31
 800c296:	4605      	mov	r5, r0
 800c298:	d4e4      	bmi.n	800c264 <_fflush_r+0xc>
 800c29a:	89a3      	ldrh	r3, [r4, #12]
 800c29c:	059b      	lsls	r3, r3, #22
 800c29e:	d4e1      	bmi.n	800c264 <_fflush_r+0xc>
 800c2a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c2a2:	f7fe fec9 	bl	800b038 <__retarget_lock_release_recursive>
 800c2a6:	e7dd      	b.n	800c264 <_fflush_r+0xc>

0800c2a8 <__malloc_lock>:
 800c2a8:	4801      	ldr	r0, [pc, #4]	; (800c2b0 <__malloc_lock+0x8>)
 800c2aa:	f7fe bec4 	b.w	800b036 <__retarget_lock_acquire_recursive>
 800c2ae:	bf00      	nop
 800c2b0:	20003644 	.word	0x20003644

0800c2b4 <__malloc_unlock>:
 800c2b4:	4801      	ldr	r0, [pc, #4]	; (800c2bc <__malloc_unlock+0x8>)
 800c2b6:	f7fe bebf 	b.w	800b038 <__retarget_lock_release_recursive>
 800c2ba:	bf00      	nop
 800c2bc:	20003644 	.word	0x20003644

0800c2c0 <_Balloc>:
 800c2c0:	b570      	push	{r4, r5, r6, lr}
 800c2c2:	69c6      	ldr	r6, [r0, #28]
 800c2c4:	4604      	mov	r4, r0
 800c2c6:	460d      	mov	r5, r1
 800c2c8:	b976      	cbnz	r6, 800c2e8 <_Balloc+0x28>
 800c2ca:	2010      	movs	r0, #16
 800c2cc:	f7ff fe96 	bl	800bffc <malloc>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	61e0      	str	r0, [r4, #28]
 800c2d4:	b920      	cbnz	r0, 800c2e0 <_Balloc+0x20>
 800c2d6:	4b18      	ldr	r3, [pc, #96]	; (800c338 <_Balloc+0x78>)
 800c2d8:	4818      	ldr	r0, [pc, #96]	; (800c33c <_Balloc+0x7c>)
 800c2da:	216b      	movs	r1, #107	; 0x6b
 800c2dc:	f000 fc4e 	bl	800cb7c <__assert_func>
 800c2e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c2e4:	6006      	str	r6, [r0, #0]
 800c2e6:	60c6      	str	r6, [r0, #12]
 800c2e8:	69e6      	ldr	r6, [r4, #28]
 800c2ea:	68f3      	ldr	r3, [r6, #12]
 800c2ec:	b183      	cbz	r3, 800c310 <_Balloc+0x50>
 800c2ee:	69e3      	ldr	r3, [r4, #28]
 800c2f0:	68db      	ldr	r3, [r3, #12]
 800c2f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c2f6:	b9b8      	cbnz	r0, 800c328 <_Balloc+0x68>
 800c2f8:	2101      	movs	r1, #1
 800c2fa:	fa01 f605 	lsl.w	r6, r1, r5
 800c2fe:	1d72      	adds	r2, r6, #5
 800c300:	0092      	lsls	r2, r2, #2
 800c302:	4620      	mov	r0, r4
 800c304:	f000 fc58 	bl	800cbb8 <_calloc_r>
 800c308:	b160      	cbz	r0, 800c324 <_Balloc+0x64>
 800c30a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c30e:	e00e      	b.n	800c32e <_Balloc+0x6e>
 800c310:	2221      	movs	r2, #33	; 0x21
 800c312:	2104      	movs	r1, #4
 800c314:	4620      	mov	r0, r4
 800c316:	f000 fc4f 	bl	800cbb8 <_calloc_r>
 800c31a:	69e3      	ldr	r3, [r4, #28]
 800c31c:	60f0      	str	r0, [r6, #12]
 800c31e:	68db      	ldr	r3, [r3, #12]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d1e4      	bne.n	800c2ee <_Balloc+0x2e>
 800c324:	2000      	movs	r0, #0
 800c326:	bd70      	pop	{r4, r5, r6, pc}
 800c328:	6802      	ldr	r2, [r0, #0]
 800c32a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c32e:	2300      	movs	r3, #0
 800c330:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c334:	e7f7      	b.n	800c326 <_Balloc+0x66>
 800c336:	bf00      	nop
 800c338:	0800de2d 	.word	0x0800de2d
 800c33c:	0800debe 	.word	0x0800debe

0800c340 <_Bfree>:
 800c340:	b570      	push	{r4, r5, r6, lr}
 800c342:	69c6      	ldr	r6, [r0, #28]
 800c344:	4605      	mov	r5, r0
 800c346:	460c      	mov	r4, r1
 800c348:	b976      	cbnz	r6, 800c368 <_Bfree+0x28>
 800c34a:	2010      	movs	r0, #16
 800c34c:	f7ff fe56 	bl	800bffc <malloc>
 800c350:	4602      	mov	r2, r0
 800c352:	61e8      	str	r0, [r5, #28]
 800c354:	b920      	cbnz	r0, 800c360 <_Bfree+0x20>
 800c356:	4b09      	ldr	r3, [pc, #36]	; (800c37c <_Bfree+0x3c>)
 800c358:	4809      	ldr	r0, [pc, #36]	; (800c380 <_Bfree+0x40>)
 800c35a:	218f      	movs	r1, #143	; 0x8f
 800c35c:	f000 fc0e 	bl	800cb7c <__assert_func>
 800c360:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c364:	6006      	str	r6, [r0, #0]
 800c366:	60c6      	str	r6, [r0, #12]
 800c368:	b13c      	cbz	r4, 800c37a <_Bfree+0x3a>
 800c36a:	69eb      	ldr	r3, [r5, #28]
 800c36c:	6862      	ldr	r2, [r4, #4]
 800c36e:	68db      	ldr	r3, [r3, #12]
 800c370:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c374:	6021      	str	r1, [r4, #0]
 800c376:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c37a:	bd70      	pop	{r4, r5, r6, pc}
 800c37c:	0800de2d 	.word	0x0800de2d
 800c380:	0800debe 	.word	0x0800debe

0800c384 <__multadd>:
 800c384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c388:	690d      	ldr	r5, [r1, #16]
 800c38a:	4607      	mov	r7, r0
 800c38c:	460c      	mov	r4, r1
 800c38e:	461e      	mov	r6, r3
 800c390:	f101 0c14 	add.w	ip, r1, #20
 800c394:	2000      	movs	r0, #0
 800c396:	f8dc 3000 	ldr.w	r3, [ip]
 800c39a:	b299      	uxth	r1, r3
 800c39c:	fb02 6101 	mla	r1, r2, r1, r6
 800c3a0:	0c1e      	lsrs	r6, r3, #16
 800c3a2:	0c0b      	lsrs	r3, r1, #16
 800c3a4:	fb02 3306 	mla	r3, r2, r6, r3
 800c3a8:	b289      	uxth	r1, r1
 800c3aa:	3001      	adds	r0, #1
 800c3ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c3b0:	4285      	cmp	r5, r0
 800c3b2:	f84c 1b04 	str.w	r1, [ip], #4
 800c3b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c3ba:	dcec      	bgt.n	800c396 <__multadd+0x12>
 800c3bc:	b30e      	cbz	r6, 800c402 <__multadd+0x7e>
 800c3be:	68a3      	ldr	r3, [r4, #8]
 800c3c0:	42ab      	cmp	r3, r5
 800c3c2:	dc19      	bgt.n	800c3f8 <__multadd+0x74>
 800c3c4:	6861      	ldr	r1, [r4, #4]
 800c3c6:	4638      	mov	r0, r7
 800c3c8:	3101      	adds	r1, #1
 800c3ca:	f7ff ff79 	bl	800c2c0 <_Balloc>
 800c3ce:	4680      	mov	r8, r0
 800c3d0:	b928      	cbnz	r0, 800c3de <__multadd+0x5a>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <__multadd+0x84>)
 800c3d6:	480d      	ldr	r0, [pc, #52]	; (800c40c <__multadd+0x88>)
 800c3d8:	21ba      	movs	r1, #186	; 0xba
 800c3da:	f000 fbcf 	bl	800cb7c <__assert_func>
 800c3de:	6922      	ldr	r2, [r4, #16]
 800c3e0:	3202      	adds	r2, #2
 800c3e2:	f104 010c 	add.w	r1, r4, #12
 800c3e6:	0092      	lsls	r2, r2, #2
 800c3e8:	300c      	adds	r0, #12
 800c3ea:	f7fe fe26 	bl	800b03a <memcpy>
 800c3ee:	4621      	mov	r1, r4
 800c3f0:	4638      	mov	r0, r7
 800c3f2:	f7ff ffa5 	bl	800c340 <_Bfree>
 800c3f6:	4644      	mov	r4, r8
 800c3f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c3fc:	3501      	adds	r5, #1
 800c3fe:	615e      	str	r6, [r3, #20]
 800c400:	6125      	str	r5, [r4, #16]
 800c402:	4620      	mov	r0, r4
 800c404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c408:	0800de9c 	.word	0x0800de9c
 800c40c:	0800debe 	.word	0x0800debe

0800c410 <__hi0bits>:
 800c410:	0c03      	lsrs	r3, r0, #16
 800c412:	041b      	lsls	r3, r3, #16
 800c414:	b9d3      	cbnz	r3, 800c44c <__hi0bits+0x3c>
 800c416:	0400      	lsls	r0, r0, #16
 800c418:	2310      	movs	r3, #16
 800c41a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c41e:	bf04      	itt	eq
 800c420:	0200      	lsleq	r0, r0, #8
 800c422:	3308      	addeq	r3, #8
 800c424:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c428:	bf04      	itt	eq
 800c42a:	0100      	lsleq	r0, r0, #4
 800c42c:	3304      	addeq	r3, #4
 800c42e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c432:	bf04      	itt	eq
 800c434:	0080      	lsleq	r0, r0, #2
 800c436:	3302      	addeq	r3, #2
 800c438:	2800      	cmp	r0, #0
 800c43a:	db05      	blt.n	800c448 <__hi0bits+0x38>
 800c43c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c440:	f103 0301 	add.w	r3, r3, #1
 800c444:	bf08      	it	eq
 800c446:	2320      	moveq	r3, #32
 800c448:	4618      	mov	r0, r3
 800c44a:	4770      	bx	lr
 800c44c:	2300      	movs	r3, #0
 800c44e:	e7e4      	b.n	800c41a <__hi0bits+0xa>

0800c450 <__lo0bits>:
 800c450:	6803      	ldr	r3, [r0, #0]
 800c452:	f013 0207 	ands.w	r2, r3, #7
 800c456:	d00c      	beq.n	800c472 <__lo0bits+0x22>
 800c458:	07d9      	lsls	r1, r3, #31
 800c45a:	d422      	bmi.n	800c4a2 <__lo0bits+0x52>
 800c45c:	079a      	lsls	r2, r3, #30
 800c45e:	bf49      	itett	mi
 800c460:	085b      	lsrmi	r3, r3, #1
 800c462:	089b      	lsrpl	r3, r3, #2
 800c464:	6003      	strmi	r3, [r0, #0]
 800c466:	2201      	movmi	r2, #1
 800c468:	bf5c      	itt	pl
 800c46a:	6003      	strpl	r3, [r0, #0]
 800c46c:	2202      	movpl	r2, #2
 800c46e:	4610      	mov	r0, r2
 800c470:	4770      	bx	lr
 800c472:	b299      	uxth	r1, r3
 800c474:	b909      	cbnz	r1, 800c47a <__lo0bits+0x2a>
 800c476:	0c1b      	lsrs	r3, r3, #16
 800c478:	2210      	movs	r2, #16
 800c47a:	b2d9      	uxtb	r1, r3
 800c47c:	b909      	cbnz	r1, 800c482 <__lo0bits+0x32>
 800c47e:	3208      	adds	r2, #8
 800c480:	0a1b      	lsrs	r3, r3, #8
 800c482:	0719      	lsls	r1, r3, #28
 800c484:	bf04      	itt	eq
 800c486:	091b      	lsreq	r3, r3, #4
 800c488:	3204      	addeq	r2, #4
 800c48a:	0799      	lsls	r1, r3, #30
 800c48c:	bf04      	itt	eq
 800c48e:	089b      	lsreq	r3, r3, #2
 800c490:	3202      	addeq	r2, #2
 800c492:	07d9      	lsls	r1, r3, #31
 800c494:	d403      	bmi.n	800c49e <__lo0bits+0x4e>
 800c496:	085b      	lsrs	r3, r3, #1
 800c498:	f102 0201 	add.w	r2, r2, #1
 800c49c:	d003      	beq.n	800c4a6 <__lo0bits+0x56>
 800c49e:	6003      	str	r3, [r0, #0]
 800c4a0:	e7e5      	b.n	800c46e <__lo0bits+0x1e>
 800c4a2:	2200      	movs	r2, #0
 800c4a4:	e7e3      	b.n	800c46e <__lo0bits+0x1e>
 800c4a6:	2220      	movs	r2, #32
 800c4a8:	e7e1      	b.n	800c46e <__lo0bits+0x1e>
	...

0800c4ac <__i2b>:
 800c4ac:	b510      	push	{r4, lr}
 800c4ae:	460c      	mov	r4, r1
 800c4b0:	2101      	movs	r1, #1
 800c4b2:	f7ff ff05 	bl	800c2c0 <_Balloc>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	b928      	cbnz	r0, 800c4c6 <__i2b+0x1a>
 800c4ba:	4b05      	ldr	r3, [pc, #20]	; (800c4d0 <__i2b+0x24>)
 800c4bc:	4805      	ldr	r0, [pc, #20]	; (800c4d4 <__i2b+0x28>)
 800c4be:	f240 1145 	movw	r1, #325	; 0x145
 800c4c2:	f000 fb5b 	bl	800cb7c <__assert_func>
 800c4c6:	2301      	movs	r3, #1
 800c4c8:	6144      	str	r4, [r0, #20]
 800c4ca:	6103      	str	r3, [r0, #16]
 800c4cc:	bd10      	pop	{r4, pc}
 800c4ce:	bf00      	nop
 800c4d0:	0800de9c 	.word	0x0800de9c
 800c4d4:	0800debe 	.word	0x0800debe

0800c4d8 <__multiply>:
 800c4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4dc:	4691      	mov	r9, r2
 800c4de:	690a      	ldr	r2, [r1, #16]
 800c4e0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	bfb8      	it	lt
 800c4e8:	460b      	movlt	r3, r1
 800c4ea:	460c      	mov	r4, r1
 800c4ec:	bfbc      	itt	lt
 800c4ee:	464c      	movlt	r4, r9
 800c4f0:	4699      	movlt	r9, r3
 800c4f2:	6927      	ldr	r7, [r4, #16]
 800c4f4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c4f8:	68a3      	ldr	r3, [r4, #8]
 800c4fa:	6861      	ldr	r1, [r4, #4]
 800c4fc:	eb07 060a 	add.w	r6, r7, sl
 800c500:	42b3      	cmp	r3, r6
 800c502:	b085      	sub	sp, #20
 800c504:	bfb8      	it	lt
 800c506:	3101      	addlt	r1, #1
 800c508:	f7ff feda 	bl	800c2c0 <_Balloc>
 800c50c:	b930      	cbnz	r0, 800c51c <__multiply+0x44>
 800c50e:	4602      	mov	r2, r0
 800c510:	4b44      	ldr	r3, [pc, #272]	; (800c624 <__multiply+0x14c>)
 800c512:	4845      	ldr	r0, [pc, #276]	; (800c628 <__multiply+0x150>)
 800c514:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c518:	f000 fb30 	bl	800cb7c <__assert_func>
 800c51c:	f100 0514 	add.w	r5, r0, #20
 800c520:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c524:	462b      	mov	r3, r5
 800c526:	2200      	movs	r2, #0
 800c528:	4543      	cmp	r3, r8
 800c52a:	d321      	bcc.n	800c570 <__multiply+0x98>
 800c52c:	f104 0314 	add.w	r3, r4, #20
 800c530:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c534:	f109 0314 	add.w	r3, r9, #20
 800c538:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c53c:	9202      	str	r2, [sp, #8]
 800c53e:	1b3a      	subs	r2, r7, r4
 800c540:	3a15      	subs	r2, #21
 800c542:	f022 0203 	bic.w	r2, r2, #3
 800c546:	3204      	adds	r2, #4
 800c548:	f104 0115 	add.w	r1, r4, #21
 800c54c:	428f      	cmp	r7, r1
 800c54e:	bf38      	it	cc
 800c550:	2204      	movcc	r2, #4
 800c552:	9201      	str	r2, [sp, #4]
 800c554:	9a02      	ldr	r2, [sp, #8]
 800c556:	9303      	str	r3, [sp, #12]
 800c558:	429a      	cmp	r2, r3
 800c55a:	d80c      	bhi.n	800c576 <__multiply+0x9e>
 800c55c:	2e00      	cmp	r6, #0
 800c55e:	dd03      	ble.n	800c568 <__multiply+0x90>
 800c560:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c564:	2b00      	cmp	r3, #0
 800c566:	d05b      	beq.n	800c620 <__multiply+0x148>
 800c568:	6106      	str	r6, [r0, #16]
 800c56a:	b005      	add	sp, #20
 800c56c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c570:	f843 2b04 	str.w	r2, [r3], #4
 800c574:	e7d8      	b.n	800c528 <__multiply+0x50>
 800c576:	f8b3 a000 	ldrh.w	sl, [r3]
 800c57a:	f1ba 0f00 	cmp.w	sl, #0
 800c57e:	d024      	beq.n	800c5ca <__multiply+0xf2>
 800c580:	f104 0e14 	add.w	lr, r4, #20
 800c584:	46a9      	mov	r9, r5
 800c586:	f04f 0c00 	mov.w	ip, #0
 800c58a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c58e:	f8d9 1000 	ldr.w	r1, [r9]
 800c592:	fa1f fb82 	uxth.w	fp, r2
 800c596:	b289      	uxth	r1, r1
 800c598:	fb0a 110b 	mla	r1, sl, fp, r1
 800c59c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c5a0:	f8d9 2000 	ldr.w	r2, [r9]
 800c5a4:	4461      	add	r1, ip
 800c5a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c5aa:	fb0a c20b 	mla	r2, sl, fp, ip
 800c5ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c5b2:	b289      	uxth	r1, r1
 800c5b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c5b8:	4577      	cmp	r7, lr
 800c5ba:	f849 1b04 	str.w	r1, [r9], #4
 800c5be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c5c2:	d8e2      	bhi.n	800c58a <__multiply+0xb2>
 800c5c4:	9a01      	ldr	r2, [sp, #4]
 800c5c6:	f845 c002 	str.w	ip, [r5, r2]
 800c5ca:	9a03      	ldr	r2, [sp, #12]
 800c5cc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c5d0:	3304      	adds	r3, #4
 800c5d2:	f1b9 0f00 	cmp.w	r9, #0
 800c5d6:	d021      	beq.n	800c61c <__multiply+0x144>
 800c5d8:	6829      	ldr	r1, [r5, #0]
 800c5da:	f104 0c14 	add.w	ip, r4, #20
 800c5de:	46ae      	mov	lr, r5
 800c5e0:	f04f 0a00 	mov.w	sl, #0
 800c5e4:	f8bc b000 	ldrh.w	fp, [ip]
 800c5e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c5ec:	fb09 220b 	mla	r2, r9, fp, r2
 800c5f0:	4452      	add	r2, sl
 800c5f2:	b289      	uxth	r1, r1
 800c5f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c5f8:	f84e 1b04 	str.w	r1, [lr], #4
 800c5fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c600:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c604:	f8be 1000 	ldrh.w	r1, [lr]
 800c608:	fb09 110a 	mla	r1, r9, sl, r1
 800c60c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c610:	4567      	cmp	r7, ip
 800c612:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c616:	d8e5      	bhi.n	800c5e4 <__multiply+0x10c>
 800c618:	9a01      	ldr	r2, [sp, #4]
 800c61a:	50a9      	str	r1, [r5, r2]
 800c61c:	3504      	adds	r5, #4
 800c61e:	e799      	b.n	800c554 <__multiply+0x7c>
 800c620:	3e01      	subs	r6, #1
 800c622:	e79b      	b.n	800c55c <__multiply+0x84>
 800c624:	0800de9c 	.word	0x0800de9c
 800c628:	0800debe 	.word	0x0800debe

0800c62c <__pow5mult>:
 800c62c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c630:	4615      	mov	r5, r2
 800c632:	f012 0203 	ands.w	r2, r2, #3
 800c636:	4606      	mov	r6, r0
 800c638:	460f      	mov	r7, r1
 800c63a:	d007      	beq.n	800c64c <__pow5mult+0x20>
 800c63c:	4c25      	ldr	r4, [pc, #148]	; (800c6d4 <__pow5mult+0xa8>)
 800c63e:	3a01      	subs	r2, #1
 800c640:	2300      	movs	r3, #0
 800c642:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c646:	f7ff fe9d 	bl	800c384 <__multadd>
 800c64a:	4607      	mov	r7, r0
 800c64c:	10ad      	asrs	r5, r5, #2
 800c64e:	d03d      	beq.n	800c6cc <__pow5mult+0xa0>
 800c650:	69f4      	ldr	r4, [r6, #28]
 800c652:	b97c      	cbnz	r4, 800c674 <__pow5mult+0x48>
 800c654:	2010      	movs	r0, #16
 800c656:	f7ff fcd1 	bl	800bffc <malloc>
 800c65a:	4602      	mov	r2, r0
 800c65c:	61f0      	str	r0, [r6, #28]
 800c65e:	b928      	cbnz	r0, 800c66c <__pow5mult+0x40>
 800c660:	4b1d      	ldr	r3, [pc, #116]	; (800c6d8 <__pow5mult+0xac>)
 800c662:	481e      	ldr	r0, [pc, #120]	; (800c6dc <__pow5mult+0xb0>)
 800c664:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c668:	f000 fa88 	bl	800cb7c <__assert_func>
 800c66c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c670:	6004      	str	r4, [r0, #0]
 800c672:	60c4      	str	r4, [r0, #12]
 800c674:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c678:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c67c:	b94c      	cbnz	r4, 800c692 <__pow5mult+0x66>
 800c67e:	f240 2171 	movw	r1, #625	; 0x271
 800c682:	4630      	mov	r0, r6
 800c684:	f7ff ff12 	bl	800c4ac <__i2b>
 800c688:	2300      	movs	r3, #0
 800c68a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c68e:	4604      	mov	r4, r0
 800c690:	6003      	str	r3, [r0, #0]
 800c692:	f04f 0900 	mov.w	r9, #0
 800c696:	07eb      	lsls	r3, r5, #31
 800c698:	d50a      	bpl.n	800c6b0 <__pow5mult+0x84>
 800c69a:	4639      	mov	r1, r7
 800c69c:	4622      	mov	r2, r4
 800c69e:	4630      	mov	r0, r6
 800c6a0:	f7ff ff1a 	bl	800c4d8 <__multiply>
 800c6a4:	4639      	mov	r1, r7
 800c6a6:	4680      	mov	r8, r0
 800c6a8:	4630      	mov	r0, r6
 800c6aa:	f7ff fe49 	bl	800c340 <_Bfree>
 800c6ae:	4647      	mov	r7, r8
 800c6b0:	106d      	asrs	r5, r5, #1
 800c6b2:	d00b      	beq.n	800c6cc <__pow5mult+0xa0>
 800c6b4:	6820      	ldr	r0, [r4, #0]
 800c6b6:	b938      	cbnz	r0, 800c6c8 <__pow5mult+0x9c>
 800c6b8:	4622      	mov	r2, r4
 800c6ba:	4621      	mov	r1, r4
 800c6bc:	4630      	mov	r0, r6
 800c6be:	f7ff ff0b 	bl	800c4d8 <__multiply>
 800c6c2:	6020      	str	r0, [r4, #0]
 800c6c4:	f8c0 9000 	str.w	r9, [r0]
 800c6c8:	4604      	mov	r4, r0
 800c6ca:	e7e4      	b.n	800c696 <__pow5mult+0x6a>
 800c6cc:	4638      	mov	r0, r7
 800c6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c6d2:	bf00      	nop
 800c6d4:	0800e008 	.word	0x0800e008
 800c6d8:	0800de2d 	.word	0x0800de2d
 800c6dc:	0800debe 	.word	0x0800debe

0800c6e0 <__lshift>:
 800c6e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6e4:	460c      	mov	r4, r1
 800c6e6:	6849      	ldr	r1, [r1, #4]
 800c6e8:	6923      	ldr	r3, [r4, #16]
 800c6ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c6ee:	68a3      	ldr	r3, [r4, #8]
 800c6f0:	4607      	mov	r7, r0
 800c6f2:	4691      	mov	r9, r2
 800c6f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c6f8:	f108 0601 	add.w	r6, r8, #1
 800c6fc:	42b3      	cmp	r3, r6
 800c6fe:	db0b      	blt.n	800c718 <__lshift+0x38>
 800c700:	4638      	mov	r0, r7
 800c702:	f7ff fddd 	bl	800c2c0 <_Balloc>
 800c706:	4605      	mov	r5, r0
 800c708:	b948      	cbnz	r0, 800c71e <__lshift+0x3e>
 800c70a:	4602      	mov	r2, r0
 800c70c:	4b28      	ldr	r3, [pc, #160]	; (800c7b0 <__lshift+0xd0>)
 800c70e:	4829      	ldr	r0, [pc, #164]	; (800c7b4 <__lshift+0xd4>)
 800c710:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c714:	f000 fa32 	bl	800cb7c <__assert_func>
 800c718:	3101      	adds	r1, #1
 800c71a:	005b      	lsls	r3, r3, #1
 800c71c:	e7ee      	b.n	800c6fc <__lshift+0x1c>
 800c71e:	2300      	movs	r3, #0
 800c720:	f100 0114 	add.w	r1, r0, #20
 800c724:	f100 0210 	add.w	r2, r0, #16
 800c728:	4618      	mov	r0, r3
 800c72a:	4553      	cmp	r3, sl
 800c72c:	db33      	blt.n	800c796 <__lshift+0xb6>
 800c72e:	6920      	ldr	r0, [r4, #16]
 800c730:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c734:	f104 0314 	add.w	r3, r4, #20
 800c738:	f019 091f 	ands.w	r9, r9, #31
 800c73c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c740:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c744:	d02b      	beq.n	800c79e <__lshift+0xbe>
 800c746:	f1c9 0e20 	rsb	lr, r9, #32
 800c74a:	468a      	mov	sl, r1
 800c74c:	2200      	movs	r2, #0
 800c74e:	6818      	ldr	r0, [r3, #0]
 800c750:	fa00 f009 	lsl.w	r0, r0, r9
 800c754:	4310      	orrs	r0, r2
 800c756:	f84a 0b04 	str.w	r0, [sl], #4
 800c75a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c75e:	459c      	cmp	ip, r3
 800c760:	fa22 f20e 	lsr.w	r2, r2, lr
 800c764:	d8f3      	bhi.n	800c74e <__lshift+0x6e>
 800c766:	ebac 0304 	sub.w	r3, ip, r4
 800c76a:	3b15      	subs	r3, #21
 800c76c:	f023 0303 	bic.w	r3, r3, #3
 800c770:	3304      	adds	r3, #4
 800c772:	f104 0015 	add.w	r0, r4, #21
 800c776:	4584      	cmp	ip, r0
 800c778:	bf38      	it	cc
 800c77a:	2304      	movcc	r3, #4
 800c77c:	50ca      	str	r2, [r1, r3]
 800c77e:	b10a      	cbz	r2, 800c784 <__lshift+0xa4>
 800c780:	f108 0602 	add.w	r6, r8, #2
 800c784:	3e01      	subs	r6, #1
 800c786:	4638      	mov	r0, r7
 800c788:	612e      	str	r6, [r5, #16]
 800c78a:	4621      	mov	r1, r4
 800c78c:	f7ff fdd8 	bl	800c340 <_Bfree>
 800c790:	4628      	mov	r0, r5
 800c792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c796:	f842 0f04 	str.w	r0, [r2, #4]!
 800c79a:	3301      	adds	r3, #1
 800c79c:	e7c5      	b.n	800c72a <__lshift+0x4a>
 800c79e:	3904      	subs	r1, #4
 800c7a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7a4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c7a8:	459c      	cmp	ip, r3
 800c7aa:	d8f9      	bhi.n	800c7a0 <__lshift+0xc0>
 800c7ac:	e7ea      	b.n	800c784 <__lshift+0xa4>
 800c7ae:	bf00      	nop
 800c7b0:	0800de9c 	.word	0x0800de9c
 800c7b4:	0800debe 	.word	0x0800debe

0800c7b8 <__mcmp>:
 800c7b8:	b530      	push	{r4, r5, lr}
 800c7ba:	6902      	ldr	r2, [r0, #16]
 800c7bc:	690c      	ldr	r4, [r1, #16]
 800c7be:	1b12      	subs	r2, r2, r4
 800c7c0:	d10e      	bne.n	800c7e0 <__mcmp+0x28>
 800c7c2:	f100 0314 	add.w	r3, r0, #20
 800c7c6:	3114      	adds	r1, #20
 800c7c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c7cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c7d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c7d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c7d8:	42a5      	cmp	r5, r4
 800c7da:	d003      	beq.n	800c7e4 <__mcmp+0x2c>
 800c7dc:	d305      	bcc.n	800c7ea <__mcmp+0x32>
 800c7de:	2201      	movs	r2, #1
 800c7e0:	4610      	mov	r0, r2
 800c7e2:	bd30      	pop	{r4, r5, pc}
 800c7e4:	4283      	cmp	r3, r0
 800c7e6:	d3f3      	bcc.n	800c7d0 <__mcmp+0x18>
 800c7e8:	e7fa      	b.n	800c7e0 <__mcmp+0x28>
 800c7ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c7ee:	e7f7      	b.n	800c7e0 <__mcmp+0x28>

0800c7f0 <__mdiff>:
 800c7f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f4:	460c      	mov	r4, r1
 800c7f6:	4606      	mov	r6, r0
 800c7f8:	4611      	mov	r1, r2
 800c7fa:	4620      	mov	r0, r4
 800c7fc:	4690      	mov	r8, r2
 800c7fe:	f7ff ffdb 	bl	800c7b8 <__mcmp>
 800c802:	1e05      	subs	r5, r0, #0
 800c804:	d110      	bne.n	800c828 <__mdiff+0x38>
 800c806:	4629      	mov	r1, r5
 800c808:	4630      	mov	r0, r6
 800c80a:	f7ff fd59 	bl	800c2c0 <_Balloc>
 800c80e:	b930      	cbnz	r0, 800c81e <__mdiff+0x2e>
 800c810:	4b3a      	ldr	r3, [pc, #232]	; (800c8fc <__mdiff+0x10c>)
 800c812:	4602      	mov	r2, r0
 800c814:	f240 2137 	movw	r1, #567	; 0x237
 800c818:	4839      	ldr	r0, [pc, #228]	; (800c900 <__mdiff+0x110>)
 800c81a:	f000 f9af 	bl	800cb7c <__assert_func>
 800c81e:	2301      	movs	r3, #1
 800c820:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c824:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c828:	bfa4      	itt	ge
 800c82a:	4643      	movge	r3, r8
 800c82c:	46a0      	movge	r8, r4
 800c82e:	4630      	mov	r0, r6
 800c830:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c834:	bfa6      	itte	ge
 800c836:	461c      	movge	r4, r3
 800c838:	2500      	movge	r5, #0
 800c83a:	2501      	movlt	r5, #1
 800c83c:	f7ff fd40 	bl	800c2c0 <_Balloc>
 800c840:	b920      	cbnz	r0, 800c84c <__mdiff+0x5c>
 800c842:	4b2e      	ldr	r3, [pc, #184]	; (800c8fc <__mdiff+0x10c>)
 800c844:	4602      	mov	r2, r0
 800c846:	f240 2145 	movw	r1, #581	; 0x245
 800c84a:	e7e5      	b.n	800c818 <__mdiff+0x28>
 800c84c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c850:	6926      	ldr	r6, [r4, #16]
 800c852:	60c5      	str	r5, [r0, #12]
 800c854:	f104 0914 	add.w	r9, r4, #20
 800c858:	f108 0514 	add.w	r5, r8, #20
 800c85c:	f100 0e14 	add.w	lr, r0, #20
 800c860:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c864:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c868:	f108 0210 	add.w	r2, r8, #16
 800c86c:	46f2      	mov	sl, lr
 800c86e:	2100      	movs	r1, #0
 800c870:	f859 3b04 	ldr.w	r3, [r9], #4
 800c874:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c878:	fa11 f88b 	uxtah	r8, r1, fp
 800c87c:	b299      	uxth	r1, r3
 800c87e:	0c1b      	lsrs	r3, r3, #16
 800c880:	eba8 0801 	sub.w	r8, r8, r1
 800c884:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c888:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c88c:	fa1f f888 	uxth.w	r8, r8
 800c890:	1419      	asrs	r1, r3, #16
 800c892:	454e      	cmp	r6, r9
 800c894:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c898:	f84a 3b04 	str.w	r3, [sl], #4
 800c89c:	d8e8      	bhi.n	800c870 <__mdiff+0x80>
 800c89e:	1b33      	subs	r3, r6, r4
 800c8a0:	3b15      	subs	r3, #21
 800c8a2:	f023 0303 	bic.w	r3, r3, #3
 800c8a6:	3304      	adds	r3, #4
 800c8a8:	3415      	adds	r4, #21
 800c8aa:	42a6      	cmp	r6, r4
 800c8ac:	bf38      	it	cc
 800c8ae:	2304      	movcc	r3, #4
 800c8b0:	441d      	add	r5, r3
 800c8b2:	4473      	add	r3, lr
 800c8b4:	469e      	mov	lr, r3
 800c8b6:	462e      	mov	r6, r5
 800c8b8:	4566      	cmp	r6, ip
 800c8ba:	d30e      	bcc.n	800c8da <__mdiff+0xea>
 800c8bc:	f10c 0203 	add.w	r2, ip, #3
 800c8c0:	1b52      	subs	r2, r2, r5
 800c8c2:	f022 0203 	bic.w	r2, r2, #3
 800c8c6:	3d03      	subs	r5, #3
 800c8c8:	45ac      	cmp	ip, r5
 800c8ca:	bf38      	it	cc
 800c8cc:	2200      	movcc	r2, #0
 800c8ce:	4413      	add	r3, r2
 800c8d0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c8d4:	b17a      	cbz	r2, 800c8f6 <__mdiff+0x106>
 800c8d6:	6107      	str	r7, [r0, #16]
 800c8d8:	e7a4      	b.n	800c824 <__mdiff+0x34>
 800c8da:	f856 8b04 	ldr.w	r8, [r6], #4
 800c8de:	fa11 f288 	uxtah	r2, r1, r8
 800c8e2:	1414      	asrs	r4, r2, #16
 800c8e4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c8e8:	b292      	uxth	r2, r2
 800c8ea:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c8ee:	f84e 2b04 	str.w	r2, [lr], #4
 800c8f2:	1421      	asrs	r1, r4, #16
 800c8f4:	e7e0      	b.n	800c8b8 <__mdiff+0xc8>
 800c8f6:	3f01      	subs	r7, #1
 800c8f8:	e7ea      	b.n	800c8d0 <__mdiff+0xe0>
 800c8fa:	bf00      	nop
 800c8fc:	0800de9c 	.word	0x0800de9c
 800c900:	0800debe 	.word	0x0800debe

0800c904 <__d2b>:
 800c904:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c908:	460f      	mov	r7, r1
 800c90a:	2101      	movs	r1, #1
 800c90c:	ec59 8b10 	vmov	r8, r9, d0
 800c910:	4616      	mov	r6, r2
 800c912:	f7ff fcd5 	bl	800c2c0 <_Balloc>
 800c916:	4604      	mov	r4, r0
 800c918:	b930      	cbnz	r0, 800c928 <__d2b+0x24>
 800c91a:	4602      	mov	r2, r0
 800c91c:	4b24      	ldr	r3, [pc, #144]	; (800c9b0 <__d2b+0xac>)
 800c91e:	4825      	ldr	r0, [pc, #148]	; (800c9b4 <__d2b+0xb0>)
 800c920:	f240 310f 	movw	r1, #783	; 0x30f
 800c924:	f000 f92a 	bl	800cb7c <__assert_func>
 800c928:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c92c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c930:	bb2d      	cbnz	r5, 800c97e <__d2b+0x7a>
 800c932:	9301      	str	r3, [sp, #4]
 800c934:	f1b8 0300 	subs.w	r3, r8, #0
 800c938:	d026      	beq.n	800c988 <__d2b+0x84>
 800c93a:	4668      	mov	r0, sp
 800c93c:	9300      	str	r3, [sp, #0]
 800c93e:	f7ff fd87 	bl	800c450 <__lo0bits>
 800c942:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c946:	b1e8      	cbz	r0, 800c984 <__d2b+0x80>
 800c948:	f1c0 0320 	rsb	r3, r0, #32
 800c94c:	fa02 f303 	lsl.w	r3, r2, r3
 800c950:	430b      	orrs	r3, r1
 800c952:	40c2      	lsrs	r2, r0
 800c954:	6163      	str	r3, [r4, #20]
 800c956:	9201      	str	r2, [sp, #4]
 800c958:	9b01      	ldr	r3, [sp, #4]
 800c95a:	61a3      	str	r3, [r4, #24]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	bf14      	ite	ne
 800c960:	2202      	movne	r2, #2
 800c962:	2201      	moveq	r2, #1
 800c964:	6122      	str	r2, [r4, #16]
 800c966:	b1bd      	cbz	r5, 800c998 <__d2b+0x94>
 800c968:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c96c:	4405      	add	r5, r0
 800c96e:	603d      	str	r5, [r7, #0]
 800c970:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c974:	6030      	str	r0, [r6, #0]
 800c976:	4620      	mov	r0, r4
 800c978:	b003      	add	sp, #12
 800c97a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c97e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c982:	e7d6      	b.n	800c932 <__d2b+0x2e>
 800c984:	6161      	str	r1, [r4, #20]
 800c986:	e7e7      	b.n	800c958 <__d2b+0x54>
 800c988:	a801      	add	r0, sp, #4
 800c98a:	f7ff fd61 	bl	800c450 <__lo0bits>
 800c98e:	9b01      	ldr	r3, [sp, #4]
 800c990:	6163      	str	r3, [r4, #20]
 800c992:	3020      	adds	r0, #32
 800c994:	2201      	movs	r2, #1
 800c996:	e7e5      	b.n	800c964 <__d2b+0x60>
 800c998:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c99c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c9a0:	6038      	str	r0, [r7, #0]
 800c9a2:	6918      	ldr	r0, [r3, #16]
 800c9a4:	f7ff fd34 	bl	800c410 <__hi0bits>
 800c9a8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c9ac:	e7e2      	b.n	800c974 <__d2b+0x70>
 800c9ae:	bf00      	nop
 800c9b0:	0800de9c 	.word	0x0800de9c
 800c9b4:	0800debe 	.word	0x0800debe

0800c9b8 <__sread>:
 800c9b8:	b510      	push	{r4, lr}
 800c9ba:	460c      	mov	r4, r1
 800c9bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9c0:	f000 f8a8 	bl	800cb14 <_read_r>
 800c9c4:	2800      	cmp	r0, #0
 800c9c6:	bfab      	itete	ge
 800c9c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c9ca:	89a3      	ldrhlt	r3, [r4, #12]
 800c9cc:	181b      	addge	r3, r3, r0
 800c9ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c9d2:	bfac      	ite	ge
 800c9d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800c9d6:	81a3      	strhlt	r3, [r4, #12]
 800c9d8:	bd10      	pop	{r4, pc}

0800c9da <__swrite>:
 800c9da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9de:	461f      	mov	r7, r3
 800c9e0:	898b      	ldrh	r3, [r1, #12]
 800c9e2:	05db      	lsls	r3, r3, #23
 800c9e4:	4605      	mov	r5, r0
 800c9e6:	460c      	mov	r4, r1
 800c9e8:	4616      	mov	r6, r2
 800c9ea:	d505      	bpl.n	800c9f8 <__swrite+0x1e>
 800c9ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9f0:	2302      	movs	r3, #2
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	f000 f87c 	bl	800caf0 <_lseek_r>
 800c9f8:	89a3      	ldrh	r3, [r4, #12]
 800c9fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c9fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca02:	81a3      	strh	r3, [r4, #12]
 800ca04:	4632      	mov	r2, r6
 800ca06:	463b      	mov	r3, r7
 800ca08:	4628      	mov	r0, r5
 800ca0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca0e:	f000 b8a3 	b.w	800cb58 <_write_r>

0800ca12 <__sseek>:
 800ca12:	b510      	push	{r4, lr}
 800ca14:	460c      	mov	r4, r1
 800ca16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca1a:	f000 f869 	bl	800caf0 <_lseek_r>
 800ca1e:	1c43      	adds	r3, r0, #1
 800ca20:	89a3      	ldrh	r3, [r4, #12]
 800ca22:	bf15      	itete	ne
 800ca24:	6560      	strne	r0, [r4, #84]	; 0x54
 800ca26:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ca2a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ca2e:	81a3      	strheq	r3, [r4, #12]
 800ca30:	bf18      	it	ne
 800ca32:	81a3      	strhne	r3, [r4, #12]
 800ca34:	bd10      	pop	{r4, pc}

0800ca36 <__sclose>:
 800ca36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca3a:	f000 b849 	b.w	800cad0 <_close_r>

0800ca3e <_realloc_r>:
 800ca3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca42:	4680      	mov	r8, r0
 800ca44:	4614      	mov	r4, r2
 800ca46:	460e      	mov	r6, r1
 800ca48:	b921      	cbnz	r1, 800ca54 <_realloc_r+0x16>
 800ca4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca4e:	4611      	mov	r1, r2
 800ca50:	f7ff bafc 	b.w	800c04c <_malloc_r>
 800ca54:	b92a      	cbnz	r2, 800ca62 <_realloc_r+0x24>
 800ca56:	f000 f8c5 	bl	800cbe4 <_free_r>
 800ca5a:	4625      	mov	r5, r4
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca62:	f000 f91d 	bl	800cca0 <_malloc_usable_size_r>
 800ca66:	4284      	cmp	r4, r0
 800ca68:	4607      	mov	r7, r0
 800ca6a:	d802      	bhi.n	800ca72 <_realloc_r+0x34>
 800ca6c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ca70:	d812      	bhi.n	800ca98 <_realloc_r+0x5a>
 800ca72:	4621      	mov	r1, r4
 800ca74:	4640      	mov	r0, r8
 800ca76:	f7ff fae9 	bl	800c04c <_malloc_r>
 800ca7a:	4605      	mov	r5, r0
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	d0ed      	beq.n	800ca5c <_realloc_r+0x1e>
 800ca80:	42bc      	cmp	r4, r7
 800ca82:	4622      	mov	r2, r4
 800ca84:	4631      	mov	r1, r6
 800ca86:	bf28      	it	cs
 800ca88:	463a      	movcs	r2, r7
 800ca8a:	f7fe fad6 	bl	800b03a <memcpy>
 800ca8e:	4631      	mov	r1, r6
 800ca90:	4640      	mov	r0, r8
 800ca92:	f000 f8a7 	bl	800cbe4 <_free_r>
 800ca96:	e7e1      	b.n	800ca5c <_realloc_r+0x1e>
 800ca98:	4635      	mov	r5, r6
 800ca9a:	e7df      	b.n	800ca5c <_realloc_r+0x1e>

0800ca9c <memmove>:
 800ca9c:	4288      	cmp	r0, r1
 800ca9e:	b510      	push	{r4, lr}
 800caa0:	eb01 0402 	add.w	r4, r1, r2
 800caa4:	d902      	bls.n	800caac <memmove+0x10>
 800caa6:	4284      	cmp	r4, r0
 800caa8:	4623      	mov	r3, r4
 800caaa:	d807      	bhi.n	800cabc <memmove+0x20>
 800caac:	1e43      	subs	r3, r0, #1
 800caae:	42a1      	cmp	r1, r4
 800cab0:	d008      	beq.n	800cac4 <memmove+0x28>
 800cab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cab6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800caba:	e7f8      	b.n	800caae <memmove+0x12>
 800cabc:	4402      	add	r2, r0
 800cabe:	4601      	mov	r1, r0
 800cac0:	428a      	cmp	r2, r1
 800cac2:	d100      	bne.n	800cac6 <memmove+0x2a>
 800cac4:	bd10      	pop	{r4, pc}
 800cac6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800caca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cace:	e7f7      	b.n	800cac0 <memmove+0x24>

0800cad0 <_close_r>:
 800cad0:	b538      	push	{r3, r4, r5, lr}
 800cad2:	4d06      	ldr	r5, [pc, #24]	; (800caec <_close_r+0x1c>)
 800cad4:	2300      	movs	r3, #0
 800cad6:	4604      	mov	r4, r0
 800cad8:	4608      	mov	r0, r1
 800cada:	602b      	str	r3, [r5, #0]
 800cadc:	f7f6 fd2b 	bl	8003536 <_close>
 800cae0:	1c43      	adds	r3, r0, #1
 800cae2:	d102      	bne.n	800caea <_close_r+0x1a>
 800cae4:	682b      	ldr	r3, [r5, #0]
 800cae6:	b103      	cbz	r3, 800caea <_close_r+0x1a>
 800cae8:	6023      	str	r3, [r4, #0]
 800caea:	bd38      	pop	{r3, r4, r5, pc}
 800caec:	20003650 	.word	0x20003650

0800caf0 <_lseek_r>:
 800caf0:	b538      	push	{r3, r4, r5, lr}
 800caf2:	4d07      	ldr	r5, [pc, #28]	; (800cb10 <_lseek_r+0x20>)
 800caf4:	4604      	mov	r4, r0
 800caf6:	4608      	mov	r0, r1
 800caf8:	4611      	mov	r1, r2
 800cafa:	2200      	movs	r2, #0
 800cafc:	602a      	str	r2, [r5, #0]
 800cafe:	461a      	mov	r2, r3
 800cb00:	f7f6 fd40 	bl	8003584 <_lseek>
 800cb04:	1c43      	adds	r3, r0, #1
 800cb06:	d102      	bne.n	800cb0e <_lseek_r+0x1e>
 800cb08:	682b      	ldr	r3, [r5, #0]
 800cb0a:	b103      	cbz	r3, 800cb0e <_lseek_r+0x1e>
 800cb0c:	6023      	str	r3, [r4, #0]
 800cb0e:	bd38      	pop	{r3, r4, r5, pc}
 800cb10:	20003650 	.word	0x20003650

0800cb14 <_read_r>:
 800cb14:	b538      	push	{r3, r4, r5, lr}
 800cb16:	4d07      	ldr	r5, [pc, #28]	; (800cb34 <_read_r+0x20>)
 800cb18:	4604      	mov	r4, r0
 800cb1a:	4608      	mov	r0, r1
 800cb1c:	4611      	mov	r1, r2
 800cb1e:	2200      	movs	r2, #0
 800cb20:	602a      	str	r2, [r5, #0]
 800cb22:	461a      	mov	r2, r3
 800cb24:	f7f6 fcce 	bl	80034c4 <_read>
 800cb28:	1c43      	adds	r3, r0, #1
 800cb2a:	d102      	bne.n	800cb32 <_read_r+0x1e>
 800cb2c:	682b      	ldr	r3, [r5, #0]
 800cb2e:	b103      	cbz	r3, 800cb32 <_read_r+0x1e>
 800cb30:	6023      	str	r3, [r4, #0]
 800cb32:	bd38      	pop	{r3, r4, r5, pc}
 800cb34:	20003650 	.word	0x20003650

0800cb38 <_sbrk_r>:
 800cb38:	b538      	push	{r3, r4, r5, lr}
 800cb3a:	4d06      	ldr	r5, [pc, #24]	; (800cb54 <_sbrk_r+0x1c>)
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	4604      	mov	r4, r0
 800cb40:	4608      	mov	r0, r1
 800cb42:	602b      	str	r3, [r5, #0]
 800cb44:	f7f6 fd2c 	bl	80035a0 <_sbrk>
 800cb48:	1c43      	adds	r3, r0, #1
 800cb4a:	d102      	bne.n	800cb52 <_sbrk_r+0x1a>
 800cb4c:	682b      	ldr	r3, [r5, #0]
 800cb4e:	b103      	cbz	r3, 800cb52 <_sbrk_r+0x1a>
 800cb50:	6023      	str	r3, [r4, #0]
 800cb52:	bd38      	pop	{r3, r4, r5, pc}
 800cb54:	20003650 	.word	0x20003650

0800cb58 <_write_r>:
 800cb58:	b538      	push	{r3, r4, r5, lr}
 800cb5a:	4d07      	ldr	r5, [pc, #28]	; (800cb78 <_write_r+0x20>)
 800cb5c:	4604      	mov	r4, r0
 800cb5e:	4608      	mov	r0, r1
 800cb60:	4611      	mov	r1, r2
 800cb62:	2200      	movs	r2, #0
 800cb64:	602a      	str	r2, [r5, #0]
 800cb66:	461a      	mov	r2, r3
 800cb68:	f7f6 fcc9 	bl	80034fe <_write>
 800cb6c:	1c43      	adds	r3, r0, #1
 800cb6e:	d102      	bne.n	800cb76 <_write_r+0x1e>
 800cb70:	682b      	ldr	r3, [r5, #0]
 800cb72:	b103      	cbz	r3, 800cb76 <_write_r+0x1e>
 800cb74:	6023      	str	r3, [r4, #0]
 800cb76:	bd38      	pop	{r3, r4, r5, pc}
 800cb78:	20003650 	.word	0x20003650

0800cb7c <__assert_func>:
 800cb7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb7e:	4614      	mov	r4, r2
 800cb80:	461a      	mov	r2, r3
 800cb82:	4b09      	ldr	r3, [pc, #36]	; (800cba8 <__assert_func+0x2c>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	4605      	mov	r5, r0
 800cb88:	68d8      	ldr	r0, [r3, #12]
 800cb8a:	b14c      	cbz	r4, 800cba0 <__assert_func+0x24>
 800cb8c:	4b07      	ldr	r3, [pc, #28]	; (800cbac <__assert_func+0x30>)
 800cb8e:	9100      	str	r1, [sp, #0]
 800cb90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb94:	4906      	ldr	r1, [pc, #24]	; (800cbb0 <__assert_func+0x34>)
 800cb96:	462b      	mov	r3, r5
 800cb98:	f000 f88a 	bl	800ccb0 <fiprintf>
 800cb9c:	f000 f8a7 	bl	800ccee <abort>
 800cba0:	4b04      	ldr	r3, [pc, #16]	; (800cbb4 <__assert_func+0x38>)
 800cba2:	461c      	mov	r4, r3
 800cba4:	e7f3      	b.n	800cb8e <__assert_func+0x12>
 800cba6:	bf00      	nop
 800cba8:	20000118 	.word	0x20000118
 800cbac:	0800e11f 	.word	0x0800e11f
 800cbb0:	0800e12c 	.word	0x0800e12c
 800cbb4:	0800e15a 	.word	0x0800e15a

0800cbb8 <_calloc_r>:
 800cbb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbba:	fba1 2402 	umull	r2, r4, r1, r2
 800cbbe:	b94c      	cbnz	r4, 800cbd4 <_calloc_r+0x1c>
 800cbc0:	4611      	mov	r1, r2
 800cbc2:	9201      	str	r2, [sp, #4]
 800cbc4:	f7ff fa42 	bl	800c04c <_malloc_r>
 800cbc8:	9a01      	ldr	r2, [sp, #4]
 800cbca:	4605      	mov	r5, r0
 800cbcc:	b930      	cbnz	r0, 800cbdc <_calloc_r+0x24>
 800cbce:	4628      	mov	r0, r5
 800cbd0:	b003      	add	sp, #12
 800cbd2:	bd30      	pop	{r4, r5, pc}
 800cbd4:	220c      	movs	r2, #12
 800cbd6:	6002      	str	r2, [r0, #0]
 800cbd8:	2500      	movs	r5, #0
 800cbda:	e7f8      	b.n	800cbce <_calloc_r+0x16>
 800cbdc:	4621      	mov	r1, r4
 800cbde:	f7fe f9f3 	bl	800afc8 <memset>
 800cbe2:	e7f4      	b.n	800cbce <_calloc_r+0x16>

0800cbe4 <_free_r>:
 800cbe4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbe6:	2900      	cmp	r1, #0
 800cbe8:	d044      	beq.n	800cc74 <_free_r+0x90>
 800cbea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cbee:	9001      	str	r0, [sp, #4]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	f1a1 0404 	sub.w	r4, r1, #4
 800cbf6:	bfb8      	it	lt
 800cbf8:	18e4      	addlt	r4, r4, r3
 800cbfa:	f7ff fb55 	bl	800c2a8 <__malloc_lock>
 800cbfe:	4a1e      	ldr	r2, [pc, #120]	; (800cc78 <_free_r+0x94>)
 800cc00:	9801      	ldr	r0, [sp, #4]
 800cc02:	6813      	ldr	r3, [r2, #0]
 800cc04:	b933      	cbnz	r3, 800cc14 <_free_r+0x30>
 800cc06:	6063      	str	r3, [r4, #4]
 800cc08:	6014      	str	r4, [r2, #0]
 800cc0a:	b003      	add	sp, #12
 800cc0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc10:	f7ff bb50 	b.w	800c2b4 <__malloc_unlock>
 800cc14:	42a3      	cmp	r3, r4
 800cc16:	d908      	bls.n	800cc2a <_free_r+0x46>
 800cc18:	6825      	ldr	r5, [r4, #0]
 800cc1a:	1961      	adds	r1, r4, r5
 800cc1c:	428b      	cmp	r3, r1
 800cc1e:	bf01      	itttt	eq
 800cc20:	6819      	ldreq	r1, [r3, #0]
 800cc22:	685b      	ldreq	r3, [r3, #4]
 800cc24:	1949      	addeq	r1, r1, r5
 800cc26:	6021      	streq	r1, [r4, #0]
 800cc28:	e7ed      	b.n	800cc06 <_free_r+0x22>
 800cc2a:	461a      	mov	r2, r3
 800cc2c:	685b      	ldr	r3, [r3, #4]
 800cc2e:	b10b      	cbz	r3, 800cc34 <_free_r+0x50>
 800cc30:	42a3      	cmp	r3, r4
 800cc32:	d9fa      	bls.n	800cc2a <_free_r+0x46>
 800cc34:	6811      	ldr	r1, [r2, #0]
 800cc36:	1855      	adds	r5, r2, r1
 800cc38:	42a5      	cmp	r5, r4
 800cc3a:	d10b      	bne.n	800cc54 <_free_r+0x70>
 800cc3c:	6824      	ldr	r4, [r4, #0]
 800cc3e:	4421      	add	r1, r4
 800cc40:	1854      	adds	r4, r2, r1
 800cc42:	42a3      	cmp	r3, r4
 800cc44:	6011      	str	r1, [r2, #0]
 800cc46:	d1e0      	bne.n	800cc0a <_free_r+0x26>
 800cc48:	681c      	ldr	r4, [r3, #0]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	6053      	str	r3, [r2, #4]
 800cc4e:	440c      	add	r4, r1
 800cc50:	6014      	str	r4, [r2, #0]
 800cc52:	e7da      	b.n	800cc0a <_free_r+0x26>
 800cc54:	d902      	bls.n	800cc5c <_free_r+0x78>
 800cc56:	230c      	movs	r3, #12
 800cc58:	6003      	str	r3, [r0, #0]
 800cc5a:	e7d6      	b.n	800cc0a <_free_r+0x26>
 800cc5c:	6825      	ldr	r5, [r4, #0]
 800cc5e:	1961      	adds	r1, r4, r5
 800cc60:	428b      	cmp	r3, r1
 800cc62:	bf04      	itt	eq
 800cc64:	6819      	ldreq	r1, [r3, #0]
 800cc66:	685b      	ldreq	r3, [r3, #4]
 800cc68:	6063      	str	r3, [r4, #4]
 800cc6a:	bf04      	itt	eq
 800cc6c:	1949      	addeq	r1, r1, r5
 800cc6e:	6021      	streq	r1, [r4, #0]
 800cc70:	6054      	str	r4, [r2, #4]
 800cc72:	e7ca      	b.n	800cc0a <_free_r+0x26>
 800cc74:	b003      	add	sp, #12
 800cc76:	bd30      	pop	{r4, r5, pc}
 800cc78:	20003648 	.word	0x20003648

0800cc7c <__ascii_mbtowc>:
 800cc7c:	b082      	sub	sp, #8
 800cc7e:	b901      	cbnz	r1, 800cc82 <__ascii_mbtowc+0x6>
 800cc80:	a901      	add	r1, sp, #4
 800cc82:	b142      	cbz	r2, 800cc96 <__ascii_mbtowc+0x1a>
 800cc84:	b14b      	cbz	r3, 800cc9a <__ascii_mbtowc+0x1e>
 800cc86:	7813      	ldrb	r3, [r2, #0]
 800cc88:	600b      	str	r3, [r1, #0]
 800cc8a:	7812      	ldrb	r2, [r2, #0]
 800cc8c:	1e10      	subs	r0, r2, #0
 800cc8e:	bf18      	it	ne
 800cc90:	2001      	movne	r0, #1
 800cc92:	b002      	add	sp, #8
 800cc94:	4770      	bx	lr
 800cc96:	4610      	mov	r0, r2
 800cc98:	e7fb      	b.n	800cc92 <__ascii_mbtowc+0x16>
 800cc9a:	f06f 0001 	mvn.w	r0, #1
 800cc9e:	e7f8      	b.n	800cc92 <__ascii_mbtowc+0x16>

0800cca0 <_malloc_usable_size_r>:
 800cca0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cca4:	1f18      	subs	r0, r3, #4
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	bfbc      	itt	lt
 800ccaa:	580b      	ldrlt	r3, [r1, r0]
 800ccac:	18c0      	addlt	r0, r0, r3
 800ccae:	4770      	bx	lr

0800ccb0 <fiprintf>:
 800ccb0:	b40e      	push	{r1, r2, r3}
 800ccb2:	b503      	push	{r0, r1, lr}
 800ccb4:	4601      	mov	r1, r0
 800ccb6:	ab03      	add	r3, sp, #12
 800ccb8:	4805      	ldr	r0, [pc, #20]	; (800ccd0 <fiprintf+0x20>)
 800ccba:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccbe:	6800      	ldr	r0, [r0, #0]
 800ccc0:	9301      	str	r3, [sp, #4]
 800ccc2:	f000 f845 	bl	800cd50 <_vfiprintf_r>
 800ccc6:	b002      	add	sp, #8
 800ccc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cccc:	b003      	add	sp, #12
 800ccce:	4770      	bx	lr
 800ccd0:	20000118 	.word	0x20000118

0800ccd4 <__ascii_wctomb>:
 800ccd4:	b149      	cbz	r1, 800ccea <__ascii_wctomb+0x16>
 800ccd6:	2aff      	cmp	r2, #255	; 0xff
 800ccd8:	bf85      	ittet	hi
 800ccda:	238a      	movhi	r3, #138	; 0x8a
 800ccdc:	6003      	strhi	r3, [r0, #0]
 800ccde:	700a      	strbls	r2, [r1, #0]
 800cce0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cce4:	bf98      	it	ls
 800cce6:	2001      	movls	r0, #1
 800cce8:	4770      	bx	lr
 800ccea:	4608      	mov	r0, r1
 800ccec:	4770      	bx	lr

0800ccee <abort>:
 800ccee:	b508      	push	{r3, lr}
 800ccf0:	2006      	movs	r0, #6
 800ccf2:	f000 fa89 	bl	800d208 <raise>
 800ccf6:	2001      	movs	r0, #1
 800ccf8:	f7f6 fbda 	bl	80034b0 <_exit>

0800ccfc <__sfputc_r>:
 800ccfc:	6893      	ldr	r3, [r2, #8]
 800ccfe:	3b01      	subs	r3, #1
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	b410      	push	{r4}
 800cd04:	6093      	str	r3, [r2, #8]
 800cd06:	da08      	bge.n	800cd1a <__sfputc_r+0x1e>
 800cd08:	6994      	ldr	r4, [r2, #24]
 800cd0a:	42a3      	cmp	r3, r4
 800cd0c:	db01      	blt.n	800cd12 <__sfputc_r+0x16>
 800cd0e:	290a      	cmp	r1, #10
 800cd10:	d103      	bne.n	800cd1a <__sfputc_r+0x1e>
 800cd12:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd16:	f000 b935 	b.w	800cf84 <__swbuf_r>
 800cd1a:	6813      	ldr	r3, [r2, #0]
 800cd1c:	1c58      	adds	r0, r3, #1
 800cd1e:	6010      	str	r0, [r2, #0]
 800cd20:	7019      	strb	r1, [r3, #0]
 800cd22:	4608      	mov	r0, r1
 800cd24:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd28:	4770      	bx	lr

0800cd2a <__sfputs_r>:
 800cd2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd2c:	4606      	mov	r6, r0
 800cd2e:	460f      	mov	r7, r1
 800cd30:	4614      	mov	r4, r2
 800cd32:	18d5      	adds	r5, r2, r3
 800cd34:	42ac      	cmp	r4, r5
 800cd36:	d101      	bne.n	800cd3c <__sfputs_r+0x12>
 800cd38:	2000      	movs	r0, #0
 800cd3a:	e007      	b.n	800cd4c <__sfputs_r+0x22>
 800cd3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd40:	463a      	mov	r2, r7
 800cd42:	4630      	mov	r0, r6
 800cd44:	f7ff ffda 	bl	800ccfc <__sfputc_r>
 800cd48:	1c43      	adds	r3, r0, #1
 800cd4a:	d1f3      	bne.n	800cd34 <__sfputs_r+0xa>
 800cd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd50 <_vfiprintf_r>:
 800cd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd54:	460d      	mov	r5, r1
 800cd56:	b09d      	sub	sp, #116	; 0x74
 800cd58:	4614      	mov	r4, r2
 800cd5a:	4698      	mov	r8, r3
 800cd5c:	4606      	mov	r6, r0
 800cd5e:	b118      	cbz	r0, 800cd68 <_vfiprintf_r+0x18>
 800cd60:	6a03      	ldr	r3, [r0, #32]
 800cd62:	b90b      	cbnz	r3, 800cd68 <_vfiprintf_r+0x18>
 800cd64:	f7fe f8da 	bl	800af1c <__sinit>
 800cd68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd6a:	07d9      	lsls	r1, r3, #31
 800cd6c:	d405      	bmi.n	800cd7a <_vfiprintf_r+0x2a>
 800cd6e:	89ab      	ldrh	r3, [r5, #12]
 800cd70:	059a      	lsls	r2, r3, #22
 800cd72:	d402      	bmi.n	800cd7a <_vfiprintf_r+0x2a>
 800cd74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd76:	f7fe f95e 	bl	800b036 <__retarget_lock_acquire_recursive>
 800cd7a:	89ab      	ldrh	r3, [r5, #12]
 800cd7c:	071b      	lsls	r3, r3, #28
 800cd7e:	d501      	bpl.n	800cd84 <_vfiprintf_r+0x34>
 800cd80:	692b      	ldr	r3, [r5, #16]
 800cd82:	b99b      	cbnz	r3, 800cdac <_vfiprintf_r+0x5c>
 800cd84:	4629      	mov	r1, r5
 800cd86:	4630      	mov	r0, r6
 800cd88:	f000 f93a 	bl	800d000 <__swsetup_r>
 800cd8c:	b170      	cbz	r0, 800cdac <_vfiprintf_r+0x5c>
 800cd8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cd90:	07dc      	lsls	r4, r3, #31
 800cd92:	d504      	bpl.n	800cd9e <_vfiprintf_r+0x4e>
 800cd94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd98:	b01d      	add	sp, #116	; 0x74
 800cd9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd9e:	89ab      	ldrh	r3, [r5, #12]
 800cda0:	0598      	lsls	r0, r3, #22
 800cda2:	d4f7      	bmi.n	800cd94 <_vfiprintf_r+0x44>
 800cda4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cda6:	f7fe f947 	bl	800b038 <__retarget_lock_release_recursive>
 800cdaa:	e7f3      	b.n	800cd94 <_vfiprintf_r+0x44>
 800cdac:	2300      	movs	r3, #0
 800cdae:	9309      	str	r3, [sp, #36]	; 0x24
 800cdb0:	2320      	movs	r3, #32
 800cdb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdb6:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdba:	2330      	movs	r3, #48	; 0x30
 800cdbc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800cf70 <_vfiprintf_r+0x220>
 800cdc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdc4:	f04f 0901 	mov.w	r9, #1
 800cdc8:	4623      	mov	r3, r4
 800cdca:	469a      	mov	sl, r3
 800cdcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdd0:	b10a      	cbz	r2, 800cdd6 <_vfiprintf_r+0x86>
 800cdd2:	2a25      	cmp	r2, #37	; 0x25
 800cdd4:	d1f9      	bne.n	800cdca <_vfiprintf_r+0x7a>
 800cdd6:	ebba 0b04 	subs.w	fp, sl, r4
 800cdda:	d00b      	beq.n	800cdf4 <_vfiprintf_r+0xa4>
 800cddc:	465b      	mov	r3, fp
 800cdde:	4622      	mov	r2, r4
 800cde0:	4629      	mov	r1, r5
 800cde2:	4630      	mov	r0, r6
 800cde4:	f7ff ffa1 	bl	800cd2a <__sfputs_r>
 800cde8:	3001      	adds	r0, #1
 800cdea:	f000 80a9 	beq.w	800cf40 <_vfiprintf_r+0x1f0>
 800cdee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdf0:	445a      	add	r2, fp
 800cdf2:	9209      	str	r2, [sp, #36]	; 0x24
 800cdf4:	f89a 3000 	ldrb.w	r3, [sl]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	f000 80a1 	beq.w	800cf40 <_vfiprintf_r+0x1f0>
 800cdfe:	2300      	movs	r3, #0
 800ce00:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ce04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce08:	f10a 0a01 	add.w	sl, sl, #1
 800ce0c:	9304      	str	r3, [sp, #16]
 800ce0e:	9307      	str	r3, [sp, #28]
 800ce10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce14:	931a      	str	r3, [sp, #104]	; 0x68
 800ce16:	4654      	mov	r4, sl
 800ce18:	2205      	movs	r2, #5
 800ce1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce1e:	4854      	ldr	r0, [pc, #336]	; (800cf70 <_vfiprintf_r+0x220>)
 800ce20:	f7f3 f9de 	bl	80001e0 <memchr>
 800ce24:	9a04      	ldr	r2, [sp, #16]
 800ce26:	b9d8      	cbnz	r0, 800ce60 <_vfiprintf_r+0x110>
 800ce28:	06d1      	lsls	r1, r2, #27
 800ce2a:	bf44      	itt	mi
 800ce2c:	2320      	movmi	r3, #32
 800ce2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce32:	0713      	lsls	r3, r2, #28
 800ce34:	bf44      	itt	mi
 800ce36:	232b      	movmi	r3, #43	; 0x2b
 800ce38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce3c:	f89a 3000 	ldrb.w	r3, [sl]
 800ce40:	2b2a      	cmp	r3, #42	; 0x2a
 800ce42:	d015      	beq.n	800ce70 <_vfiprintf_r+0x120>
 800ce44:	9a07      	ldr	r2, [sp, #28]
 800ce46:	4654      	mov	r4, sl
 800ce48:	2000      	movs	r0, #0
 800ce4a:	f04f 0c0a 	mov.w	ip, #10
 800ce4e:	4621      	mov	r1, r4
 800ce50:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce54:	3b30      	subs	r3, #48	; 0x30
 800ce56:	2b09      	cmp	r3, #9
 800ce58:	d94d      	bls.n	800cef6 <_vfiprintf_r+0x1a6>
 800ce5a:	b1b0      	cbz	r0, 800ce8a <_vfiprintf_r+0x13a>
 800ce5c:	9207      	str	r2, [sp, #28]
 800ce5e:	e014      	b.n	800ce8a <_vfiprintf_r+0x13a>
 800ce60:	eba0 0308 	sub.w	r3, r0, r8
 800ce64:	fa09 f303 	lsl.w	r3, r9, r3
 800ce68:	4313      	orrs	r3, r2
 800ce6a:	9304      	str	r3, [sp, #16]
 800ce6c:	46a2      	mov	sl, r4
 800ce6e:	e7d2      	b.n	800ce16 <_vfiprintf_r+0xc6>
 800ce70:	9b03      	ldr	r3, [sp, #12]
 800ce72:	1d19      	adds	r1, r3, #4
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	9103      	str	r1, [sp, #12]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	bfbb      	ittet	lt
 800ce7c:	425b      	neglt	r3, r3
 800ce7e:	f042 0202 	orrlt.w	r2, r2, #2
 800ce82:	9307      	strge	r3, [sp, #28]
 800ce84:	9307      	strlt	r3, [sp, #28]
 800ce86:	bfb8      	it	lt
 800ce88:	9204      	strlt	r2, [sp, #16]
 800ce8a:	7823      	ldrb	r3, [r4, #0]
 800ce8c:	2b2e      	cmp	r3, #46	; 0x2e
 800ce8e:	d10c      	bne.n	800ceaa <_vfiprintf_r+0x15a>
 800ce90:	7863      	ldrb	r3, [r4, #1]
 800ce92:	2b2a      	cmp	r3, #42	; 0x2a
 800ce94:	d134      	bne.n	800cf00 <_vfiprintf_r+0x1b0>
 800ce96:	9b03      	ldr	r3, [sp, #12]
 800ce98:	1d1a      	adds	r2, r3, #4
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	9203      	str	r2, [sp, #12]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	bfb8      	it	lt
 800cea2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cea6:	3402      	adds	r4, #2
 800cea8:	9305      	str	r3, [sp, #20]
 800ceaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800cf80 <_vfiprintf_r+0x230>
 800ceae:	7821      	ldrb	r1, [r4, #0]
 800ceb0:	2203      	movs	r2, #3
 800ceb2:	4650      	mov	r0, sl
 800ceb4:	f7f3 f994 	bl	80001e0 <memchr>
 800ceb8:	b138      	cbz	r0, 800ceca <_vfiprintf_r+0x17a>
 800ceba:	9b04      	ldr	r3, [sp, #16]
 800cebc:	eba0 000a 	sub.w	r0, r0, sl
 800cec0:	2240      	movs	r2, #64	; 0x40
 800cec2:	4082      	lsls	r2, r0
 800cec4:	4313      	orrs	r3, r2
 800cec6:	3401      	adds	r4, #1
 800cec8:	9304      	str	r3, [sp, #16]
 800ceca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cece:	4829      	ldr	r0, [pc, #164]	; (800cf74 <_vfiprintf_r+0x224>)
 800ced0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ced4:	2206      	movs	r2, #6
 800ced6:	f7f3 f983 	bl	80001e0 <memchr>
 800ceda:	2800      	cmp	r0, #0
 800cedc:	d03f      	beq.n	800cf5e <_vfiprintf_r+0x20e>
 800cede:	4b26      	ldr	r3, [pc, #152]	; (800cf78 <_vfiprintf_r+0x228>)
 800cee0:	bb1b      	cbnz	r3, 800cf2a <_vfiprintf_r+0x1da>
 800cee2:	9b03      	ldr	r3, [sp, #12]
 800cee4:	3307      	adds	r3, #7
 800cee6:	f023 0307 	bic.w	r3, r3, #7
 800ceea:	3308      	adds	r3, #8
 800ceec:	9303      	str	r3, [sp, #12]
 800ceee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cef0:	443b      	add	r3, r7
 800cef2:	9309      	str	r3, [sp, #36]	; 0x24
 800cef4:	e768      	b.n	800cdc8 <_vfiprintf_r+0x78>
 800cef6:	fb0c 3202 	mla	r2, ip, r2, r3
 800cefa:	460c      	mov	r4, r1
 800cefc:	2001      	movs	r0, #1
 800cefe:	e7a6      	b.n	800ce4e <_vfiprintf_r+0xfe>
 800cf00:	2300      	movs	r3, #0
 800cf02:	3401      	adds	r4, #1
 800cf04:	9305      	str	r3, [sp, #20]
 800cf06:	4619      	mov	r1, r3
 800cf08:	f04f 0c0a 	mov.w	ip, #10
 800cf0c:	4620      	mov	r0, r4
 800cf0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf12:	3a30      	subs	r2, #48	; 0x30
 800cf14:	2a09      	cmp	r2, #9
 800cf16:	d903      	bls.n	800cf20 <_vfiprintf_r+0x1d0>
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d0c6      	beq.n	800ceaa <_vfiprintf_r+0x15a>
 800cf1c:	9105      	str	r1, [sp, #20]
 800cf1e:	e7c4      	b.n	800ceaa <_vfiprintf_r+0x15a>
 800cf20:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf24:	4604      	mov	r4, r0
 800cf26:	2301      	movs	r3, #1
 800cf28:	e7f0      	b.n	800cf0c <_vfiprintf_r+0x1bc>
 800cf2a:	ab03      	add	r3, sp, #12
 800cf2c:	9300      	str	r3, [sp, #0]
 800cf2e:	462a      	mov	r2, r5
 800cf30:	4b12      	ldr	r3, [pc, #72]	; (800cf7c <_vfiprintf_r+0x22c>)
 800cf32:	a904      	add	r1, sp, #16
 800cf34:	4630      	mov	r0, r6
 800cf36:	f7fd fb9f 	bl	800a678 <_printf_float>
 800cf3a:	4607      	mov	r7, r0
 800cf3c:	1c78      	adds	r0, r7, #1
 800cf3e:	d1d6      	bne.n	800ceee <_vfiprintf_r+0x19e>
 800cf40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cf42:	07d9      	lsls	r1, r3, #31
 800cf44:	d405      	bmi.n	800cf52 <_vfiprintf_r+0x202>
 800cf46:	89ab      	ldrh	r3, [r5, #12]
 800cf48:	059a      	lsls	r2, r3, #22
 800cf4a:	d402      	bmi.n	800cf52 <_vfiprintf_r+0x202>
 800cf4c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cf4e:	f7fe f873 	bl	800b038 <__retarget_lock_release_recursive>
 800cf52:	89ab      	ldrh	r3, [r5, #12]
 800cf54:	065b      	lsls	r3, r3, #25
 800cf56:	f53f af1d 	bmi.w	800cd94 <_vfiprintf_r+0x44>
 800cf5a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf5c:	e71c      	b.n	800cd98 <_vfiprintf_r+0x48>
 800cf5e:	ab03      	add	r3, sp, #12
 800cf60:	9300      	str	r3, [sp, #0]
 800cf62:	462a      	mov	r2, r5
 800cf64:	4b05      	ldr	r3, [pc, #20]	; (800cf7c <_vfiprintf_r+0x22c>)
 800cf66:	a904      	add	r1, sp, #16
 800cf68:	4630      	mov	r0, r6
 800cf6a:	f7fd fe29 	bl	800abc0 <_printf_i>
 800cf6e:	e7e4      	b.n	800cf3a <_vfiprintf_r+0x1ea>
 800cf70:	0800dead 	.word	0x0800dead
 800cf74:	0800deb7 	.word	0x0800deb7
 800cf78:	0800a679 	.word	0x0800a679
 800cf7c:	0800cd2b 	.word	0x0800cd2b
 800cf80:	0800deb3 	.word	0x0800deb3

0800cf84 <__swbuf_r>:
 800cf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf86:	460e      	mov	r6, r1
 800cf88:	4614      	mov	r4, r2
 800cf8a:	4605      	mov	r5, r0
 800cf8c:	b118      	cbz	r0, 800cf96 <__swbuf_r+0x12>
 800cf8e:	6a03      	ldr	r3, [r0, #32]
 800cf90:	b90b      	cbnz	r3, 800cf96 <__swbuf_r+0x12>
 800cf92:	f7fd ffc3 	bl	800af1c <__sinit>
 800cf96:	69a3      	ldr	r3, [r4, #24]
 800cf98:	60a3      	str	r3, [r4, #8]
 800cf9a:	89a3      	ldrh	r3, [r4, #12]
 800cf9c:	071a      	lsls	r2, r3, #28
 800cf9e:	d525      	bpl.n	800cfec <__swbuf_r+0x68>
 800cfa0:	6923      	ldr	r3, [r4, #16]
 800cfa2:	b31b      	cbz	r3, 800cfec <__swbuf_r+0x68>
 800cfa4:	6823      	ldr	r3, [r4, #0]
 800cfa6:	6922      	ldr	r2, [r4, #16]
 800cfa8:	1a98      	subs	r0, r3, r2
 800cfaa:	6963      	ldr	r3, [r4, #20]
 800cfac:	b2f6      	uxtb	r6, r6
 800cfae:	4283      	cmp	r3, r0
 800cfb0:	4637      	mov	r7, r6
 800cfb2:	dc04      	bgt.n	800cfbe <__swbuf_r+0x3a>
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	4628      	mov	r0, r5
 800cfb8:	f7ff f94e 	bl	800c258 <_fflush_r>
 800cfbc:	b9e0      	cbnz	r0, 800cff8 <__swbuf_r+0x74>
 800cfbe:	68a3      	ldr	r3, [r4, #8]
 800cfc0:	3b01      	subs	r3, #1
 800cfc2:	60a3      	str	r3, [r4, #8]
 800cfc4:	6823      	ldr	r3, [r4, #0]
 800cfc6:	1c5a      	adds	r2, r3, #1
 800cfc8:	6022      	str	r2, [r4, #0]
 800cfca:	701e      	strb	r6, [r3, #0]
 800cfcc:	6962      	ldr	r2, [r4, #20]
 800cfce:	1c43      	adds	r3, r0, #1
 800cfd0:	429a      	cmp	r2, r3
 800cfd2:	d004      	beq.n	800cfde <__swbuf_r+0x5a>
 800cfd4:	89a3      	ldrh	r3, [r4, #12]
 800cfd6:	07db      	lsls	r3, r3, #31
 800cfd8:	d506      	bpl.n	800cfe8 <__swbuf_r+0x64>
 800cfda:	2e0a      	cmp	r6, #10
 800cfdc:	d104      	bne.n	800cfe8 <__swbuf_r+0x64>
 800cfde:	4621      	mov	r1, r4
 800cfe0:	4628      	mov	r0, r5
 800cfe2:	f7ff f939 	bl	800c258 <_fflush_r>
 800cfe6:	b938      	cbnz	r0, 800cff8 <__swbuf_r+0x74>
 800cfe8:	4638      	mov	r0, r7
 800cfea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfec:	4621      	mov	r1, r4
 800cfee:	4628      	mov	r0, r5
 800cff0:	f000 f806 	bl	800d000 <__swsetup_r>
 800cff4:	2800      	cmp	r0, #0
 800cff6:	d0d5      	beq.n	800cfa4 <__swbuf_r+0x20>
 800cff8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cffc:	e7f4      	b.n	800cfe8 <__swbuf_r+0x64>
	...

0800d000 <__swsetup_r>:
 800d000:	b538      	push	{r3, r4, r5, lr}
 800d002:	4b2a      	ldr	r3, [pc, #168]	; (800d0ac <__swsetup_r+0xac>)
 800d004:	4605      	mov	r5, r0
 800d006:	6818      	ldr	r0, [r3, #0]
 800d008:	460c      	mov	r4, r1
 800d00a:	b118      	cbz	r0, 800d014 <__swsetup_r+0x14>
 800d00c:	6a03      	ldr	r3, [r0, #32]
 800d00e:	b90b      	cbnz	r3, 800d014 <__swsetup_r+0x14>
 800d010:	f7fd ff84 	bl	800af1c <__sinit>
 800d014:	89a3      	ldrh	r3, [r4, #12]
 800d016:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d01a:	0718      	lsls	r0, r3, #28
 800d01c:	d422      	bmi.n	800d064 <__swsetup_r+0x64>
 800d01e:	06d9      	lsls	r1, r3, #27
 800d020:	d407      	bmi.n	800d032 <__swsetup_r+0x32>
 800d022:	2309      	movs	r3, #9
 800d024:	602b      	str	r3, [r5, #0]
 800d026:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d02a:	81a3      	strh	r3, [r4, #12]
 800d02c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d030:	e034      	b.n	800d09c <__swsetup_r+0x9c>
 800d032:	0758      	lsls	r0, r3, #29
 800d034:	d512      	bpl.n	800d05c <__swsetup_r+0x5c>
 800d036:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d038:	b141      	cbz	r1, 800d04c <__swsetup_r+0x4c>
 800d03a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d03e:	4299      	cmp	r1, r3
 800d040:	d002      	beq.n	800d048 <__swsetup_r+0x48>
 800d042:	4628      	mov	r0, r5
 800d044:	f7ff fdce 	bl	800cbe4 <_free_r>
 800d048:	2300      	movs	r3, #0
 800d04a:	6363      	str	r3, [r4, #52]	; 0x34
 800d04c:	89a3      	ldrh	r3, [r4, #12]
 800d04e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d052:	81a3      	strh	r3, [r4, #12]
 800d054:	2300      	movs	r3, #0
 800d056:	6063      	str	r3, [r4, #4]
 800d058:	6923      	ldr	r3, [r4, #16]
 800d05a:	6023      	str	r3, [r4, #0]
 800d05c:	89a3      	ldrh	r3, [r4, #12]
 800d05e:	f043 0308 	orr.w	r3, r3, #8
 800d062:	81a3      	strh	r3, [r4, #12]
 800d064:	6923      	ldr	r3, [r4, #16]
 800d066:	b94b      	cbnz	r3, 800d07c <__swsetup_r+0x7c>
 800d068:	89a3      	ldrh	r3, [r4, #12]
 800d06a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d06e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d072:	d003      	beq.n	800d07c <__swsetup_r+0x7c>
 800d074:	4621      	mov	r1, r4
 800d076:	4628      	mov	r0, r5
 800d078:	f000 f840 	bl	800d0fc <__smakebuf_r>
 800d07c:	89a0      	ldrh	r0, [r4, #12]
 800d07e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d082:	f010 0301 	ands.w	r3, r0, #1
 800d086:	d00a      	beq.n	800d09e <__swsetup_r+0x9e>
 800d088:	2300      	movs	r3, #0
 800d08a:	60a3      	str	r3, [r4, #8]
 800d08c:	6963      	ldr	r3, [r4, #20]
 800d08e:	425b      	negs	r3, r3
 800d090:	61a3      	str	r3, [r4, #24]
 800d092:	6923      	ldr	r3, [r4, #16]
 800d094:	b943      	cbnz	r3, 800d0a8 <__swsetup_r+0xa8>
 800d096:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d09a:	d1c4      	bne.n	800d026 <__swsetup_r+0x26>
 800d09c:	bd38      	pop	{r3, r4, r5, pc}
 800d09e:	0781      	lsls	r1, r0, #30
 800d0a0:	bf58      	it	pl
 800d0a2:	6963      	ldrpl	r3, [r4, #20]
 800d0a4:	60a3      	str	r3, [r4, #8]
 800d0a6:	e7f4      	b.n	800d092 <__swsetup_r+0x92>
 800d0a8:	2000      	movs	r0, #0
 800d0aa:	e7f7      	b.n	800d09c <__swsetup_r+0x9c>
 800d0ac:	20000118 	.word	0x20000118

0800d0b0 <__swhatbuf_r>:
 800d0b0:	b570      	push	{r4, r5, r6, lr}
 800d0b2:	460c      	mov	r4, r1
 800d0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0b8:	2900      	cmp	r1, #0
 800d0ba:	b096      	sub	sp, #88	; 0x58
 800d0bc:	4615      	mov	r5, r2
 800d0be:	461e      	mov	r6, r3
 800d0c0:	da0d      	bge.n	800d0de <__swhatbuf_r+0x2e>
 800d0c2:	89a3      	ldrh	r3, [r4, #12]
 800d0c4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d0c8:	f04f 0100 	mov.w	r1, #0
 800d0cc:	bf0c      	ite	eq
 800d0ce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d0d2:	2340      	movne	r3, #64	; 0x40
 800d0d4:	2000      	movs	r0, #0
 800d0d6:	6031      	str	r1, [r6, #0]
 800d0d8:	602b      	str	r3, [r5, #0]
 800d0da:	b016      	add	sp, #88	; 0x58
 800d0dc:	bd70      	pop	{r4, r5, r6, pc}
 800d0de:	466a      	mov	r2, sp
 800d0e0:	f000 f848 	bl	800d174 <_fstat_r>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	dbec      	blt.n	800d0c2 <__swhatbuf_r+0x12>
 800d0e8:	9901      	ldr	r1, [sp, #4]
 800d0ea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d0ee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d0f2:	4259      	negs	r1, r3
 800d0f4:	4159      	adcs	r1, r3
 800d0f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0fa:	e7eb      	b.n	800d0d4 <__swhatbuf_r+0x24>

0800d0fc <__smakebuf_r>:
 800d0fc:	898b      	ldrh	r3, [r1, #12]
 800d0fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d100:	079d      	lsls	r5, r3, #30
 800d102:	4606      	mov	r6, r0
 800d104:	460c      	mov	r4, r1
 800d106:	d507      	bpl.n	800d118 <__smakebuf_r+0x1c>
 800d108:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d10c:	6023      	str	r3, [r4, #0]
 800d10e:	6123      	str	r3, [r4, #16]
 800d110:	2301      	movs	r3, #1
 800d112:	6163      	str	r3, [r4, #20]
 800d114:	b002      	add	sp, #8
 800d116:	bd70      	pop	{r4, r5, r6, pc}
 800d118:	ab01      	add	r3, sp, #4
 800d11a:	466a      	mov	r2, sp
 800d11c:	f7ff ffc8 	bl	800d0b0 <__swhatbuf_r>
 800d120:	9900      	ldr	r1, [sp, #0]
 800d122:	4605      	mov	r5, r0
 800d124:	4630      	mov	r0, r6
 800d126:	f7fe ff91 	bl	800c04c <_malloc_r>
 800d12a:	b948      	cbnz	r0, 800d140 <__smakebuf_r+0x44>
 800d12c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d130:	059a      	lsls	r2, r3, #22
 800d132:	d4ef      	bmi.n	800d114 <__smakebuf_r+0x18>
 800d134:	f023 0303 	bic.w	r3, r3, #3
 800d138:	f043 0302 	orr.w	r3, r3, #2
 800d13c:	81a3      	strh	r3, [r4, #12]
 800d13e:	e7e3      	b.n	800d108 <__smakebuf_r+0xc>
 800d140:	89a3      	ldrh	r3, [r4, #12]
 800d142:	6020      	str	r0, [r4, #0]
 800d144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d148:	81a3      	strh	r3, [r4, #12]
 800d14a:	9b00      	ldr	r3, [sp, #0]
 800d14c:	6163      	str	r3, [r4, #20]
 800d14e:	9b01      	ldr	r3, [sp, #4]
 800d150:	6120      	str	r0, [r4, #16]
 800d152:	b15b      	cbz	r3, 800d16c <__smakebuf_r+0x70>
 800d154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d158:	4630      	mov	r0, r6
 800d15a:	f000 f81d 	bl	800d198 <_isatty_r>
 800d15e:	b128      	cbz	r0, 800d16c <__smakebuf_r+0x70>
 800d160:	89a3      	ldrh	r3, [r4, #12]
 800d162:	f023 0303 	bic.w	r3, r3, #3
 800d166:	f043 0301 	orr.w	r3, r3, #1
 800d16a:	81a3      	strh	r3, [r4, #12]
 800d16c:	89a3      	ldrh	r3, [r4, #12]
 800d16e:	431d      	orrs	r5, r3
 800d170:	81a5      	strh	r5, [r4, #12]
 800d172:	e7cf      	b.n	800d114 <__smakebuf_r+0x18>

0800d174 <_fstat_r>:
 800d174:	b538      	push	{r3, r4, r5, lr}
 800d176:	4d07      	ldr	r5, [pc, #28]	; (800d194 <_fstat_r+0x20>)
 800d178:	2300      	movs	r3, #0
 800d17a:	4604      	mov	r4, r0
 800d17c:	4608      	mov	r0, r1
 800d17e:	4611      	mov	r1, r2
 800d180:	602b      	str	r3, [r5, #0]
 800d182:	f7f6 f9e4 	bl	800354e <_fstat>
 800d186:	1c43      	adds	r3, r0, #1
 800d188:	d102      	bne.n	800d190 <_fstat_r+0x1c>
 800d18a:	682b      	ldr	r3, [r5, #0]
 800d18c:	b103      	cbz	r3, 800d190 <_fstat_r+0x1c>
 800d18e:	6023      	str	r3, [r4, #0]
 800d190:	bd38      	pop	{r3, r4, r5, pc}
 800d192:	bf00      	nop
 800d194:	20003650 	.word	0x20003650

0800d198 <_isatty_r>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	4d06      	ldr	r5, [pc, #24]	; (800d1b4 <_isatty_r+0x1c>)
 800d19c:	2300      	movs	r3, #0
 800d19e:	4604      	mov	r4, r0
 800d1a0:	4608      	mov	r0, r1
 800d1a2:	602b      	str	r3, [r5, #0]
 800d1a4:	f7f6 f9e3 	bl	800356e <_isatty>
 800d1a8:	1c43      	adds	r3, r0, #1
 800d1aa:	d102      	bne.n	800d1b2 <_isatty_r+0x1a>
 800d1ac:	682b      	ldr	r3, [r5, #0]
 800d1ae:	b103      	cbz	r3, 800d1b2 <_isatty_r+0x1a>
 800d1b0:	6023      	str	r3, [r4, #0]
 800d1b2:	bd38      	pop	{r3, r4, r5, pc}
 800d1b4:	20003650 	.word	0x20003650

0800d1b8 <_raise_r>:
 800d1b8:	291f      	cmp	r1, #31
 800d1ba:	b538      	push	{r3, r4, r5, lr}
 800d1bc:	4604      	mov	r4, r0
 800d1be:	460d      	mov	r5, r1
 800d1c0:	d904      	bls.n	800d1cc <_raise_r+0x14>
 800d1c2:	2316      	movs	r3, #22
 800d1c4:	6003      	str	r3, [r0, #0]
 800d1c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d1ca:	bd38      	pop	{r3, r4, r5, pc}
 800d1cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800d1ce:	b112      	cbz	r2, 800d1d6 <_raise_r+0x1e>
 800d1d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1d4:	b94b      	cbnz	r3, 800d1ea <_raise_r+0x32>
 800d1d6:	4620      	mov	r0, r4
 800d1d8:	f000 f830 	bl	800d23c <_getpid_r>
 800d1dc:	462a      	mov	r2, r5
 800d1de:	4601      	mov	r1, r0
 800d1e0:	4620      	mov	r0, r4
 800d1e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1e6:	f000 b817 	b.w	800d218 <_kill_r>
 800d1ea:	2b01      	cmp	r3, #1
 800d1ec:	d00a      	beq.n	800d204 <_raise_r+0x4c>
 800d1ee:	1c59      	adds	r1, r3, #1
 800d1f0:	d103      	bne.n	800d1fa <_raise_r+0x42>
 800d1f2:	2316      	movs	r3, #22
 800d1f4:	6003      	str	r3, [r0, #0]
 800d1f6:	2001      	movs	r0, #1
 800d1f8:	e7e7      	b.n	800d1ca <_raise_r+0x12>
 800d1fa:	2400      	movs	r4, #0
 800d1fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d200:	4628      	mov	r0, r5
 800d202:	4798      	blx	r3
 800d204:	2000      	movs	r0, #0
 800d206:	e7e0      	b.n	800d1ca <_raise_r+0x12>

0800d208 <raise>:
 800d208:	4b02      	ldr	r3, [pc, #8]	; (800d214 <raise+0xc>)
 800d20a:	4601      	mov	r1, r0
 800d20c:	6818      	ldr	r0, [r3, #0]
 800d20e:	f7ff bfd3 	b.w	800d1b8 <_raise_r>
 800d212:	bf00      	nop
 800d214:	20000118 	.word	0x20000118

0800d218 <_kill_r>:
 800d218:	b538      	push	{r3, r4, r5, lr}
 800d21a:	4d07      	ldr	r5, [pc, #28]	; (800d238 <_kill_r+0x20>)
 800d21c:	2300      	movs	r3, #0
 800d21e:	4604      	mov	r4, r0
 800d220:	4608      	mov	r0, r1
 800d222:	4611      	mov	r1, r2
 800d224:	602b      	str	r3, [r5, #0]
 800d226:	f7f6 f933 	bl	8003490 <_kill>
 800d22a:	1c43      	adds	r3, r0, #1
 800d22c:	d102      	bne.n	800d234 <_kill_r+0x1c>
 800d22e:	682b      	ldr	r3, [r5, #0]
 800d230:	b103      	cbz	r3, 800d234 <_kill_r+0x1c>
 800d232:	6023      	str	r3, [r4, #0]
 800d234:	bd38      	pop	{r3, r4, r5, pc}
 800d236:	bf00      	nop
 800d238:	20003650 	.word	0x20003650

0800d23c <_getpid_r>:
 800d23c:	f7f6 b920 	b.w	8003480 <_getpid>

0800d240 <_init>:
 800d240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d242:	bf00      	nop
 800d244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d246:	bc08      	pop	{r3}
 800d248:	469e      	mov	lr, r3
 800d24a:	4770      	bx	lr

0800d24c <_fini>:
 800d24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d24e:	bf00      	nop
 800d250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d252:	bc08      	pop	{r3}
 800d254:	469e      	mov	lr, r3
 800d256:	4770      	bx	lr
