{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525463707225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525463707241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:55:06 2018 " "Processing started: Fri May 04 14:55:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525463707241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463707241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off interr_trans -c interr_trans " "Command: quartus_map --read_settings_files=on --write_settings_files=off interr_trans -c interr_trans" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463707241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525463709132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525463709132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interr_trans.bdf 1 1 " "Found 1 design units, including 1 entities, in source file interr_trans.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 interr_trans " "Found entity 1: interr_trans" {  } { { "interr_trans.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/interr_trans.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463733914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463733914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interrupcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interrupcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_interrupcion-Behavioral " "Found design unit 1: logica_interrupcion-Behavioral" {  } { { "logica_interrupcion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interrupcion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463734976 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_interrupcion " "Found entity 1: logica_interrupcion" {  } { { "logica_interrupcion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interrupcion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463734976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463734976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_transformacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_transformacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_transformacion-Behavioral " "Found design unit 1: logica_transformacion-Behavioral" {  } { { "logica_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_transformacion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463734992 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_transformacion " "Found entity 1: logica_transformacion" {  } { { "logica_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_transformacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463734992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463734992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_interrupcion-Behavioral " "Found design unit 1: registro_interrupcion-Behavioral" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735007 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_interrupcion " "Found entity 1: registro_interrupcion" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_transformacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_transformacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_transformacion-Behavioral " "Found design unit 1: registro_transformacion-Behavioral" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735023 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_transformacion " "Found entity 1: registro_transformacion" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/incrementador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735039 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/incrementador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file increm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 increm " "Found entity 1: increm" {  } { { "increm.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/increm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_mpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_mpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_mpc-Behavioral " "Found design unit 1: registro_mpc-Behavioral" {  } { { "registro_mpc.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_mpc.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735070 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_mpc " "Found entity 1: registro_mpc" {  } { { "registro_mpc.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_mpc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_mpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mpc " "Found entity 1: reg_mpc" {  } { { "reg_mpc.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/reg_mpc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_direccion-Behavioral " "Found design unit 1: mux_direccion-Behavioral" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735101 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_direccion " "Found entity 1: mux_direccion" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file muxdir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxdir " "Found entity 1: muxdir" {  } { { "muxdir.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/muxdir.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_interna-Behavioral " "Found design unit 1: log_interna-Behavioral" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735117 ""} { "Info" "ISGN_ENTITY_NAME" "1 log_interna " "Found entity 1: log_interna" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logint.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logint.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logint " "Found entity 1: logint" {  } { { "logint.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/logint.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735148 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/mem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_inst-Behavioral " "Found design unit 1: reg_inst-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_instruccion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735179 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_inst " "Found entity 1: reg_inst" {  } { { "registro_instruccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_liga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_liga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_liga-Behavioral " "Found design unit 1: reg_liga-Behavioral" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735195 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_liga " "Found entity 1: reg_liga" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_prueba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_prueba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_prueba-Behavioral " "Found design unit 1: reg_prueba-Behavioral" {  } { { "registro_prueba.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_prueba.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735211 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_prueba " "Found entity 1: reg_prueba" {  } { { "registro_prueba.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_prueba.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_salida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_salida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_out-Behavioral " "Found design unit 1: reg_out-Behavioral" {  } { { "registro_salida.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_salida.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735211 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_out " "Found entity 1: reg_out" {  } { { "registro_salida.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_salida.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_vf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_vf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_vf-Behavioral " "Found design unit 1: reg_vf-Behavioral" {  } { { "registro_vf.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_vf.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735226 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_vf " "Found entity 1: reg_vf" {  } { { "registro_vf.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_vf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regmem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regmem " "Found entity 1: regmem" {  } { { "regmem.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/regmem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrosmemoria.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registrosmemoria.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrosmemoria " "Found entity 1: registrosmemoria" {  } { { "registrosmemoria.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/registrosmemoria.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735273 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logsel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logsel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logsel " "Found entity 1: logsel" {  } { { "logsel.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/logsel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuen_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuen_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuen_completo " "Found entity 1: secuen_completo" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensaboton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensaboton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735304 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/PWM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735320 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "PWM.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "output_files/divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735336 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/output_files/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525463735336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "secuen_completo " "Elaborating entity \"secuen_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525463735476 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "sensa_boton inst17 " "Block or symbol \"sensa_boton\" of instance \"inst17\" overlaps another block or symbol" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -88 32 192 -8 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1525463735492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_direccion mux_direccion:inst6 " "Elaborating entity \"mux_direccion\" for hierarchy \"mux_direccion:inst6\"" {  } { { "secuen_completo.bdf" "inst6" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 120 832 1048 232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_interna log_interna:inst7 " "Elaborating entity \"log_interna\" for hierarchy \"log_interna:inst7\"" {  } { { "secuen_completo.bdf" "inst7" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 384 792 904 536 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735523 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "palabra logica_interna.vhd(20) " "VHDL Process Statement warning at logica_interna.vhd(20): inferring latch(es) for signal or variable \"palabra\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[0\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[0\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[1\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[1\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[2\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[2\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|log_interna:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[3\] logica_interna.vhd(20) " "Inferred latch for \"palabra\[3\]\" at logica_interna.vhd(20)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_interna.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|log_interna:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion logica_seleccion:inst14 " "Elaborating entity \"logica_seleccion\" for hierarchy \"logica_seleccion:inst14\"" {  } { { "secuen_completo.bdf" "inst14" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 728 744 888 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida_mux logica_seleccion.vhd(23) " "VHDL Process Statement warning at logica_seleccion.vhd(23): inferring latch(es) for signal or variable \"salida_mux\", which holds its previous value in one or more paths through the process" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|logica_seleccion:inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida_mux logica_seleccion.vhd(23) " "Inferred latch for \"salida_mux\" at logica_seleccion.vhd(23)" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735539 "|secuen_completo|logica_seleccion:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_vf reg_vf:inst13 " "Elaborating entity \"reg_vf\" for hierarchy \"reg_vf:inst13\"" {  } { { "secuen_completo.bdf" "inst13" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 544 1440 1552 704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst19 " "Elaborating entity \"divider\" for hierarchy \"divider:inst19\"" {  } { { "secuen_completo.bdf" "inst19" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -160 80 224 -80 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst8 " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst8\"" {  } { { "secuen_completo.bdf" "inst8" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 152 1240 1384 368 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735570 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "palabra memoria.vhd(20) " "VHDL Process Statement warning at memoria.vhd(20): inferring latch(es) for signal or variable \"palabra\", which holds its previous value in one or more paths through the process" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[0\] memoria.vhd(20) " "Inferred latch for \"palabra\[0\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[1\] memoria.vhd(20) " "Inferred latch for \"palabra\[1\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[2\] memoria.vhd(20) " "Inferred latch for \"palabra\[2\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[3\] memoria.vhd(20) " "Inferred latch for \"palabra\[3\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[4\] memoria.vhd(20) " "Inferred latch for \"palabra\[4\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[5\] memoria.vhd(20) " "Inferred latch for \"palabra\[5\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[6\] memoria.vhd(20) " "Inferred latch for \"palabra\[6\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[7\] memoria.vhd(20) " "Inferred latch for \"palabra\[7\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[8\] memoria.vhd(20) " "Inferred latch for \"palabra\[8\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[9\] memoria.vhd(20) " "Inferred latch for \"palabra\[9\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[10\] memoria.vhd(20) " "Inferred latch for \"palabra\[10\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[11\] memoria.vhd(20) " "Inferred latch for \"palabra\[11\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palabra\[12\] memoria.vhd(20) " "Inferred latch for \"palabra\[12\]\" at memoria.vhd(20)" {  } { { "memoria.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/memoria.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 "|secuen_completo|memoria:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_prueba reg_prueba:inst12 " "Elaborating entity \"reg_prueba\" for hierarchy \"reg_prueba:inst12\"" {  } { { "secuen_completo.bdf" "inst12" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 536 1288 1400 760 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_inst reg_inst:inst9 " "Elaborating entity \"reg_inst\" for hierarchy \"reg_inst:inst9\"" {  } { { "secuen_completo.bdf" "inst9" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 536 1136 1248 728 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupcion registro_interrupcion:inst3 " "Elaborating entity \"registro_interrupcion\" for hierarchy \"registro_interrupcion:inst3\"" {  } { { "secuen_completo.bdf" "inst3" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 64 520 752 176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735601 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_interrupciones.vhd(13) " "VHDL Signal Declaration warning at registro_interrupciones.vhd(13): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_interrupcion:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_interrupciones.vhd(35) " "VHDL Process Statement warning at registro_interrupciones.vhd(35): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_interrupcion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_interrupciones.vhd(30) " "VHDL Process Statement warning at registro_interrupciones.vhd(30): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_interrupciones.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_interrupciones.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_interrupcion:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_interrupcion logica_interrupcion:inst " "Elaborating entity \"logica_interrupcion\" for hierarchy \"logica_interrupcion:inst\"" {  } { { "secuen_completo.bdf" "inst" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 96 264 424 176 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_transformacion registro_transformacion:inst4 " "Elaborating entity \"registro_transformacion\" for hierarchy \"registro_transformacion:inst4\"" {  } { { "secuen_completo.bdf" "inst4" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 208 520 752 320 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_transformacion.vhd(12) " "VHDL Signal Declaration warning at registro_transformacion.vhd(12): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_transformacion:inst4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_transformacion.vhd(34) " "VHDL Process Statement warning at registro_transformacion.vhd(34): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_transformacion:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_transformacion.vhd(29) " "VHDL Process Statement warning at registro_transformacion.vhd(29): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_transformacion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_transformacion.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735617 "|secuen_completo|registro_transformacion:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_transformacion logica_transformacion:inst1 " "Elaborating entity \"logica_transformacion\" for hierarchy \"logica_transformacion:inst1\"" {  } { { "secuen_completo.bdf" "inst1" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 192 264 432 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_liga reg_liga:inst10 " "Elaborating entity \"reg_liga\" for hierarchy \"reg_liga:inst10\"" {  } { { "secuen_completo.bdf" "inst10" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 520 992 1104 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735633 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "alta_impedancia registro_liga.vhd(12) " "VHDL Signal Declaration warning at registro_liga.vhd(12): used explicit default value for signal \"alta_impedancia\" because signal was never assigned a value" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 12 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1525463735633 "|secuen_completo|reg_liga:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alta_impedancia registro_liga.vhd(34) " "VHDL Process Statement warning at registro_liga.vhd(34): signal \"alta_impedancia\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463735633 "|secuen_completo|reg_liga:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SALIDA registro_liga.vhd(29) " "VHDL Process Statement warning at registro_liga.vhd(29): inferring latch(es) for signal or variable \"SALIDA\", which holds its previous value in one or more paths through the process" {  } { { "registro_liga.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/registro_liga.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1525463735633 "|secuen_completo|reg_liga:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_mpc registro_mpc:inst5 " "Elaborating entity \"registro_mpc\" for hierarchy \"registro_mpc:inst5\"" {  } { { "secuen_completo.bdf" "inst5" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -184 816 928 48 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador incrementador:inst2 " "Elaborating entity \"incrementador\" for hierarchy \"incrementador:inst2\"" {  } { { "secuen_completo.bdf" "inst2" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -64 1088 1168 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst18 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst18\"" {  } { { "secuen_completo.bdf" "inst18" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 296 32 200 376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_out reg_out:inst11 " "Elaborating entity \"reg_out\" for hierarchy \"reg_out:inst11\"" {  } { { "secuen_completo.bdf" "inst11" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { 544 1584 1696 760 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst17 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst17\"" {  } { { "secuen_completo.bdf" "inst17" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -88 32 192 -8 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463735679 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk sensaboton.vhd(17) " "VHDL Process Statement warning at sensaboton.vhd(17): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensaboton.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/sensaboton.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1525463735679 "|secuen_completo|sensa_boton:inst17"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[3\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[3\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463736070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[2\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[2\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463736070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[1\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[1\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463736070 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"mux_direccion:inst6\|Y\[0\]\" " "Converted tri-state node feeding \"mux_direccion:inst6\|Y\[0\]\" into a selector" {  } { { "mux_dir.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/mux_dir.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1525463736070 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1525463736070 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "logica_seleccion:inst14\|salida_mux " "LATCH primitive \"logica_seleccion:inst14\|salida_mux\" is permanently enabled" {  } { { "logica_seleccion.vhd" "" { Text "C:/Users/leser/Desktop/Practica 4 Arquitectura/logica_seleccion.vhd" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1525463736117 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525463737461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525463738664 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525463738664 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sensa_boton " "No output dependent on input pin \"sensa_boton\"" {  } { { "secuen_completo.bdf" "" { Schematic "C:/Users/leser/Desktop/Practica 4 Arquitectura/secuen_completo.bdf" { { -72 -216 -48 -56 "sensa_boton" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525463738789 "|secuen_completo|sensa_boton"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525463738789 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525463738789 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525463738789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525463738789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525463738789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525463738820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:55:38 2018 " "Processing ended: Fri May 04 14:55:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525463738820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525463738820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525463738820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525463738820 ""}
