$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 32 % next_pc [31:0] $end
  $var wire 32 & pc [31:0] $end
  $scope module PC $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 32 % next_pc [31:0] $end
   $var wire 32 & pc [31:0] $end
   $var wire 32 ' reset_val [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b11111111111111111111111111111111 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
#1
1#
b11111111111111111111111111111111 &
#2
0#
b00000000010000000000000000000000 %
#3
1#
b00000000010000000000000000000000 &
#4
0#
0$
b11011110101011011011111011101111 %
#5
1#
b00000000000000000000000000000000 &
#6
0#
1$
#7
1#
b11011110101011011011111011101111 &
#8
0#
0$
b11111111111111111111111111111111 %
#9
1#
b00000000000000000000000000000000 &
#10
0#
1$
#11
1#
b11111111111111111111111111111111 &
