

================================================================
== Vivado HLS Report for 'linear_forward_no_mu'
================================================================
* Date:           Sun Dec  8 18:27:19 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      516|      516| 5.160 us | 5.160 us |  516|  516|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LINEAR_FORWARD_NO_MUL_LOOP_2_LINEAR_FORWARD_NO_MUL_LOOP_3  |      514|      514|        86|          3|          1|   144|    yes   |
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    425|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    8651|   6607|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    111|    -|
|Register         |        0|      -|     449|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|    9100|   7239|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       8|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |dut_sdiv_78ns_63seOg_U16  |dut_sdiv_78ns_63seOg  |        0|      0|  8651|  6607|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  8651|  6607|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_232_p2      |     *    |      4|  0|  27|          26|          38|
    |add_ln120_1_fu_248_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln120_fu_254_p2       |     +    |      0|  0|  15|           1|           5|
    |add_ln121_fu_536_p2       |     +    |      0|  0|  12|           1|           3|
    |add_ln124_fu_320_p2       |     +    |      0|  0|   9|           9|           9|
    |add_ln703_33_fu_530_p2    |     +    |      0|  0|  36|          29|          29|
    |add_ln703_34_fu_609_p2    |     +    |      0|  0|  37|          30|          30|
    |add_ln703_35_fu_619_p2    |     +    |      0|  0|   9|          38|          38|
    |add_ln703_fu_600_p2       |     +    |      0|  0|   9|          38|          38|
    |sub_ln124_fu_314_p2       |     -    |      0|  0|   9|           9|           9|
    |sub_ln701_1_fu_393_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_2_fu_420_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_3_fu_486_p2     |     -    |      0|  0|  15|           1|           8|
    |sub_ln701_fu_351_p2       |     -    |      0|  0|  15|           1|           8|
    |and_ln129_1_fu_568_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_2_fu_431_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_3_fu_497_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln129_fu_362_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln120_fu_242_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln121_1_fu_625_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln121_fu_260_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln128_1_fu_552_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_2_fu_408_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_3_fu_474_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln128_fu_339_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln129_1_fu_557_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_2_fu_414_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_3_fu_480_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln129_fu_345_p2      |   icmp   |      0|  0|   9|           2|           3|
    |select_ln124_1_fu_282_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln124_fu_266_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln128_1_fu_574_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_2_fu_437_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_3_fu_503_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln128_fu_368_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln129_1_fu_581_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_2_fu_444_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_3_fu_510_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln129_fu_375_p3    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_1_fu_562_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_2_fu_425_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_3_fu_491_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln128_fu_356_p2       |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      4|  0| 425|         242|         346|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter28                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_194_p4  |   9|          2|    8|         16|
    |ap_phi_mux_j_0_0_phi_fu_205_p4           |   9|          2|    5|         10|
    |ap_phi_mux_ko_0_0_phi_fu_217_p4          |   9|          2|    3|          6|
    |indvar_flatten_reg_190                   |   9|          2|    8|         16|
    |j_0_0_reg_201                            |   9|          2|    5|         10|
    |ko_0_0_reg_213                           |   9|          2|    3|          6|
    |output_0_V_address0                      |  15|          3|    5|         15|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 111|         23|   39|         87|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln120_1_reg_656       |   8|   0|    8|          0|
    |add_ln120_reg_661         |   5|   0|    5|          0|
    |add_ln121_reg_760         |   3|   0|    3|          0|
    |add_ln703_33_reg_755      |   9|   0|   29|         20|
    |add_ln703_35_reg_766      |  38|   0|   38|          0|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |icmp_ln120_reg_652        |   1|   0|    1|          0|
    |icmp_ln121_1_reg_772      |   1|   0|    1|          0|
    |icmp_ln121_reg_666        |   1|   0|    1|          0|
    |indvar_flatten_reg_190    |   8|   0|    8|          0|
    |input_0_0_V_load_reg_709  |   8|   0|    8|          0|
    |input_1_0_V_load_reg_715  |   8|   0|    8|          0|
    |input_2_0_V_load_reg_721  |   8|   0|    8|          0|
    |input_3_0_V_load_reg_727  |   8|   0|    8|          0|
    |j_0_0_reg_201             |   5|   0|    5|          0|
    |ko_0_0_reg_213            |   3|   0|    3|          0|
    |output_0_V_addr_reg_733   |   5|   0|    5|          0|
    |select_ln124_1_reg_698    |   5|   0|    5|          0|
    |select_ln124_reg_671      |   3|   0|    3|          0|
    |select_ln129_reg_739      |   8|   0|    8|          0|
    |sext_ln1148_reg_647       |  78|   0|   78|          0|
    |sub_ln701_1_reg_750       |   8|   0|    8|          0|
    |trunc_ln126_3_reg_744     |   2|   0|    2|          0|
    |icmp_ln120_reg_652        |  64|  32|    1|          0|
    |icmp_ln121_1_reg_772      |  64|  32|    1|          0|
    |output_0_V_addr_reg_733   |  64|  32|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 449|  96|  284|         20|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_done                  | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | linear_forward_no_mu | return value |
|input_0_0_V_address0     | out |    3|  ap_memory |      input_0_0_V     |     array    |
|input_0_0_V_ce0          | out |    1|  ap_memory |      input_0_0_V     |     array    |
|input_0_0_V_q0           |  in |    8|  ap_memory |      input_0_0_V     |     array    |
|input_1_0_V_address0     | out |    3|  ap_memory |      input_1_0_V     |     array    |
|input_1_0_V_ce0          | out |    1|  ap_memory |      input_1_0_V     |     array    |
|input_1_0_V_q0           |  in |    8|  ap_memory |      input_1_0_V     |     array    |
|input_2_0_V_address0     | out |    3|  ap_memory |      input_2_0_V     |     array    |
|input_2_0_V_ce0          | out |    1|  ap_memory |      input_2_0_V     |     array    |
|input_2_0_V_q0           |  in |    8|  ap_memory |      input_2_0_V     |     array    |
|input_3_0_V_address0     | out |    3|  ap_memory |      input_3_0_V     |     array    |
|input_3_0_V_ce0          | out |    1|  ap_memory |      input_3_0_V     |     array    |
|input_3_0_V_q0           |  in |    8|  ap_memory |      input_3_0_V     |     array    |
|output_0_V_address0      | out |    5|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce0           | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we0           | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d0            | out |   38|  ap_memory |      output_0_V      |     array    |
|output_0_V_q0            |  in |   38|  ap_memory |      output_0_V      |     array    |
|output_0_V_address1      | out |    5|  ap_memory |      output_0_V      |     array    |
|output_0_V_ce1           | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_we1           | out |    1|  ap_memory |      output_0_V      |     array    |
|output_0_V_d1            | out |   38|  ap_memory |      output_0_V      |     array    |
|scales_0_V_read          |  in |   38|   ap_none  |    scales_0_V_read   |    scalar    |
|packed_weights_address0  | out |    8|  ap_memory |    packed_weights    |     array    |
|packed_weights_ce0       | out |    1|  ap_memory |    packed_weights    |     array    |
|packed_weights_q0        |  in |    8|  ap_memory |    packed_weights    |     array    |
|w_scale_V                |  in |   26|   ap_none  |       w_scale_V      |    scalar    |
+-------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 86


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 1
  Pipeline-0 : II = 3, D = 86, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 88 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 2 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.69>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%w_scale_V_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %w_scale_V)" [./layer.h:112]   --->   Operation 89 'read' 'w_scale_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%scales_0_V_read_1 = call i38 @_ssdm_op_Read.ap_auto.i38(i38 %scales_0_V_read)" [./layer.h:112]   --->   Operation 90 'read' 'scales_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %w_scale_V_read to i63" [./layer.h:119]   --->   Operation 91 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1836)" [./layer.h:119]   --->   Operation 92 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %scales_0_V_read_1 to i63" [./layer.h:134]   --->   Operation 93 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i63 %zext_ln119, %sext_ln1118" [./layer.h:134]   --->   Operation 94 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i63 %mul_ln1118 to i78" [./layer.h:134]   --->   Operation 95 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:120]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.43>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln120_1, %ifFalse ]" [./layer.h:120]   --->   Operation 97 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%j_0_0 = phi i5 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %select_ln124_1, %ifFalse ]" [./layer.h:124]   --->   Operation 98 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%ko_0_0 = phi i3 [ 0, %LINEAR_FORWARD_NO_MUL_LOOP_1_begin ], [ %add_ln121, %ifFalse ]" [./layer.h:121]   --->   Operation 99 'phi' 'ko_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln120 = icmp eq i8 %indvar_flatten, -112" [./layer.h:120]   --->   Operation 100 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln120_1 = add i8 %indvar_flatten, 1" [./layer.h:120]   --->   Operation 101 'add' 'add_ln120_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %LINEAR_FORWARD_NO_MUL_LOOP_1_end, label %LINEAR_FORWARD_NO_MUL_LOOP_3" [./layer.h:120]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.78ns)   --->   "%add_ln120 = add i5 1, %j_0_0" [./layer.h:120]   --->   Operation 103 'add' 'add_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.13ns)   --->   "%icmp_ln121 = icmp eq i3 %ko_0_0, -2" [./layer.h:121]   --->   Operation 104 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.98ns)   --->   "%select_ln124 = select i1 %icmp_ln121, i3 0, i3 %ko_0_0" [./layer.h:124]   --->   Operation 105 'select' 'select_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i3 %select_ln124 to i64" [./layer.h:124]   --->   Operation 106 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%input_0_0_V_addr = getelementptr [6 x i8]* %input_0_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 107 'getelementptr' 'input_0_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.32ns)   --->   "%input_0_0_V_load = load i8* %input_0_0_V_addr, align 1" [./layer.h:128]   --->   Operation 108 'load' 'input_0_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [6 x i8]* %input_1_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 109 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (2.32ns)   --->   "%input_1_0_V_load = load i8* %input_1_0_V_addr, align 1" [./layer.h:128]   --->   Operation 110 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [6 x i8]* %input_2_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 111 'getelementptr' 'input_2_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%input_2_0_V_load = load i8* %input_2_0_V_addr, align 1" [./layer.h:128]   --->   Operation 112 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%input_3_0_V_addr = getelementptr [6 x i8]* %input_3_0_V, i64 0, i64 %zext_ln124_1" [./layer.h:128]   --->   Operation 113 'getelementptr' 'input_3_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%input_3_0_V_load = load i8* %input_3_0_V_addr, align 1" [./layer.h:128]   --->   Operation 114 'load' 'input_3_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 8.16>
ST_3 : Operation 115 [1/1] (1.21ns)   --->   "%select_ln124_1 = select i1 %icmp_ln121, i5 %add_ln120, i5 %j_0_0" [./layer.h:124]   --->   Operation 115 'select' 'select_ln124_1' <Predicate = (!icmp_ln120)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %select_ln124_1 to i9" [./layer.h:121]   --->   Operation 116 'zext' 'zext_ln121' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %select_ln124, i5 0)" [./layer.h:124]   --->   Operation 117 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i8 %tmp_51 to i9" [./layer.h:124]   --->   Operation 118 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_52 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %select_ln124, i3 0)" [./layer.h:124]   --->   Operation 119 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i6 %tmp_52 to i9" [./layer.h:124]   --->   Operation 120 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln124 = sub i9 %zext_ln124_2, %zext_ln124_3" [./layer.h:124]   --->   Operation 121 'sub' 'sub_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 122 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln124 = add i9 %zext_ln121, %sub_ln124" [./layer.h:124]   --->   Operation 122 'add' 'add_ln124' <Predicate = (!icmp_ln120)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i9 %add_ln124 to i64" [./layer.h:124]   --->   Operation 123 'sext' 'sext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%packed_weights_addr = getelementptr [144 x i8]* %packed_weights, i64 0, i64 %sext_ln124" [./layer.h:124]   --->   Operation 124 'getelementptr' 'packed_weights_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 125 'load' 'packed_weights_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 126 [1/2] (2.32ns)   --->   "%input_0_0_V_load = load i8* %input_0_0_V_addr, align 1" [./layer.h:128]   --->   Operation 126 'load' 'input_0_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 127 [1/2] (2.32ns)   --->   "%input_1_0_V_load = load i8* %input_1_0_V_addr, align 1" [./layer.h:128]   --->   Operation 127 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 128 [1/2] (2.32ns)   --->   "%input_2_0_V_load = load i8* %input_2_0_V_addr, align 1" [./layer.h:128]   --->   Operation 128 'load' 'input_2_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_3 : Operation 129 [1/2] (2.32ns)   --->   "%input_3_0_V_load = load i8* %input_3_0_V_addr, align 1" [./layer.h:128]   --->   Operation 129 'load' 'input_3_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 7.89>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %select_ln124_1 to i64" [./layer.h:124]   --->   Operation 130 'zext' 'zext_ln124' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%packed_weights_load = load i8* %packed_weights_addr, align 1" [./layer.h:124]   --->   Operation 131 'load' 'packed_weights_load' <Predicate = (!icmp_ln120)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i8 %packed_weights_load to i2" [./layer.h:126]   --->   Operation 132 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.95ns)   --->   "%icmp_ln128 = icmp eq i2 %trunc_ln126, 1" [./layer.h:128]   --->   Operation 133 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.95ns)   --->   "%icmp_ln129 = icmp eq i2 %trunc_ln126, -2" [./layer.h:129]   --->   Operation 134 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (1.91ns)   --->   "%sub_ln701 = sub i8 0, %input_0_0_V_load" [./layer.h:129]   --->   Operation 135 'sub' 'sub_ln701' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%xor_ln128 = xor i1 %icmp_ln128, true" [./layer.h:128]   --->   Operation 136 'xor' 'xor_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%and_ln129 = and i1 %icmp_ln129, %xor_ln128" [./layer.h:129]   --->   Operation 137 'and' 'and_ln129' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [24 x i38]* %output_0_V, i64 0, i64 %zext_ln124" [./layer.h:130]   --->   Operation 138 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (2.32ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 139 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln129)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %input_0_0_V_load, i8 0" [./layer.h:128]   --->   Operation 140 'select' 'select_ln128' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln129 = select i1 %and_ln129, i8 %sub_ln701, i8 %select_ln128" [./layer.h:129]   --->   Operation 141 'select' 'select_ln129' <Predicate = (!icmp_ln120)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln126_3 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 2, i32 3)" [./layer.h:126]   --->   Operation 142 'partselect' 'trunc_ln126_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (1.91ns)   --->   "%sub_ln701_1 = sub i8 0, %input_1_0_V_load" [./layer.h:129]   --->   Operation 143 'sub' 'sub_ln701_1' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln126_4 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 4, i32 5)" [./layer.h:126]   --->   Operation 144 'partselect' 'trunc_ln126_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.95ns)   --->   "%icmp_ln128_2 = icmp eq i2 %trunc_ln126_4, 1" [./layer.h:128]   --->   Operation 145 'icmp' 'icmp_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.95ns)   --->   "%icmp_ln129_2 = icmp eq i2 %trunc_ln126_4, -2" [./layer.h:129]   --->   Operation 146 'icmp' 'icmp_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (1.91ns)   --->   "%sub_ln701_2 = sub i8 0, %input_2_0_V_load" [./layer.h:129]   --->   Operation 147 'sub' 'sub_ln701_2' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%xor_ln128_2 = xor i1 %icmp_ln128_2, true" [./layer.h:128]   --->   Operation 148 'xor' 'xor_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%and_ln129_2 = and i1 %icmp_ln129_2, %xor_ln128_2" [./layer.h:129]   --->   Operation 149 'and' 'and_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln128_2 = select i1 %icmp_ln128_2, i8 %input_2_0_V_load, i8 0" [./layer.h:128]   --->   Operation 150 'select' 'select_ln128_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%select_ln129_2 = select i1 %and_ln129_2, i8 %sub_ln701_2, i8 %select_ln128_2" [./layer.h:129]   --->   Operation 151 'select' 'select_ln129_2' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%shl_ln703_2 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_2, i20 0)" [./layer.h:130]   --->   Operation 152 'bitconcatenate' 'shl_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_2 = sext i28 %shl_ln703_2 to i29" [./layer.h:130]   --->   Operation 153 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %packed_weights_load, i32 6, i32 7)" [./layer.h:128]   --->   Operation 154 'partselect' 'trunc_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.95ns)   --->   "%icmp_ln128_3 = icmp eq i2 %trunc_ln, 1" [./layer.h:128]   --->   Operation 155 'icmp' 'icmp_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.95ns)   --->   "%icmp_ln129_3 = icmp eq i2 %trunc_ln, -2" [./layer.h:129]   --->   Operation 156 'icmp' 'icmp_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (1.91ns)   --->   "%sub_ln701_3 = sub i8 0, %input_3_0_V_load" [./layer.h:129]   --->   Operation 157 'sub' 'sub_ln701_3' <Predicate = (!icmp_ln120)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_3)   --->   "%xor_ln128_3 = xor i1 %icmp_ln128_3, true" [./layer.h:128]   --->   Operation 158 'xor' 'xor_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_3)   --->   "%and_ln129_3 = and i1 %icmp_ln129_3, %xor_ln128_3" [./layer.h:129]   --->   Operation 159 'and' 'and_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_3)   --->   "%select_ln128_3 = select i1 %icmp_ln128_3, i8 %input_3_0_V_load, i8 0" [./layer.h:128]   --->   Operation 160 'select' 'select_ln128_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node shl_ln703_3)   --->   "%select_ln129_3 = select i1 %and_ln129_3, i8 %sub_ln701_3, i8 %select_ln128_3" [./layer.h:129]   --->   Operation 161 'select' 'select_ln129_3' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (1.24ns) (out node of the LUT)   --->   "%shl_ln703_3 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_3, i20 0)" [./layer.h:130]   --->   Operation 162 'bitconcatenate' 'shl_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 1.24>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_33)   --->   "%sext_ln703_3 = sext i28 %shl_ln703_3 to i29" [./layer.h:130]   --->   Operation 163 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (2.43ns) (out node of the LUT)   --->   "%add_ln703_33 = add i29 %sext_ln703_2, %sext_ln703_3" [./layer.h:130]   --->   Operation 164 'add' 'add_ln703_33' <Predicate = (!icmp_ln120)> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (1.65ns)   --->   "%add_ln121 = add i3 1, %select_ln124" [./layer.h:121]   --->   Operation 165 'add' 'add_ln121' <Predicate = (!icmp_ln120)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.96>
ST_5 : Operation 166 [1/2] (2.32ns)   --->   "%output_0_V_load = load i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 166 'load' 'output_0_V_load' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129, i20 0)" [./layer.h:130]   --->   Operation 167 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %shl_ln to i38" [./layer.h:130]   --->   Operation 168 'sext' 'sext_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.95ns)   --->   "%icmp_ln128_1 = icmp eq i2 %trunc_ln126_3, 1" [./layer.h:128]   --->   Operation 169 'icmp' 'icmp_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.95ns)   --->   "%icmp_ln129_1 = icmp eq i2 %trunc_ln126_3, -2" [./layer.h:129]   --->   Operation 170 'icmp' 'icmp_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%xor_ln128_1 = xor i1 %icmp_ln128_1, true" [./layer.h:128]   --->   Operation 171 'xor' 'xor_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%and_ln129_1 = and i1 %icmp_ln129_1, %xor_ln128_1" [./layer.h:129]   --->   Operation 172 'and' 'and_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln128_1 = select i1 %icmp_ln128_1, i8 %input_1_0_V_load, i8 0" [./layer.h:128]   --->   Operation 173 'select' 'select_ln128_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%select_ln129_1 = select i1 %and_ln129_1, i8 %sub_ln701_1, i8 %select_ln128_1" [./layer.h:129]   --->   Operation 174 'select' 'select_ln129_1' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%shl_ln703_1 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %select_ln129_1, i20 0)" [./layer.h:130]   --->   Operation 175 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_1 = sext i28 %shl_ln703_1 to i30" [./layer.h:130]   --->   Operation 176 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i38 %output_0_V_load, %sext_ln703" [./layer.h:130]   --->   Operation 177 'add' 'add_ln703' <Predicate = (!icmp_ln120)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_34)   --->   "%sext_ln703_4 = sext i29 %add_ln703_33 to i30" [./layer.h:130]   --->   Operation 178 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.46ns) (out node of the LUT)   --->   "%add_ln703_34 = add i30 %sext_ln703_4, %sext_ln703_1" [./layer.h:130]   --->   Operation 179 'add' 'add_ln703_34' <Predicate = (!icmp_ln120)> <Delay = 2.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i30 %add_ln703_34 to i38" [./layer.h:130]   --->   Operation 180 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (4.54ns) (root node of TernaryAdder)   --->   "%add_ln703_35 = add i38 %sext_ln703_5, %add_ln703" [./layer.h:130]   --->   Operation 181 'add' 'add_ln703_35' <Predicate = (!icmp_ln120)> <Delay = 4.54> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [1/1] (1.13ns)   --->   "%icmp_ln121_1 = icmp eq i3 %add_ln121, -2" [./layer.h:121]   --->   Operation 182 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln120)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln121_1, label %ifTrue, label %ifFalse" [./layer.h:121]   --->   Operation 183 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 184 [1/1] (2.32ns)   --->   "store i38 %add_ln703_35, i38* %output_0_V_addr, align 8" [./layer.h:130]   --->   Operation 184 'store' <Predicate = (!icmp_ln120)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1 = call i78 @_ssdm_op_BitConcatenate.i78.i38.i40(i38 %add_ln703_35, i40 0)" [./layer.h:134]   --->   Operation 185 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_6 : Operation 186 [82/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 186 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.27>
ST_7 : Operation 187 [81/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 187 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.27>
ST_8 : Operation 188 [80/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 188 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.27>
ST_9 : Operation 189 [79/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 189 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.27>
ST_10 : Operation 190 [78/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 190 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.27>
ST_11 : Operation 191 [77/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 191 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.27>
ST_12 : Operation 192 [76/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 192 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.27>
ST_13 : Operation 193 [75/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 193 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.27>
ST_14 : Operation 194 [74/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 194 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.27>
ST_15 : Operation 195 [73/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 195 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.27>
ST_16 : Operation 196 [72/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 196 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.27>
ST_17 : Operation 197 [71/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 197 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.27>
ST_18 : Operation 198 [70/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 198 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.27>
ST_19 : Operation 199 [69/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 199 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.27>
ST_20 : Operation 200 [68/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 200 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.27>
ST_21 : Operation 201 [67/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 201 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.27>
ST_22 : Operation 202 [66/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 202 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.27>
ST_23 : Operation 203 [65/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 203 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.27>
ST_24 : Operation 204 [64/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 204 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.27>
ST_25 : Operation 205 [63/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 205 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.27>
ST_26 : Operation 206 [62/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 206 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.27>
ST_27 : Operation 207 [61/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 207 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.27>
ST_28 : Operation 208 [60/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 208 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.27>
ST_29 : Operation 209 [59/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 209 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.27>
ST_30 : Operation 210 [58/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 210 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.27>
ST_31 : Operation 211 [57/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 211 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.27>
ST_32 : Operation 212 [56/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 212 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.27>
ST_33 : Operation 213 [55/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 213 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.27>
ST_34 : Operation 214 [54/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 214 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.27>
ST_35 : Operation 215 [53/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 215 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.27>
ST_36 : Operation 216 [52/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 216 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.27>
ST_37 : Operation 217 [51/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 217 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.27>
ST_38 : Operation 218 [50/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 218 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.27>
ST_39 : Operation 219 [49/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 219 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.27>
ST_40 : Operation 220 [48/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 220 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.27>
ST_41 : Operation 221 [47/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 221 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.27>
ST_42 : Operation 222 [46/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 222 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.27>
ST_43 : Operation 223 [45/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 223 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.27>
ST_44 : Operation 224 [44/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 224 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.27>
ST_45 : Operation 225 [43/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 225 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.27>
ST_46 : Operation 226 [42/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 226 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.27>
ST_47 : Operation 227 [41/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 227 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.27>
ST_48 : Operation 228 [40/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 228 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.27>
ST_49 : Operation 229 [39/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 229 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.27>
ST_50 : Operation 230 [38/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 230 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.27>
ST_51 : Operation 231 [37/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 231 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.27>
ST_52 : Operation 232 [36/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 232 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.27>
ST_53 : Operation 233 [35/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 233 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.27>
ST_54 : Operation 234 [34/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 234 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.27>
ST_55 : Operation 235 [33/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 235 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.27>
ST_56 : Operation 236 [32/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 236 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.27>
ST_57 : Operation 237 [31/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 237 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.27>
ST_58 : Operation 238 [30/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 238 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.27>
ST_59 : Operation 239 [29/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 239 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.27>
ST_60 : Operation 240 [28/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 240 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.27>
ST_61 : Operation 241 [27/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 241 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.27>
ST_62 : Operation 242 [26/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 242 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.27>
ST_63 : Operation 243 [25/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 243 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.27>
ST_64 : Operation 244 [24/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 244 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.27>
ST_65 : Operation 245 [23/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 245 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.27>
ST_66 : Operation 246 [22/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 246 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.27>
ST_67 : Operation 247 [21/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 247 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.27>
ST_68 : Operation 248 [20/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 248 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.27>
ST_69 : Operation 249 [19/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 249 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.27>
ST_70 : Operation 250 [18/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 250 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.27>
ST_71 : Operation 251 [17/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 251 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.27>
ST_72 : Operation 252 [16/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 252 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.27>
ST_73 : Operation 253 [15/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 253 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.27>
ST_74 : Operation 254 [14/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 254 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.27>
ST_75 : Operation 255 [13/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 255 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 5.27>
ST_76 : Operation 256 [12/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 256 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 5.27>
ST_77 : Operation 257 [11/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 257 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 5.27>
ST_78 : Operation 258 [10/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 258 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 5.27>
ST_79 : Operation 259 [9/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 259 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 5.27>
ST_80 : Operation 260 [8/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 260 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 5.27>
ST_81 : Operation 261 [7/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 261 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 5.27>
ST_82 : Operation 262 [6/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 262 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 5.27>
ST_83 : Operation 263 [5/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 263 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 5.27>
ST_84 : Operation 264 [4/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 264 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 5.27>
ST_85 : Operation 265 [3/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 265 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 5.27>
ST_86 : Operation 266 [2/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 266 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.59>
ST_87 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([58 x i8]* @LINEAR_FORWARD_NO_MU)"   --->   Operation 267 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 268 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 268 'speclooptripcount' 'empty_85' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1838) nounwind" [./layer.h:121]   --->   Operation 269 'specloopname' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1838)" [./layer.h:121]   --->   Operation 270 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [./layer.h:122]   --->   Operation 271 'specpipeline' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 272 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1838, i32 %tmp_s)" [./layer.h:133]   --->   Operation 272 'specregionend' 'empty_86' <Predicate = (!icmp_ln120)> <Delay = 0.00>
ST_87 : Operation 273 [1/82] (5.27ns)   --->   "%sdiv_ln1148 = sdiv i78 %shl_ln1, %sext_ln1148" [./layer.h:134]   --->   Operation 273 'sdiv' 'sdiv_ln1148' <Predicate = (icmp_ln121_1)> <Delay = 5.27> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 81> <II = 1> <Delay = 5.27> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i78 %sdiv_ln1148 to i38" [./layer.h:134]   --->   Operation 274 'trunc' 'trunc_ln703' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_87 : Operation 275 [1/1] (2.32ns)   --->   "store i38 %trunc_ln703, i38* %output_0_V_addr, align 8" [./layer.h:134]   --->   Operation 275 'store' <Predicate = (icmp_ln121_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 144> <RAM>
ST_87 : Operation 276 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 276 'br' <Predicate = (icmp_ln121_1)> <Delay = 0.00>
ST_87 : Operation 277 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 277 'br' <Predicate = (!icmp_ln120)> <Delay = 0.00>

State 88 <SV = 2> <Delay = 0.00>
ST_88 : Operation 278 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1836, i32 %tmp)" [./layer.h:136]   --->   Operation 278 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 279 [1/1] (0.00ns)   --->   "ret void" [./layer.h:137]   --->   Operation 279 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ scales_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_scale_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_scale_V_read      (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
scales_0_V_read_1   (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln119          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (specregionbegin  ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln1118         (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln1118          (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1148         (sext             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln120            (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
indvar_flatten      (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_0               (phi              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ko_0_0              (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln120          (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln120_1         (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln120            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln120           (add              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln121          (icmp             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln124        (select           ) [ 00011000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_1        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_V_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_1_0_V_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_2_0_V_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_3_0_V_addr    (getelementptr    ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln124_1      (select           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
zext_ln121          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_51              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_2        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_52              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124_3        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln124           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln124           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln124          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
packed_weights_addr (getelementptr    ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_0_0_V_load    (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_1_0_V_load    (load             ) [ 00101100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_2_0_V_load    (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_3_0_V_load    (load             ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln124          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
packed_weights_load (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln126         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln701           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln128           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln129           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_0_V_addr     (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
select_ln128        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln129        (select           ) [ 00100100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln126_3       (partselect       ) [ 00100100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln701_1         (sub              ) [ 00100100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln126_4       (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128_2        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129_2        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln701_2         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln128_2         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln129_2         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln128_2      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln129_2      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln703_2         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703_2        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln            (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128_3        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129_3        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln701_3         (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln128_3         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln129_3         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln128_3      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln129_3      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln703_3         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703_3        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703_33        (add              ) [ 00100100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln121           (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
output_0_V_load     (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703          (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln128_1        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln129_1        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln128_1         (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln129_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln128_1      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln129_1      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln703_1         (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703_1        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703_4        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703_34        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln703_5        (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln703_35        (add              ) [ 00010010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln121_1        (icmp             ) [ 00111011111111111111111111111111111111111111111111111111111111111111111111111111111111110]
br_ln121            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln130         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1             (bitconcatenate   ) [ 00111001111111111111111111111111111111111111111111111111111111111111111111111111111111110]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_85            (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln121  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s               (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln122  (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_86            (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sdiv_ln1148         (sdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln703         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln134         (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
empty               (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln137           (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="scales_0_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scales_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="packed_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packed_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_scale_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_scale_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i26"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i38"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1836"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i8.i20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i78.i38.i40"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LINEAR_FORWARD_NO_MU"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1838"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="w_scale_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="26" slack="0"/>
<pin id="98" dir="0" index="1" bw="26" slack="0"/>
<pin id="99" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_scale_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="scales_0_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="38" slack="0"/>
<pin id="104" dir="0" index="1" bw="38" slack="0"/>
<pin id="105" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scales_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_0_0_V_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_0_V_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_0_V_load/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="input_1_0_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_2_0_V_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_0_V_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_0_V_load/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_3_0_V_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_0_V_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_0_V_load/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="packed_weights_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="packed_weights_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packed_weights_load/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="output_0_V_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="38" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="0" index="1" bw="38" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="83"/>
<pin id="186" dir="0" index="4" bw="5" slack="0"/>
<pin id="187" dir="0" index="5" bw="38" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="38" slack="0"/>
<pin id="189" dir="1" index="7" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_0_V_load/4 store_ln130/6 store_ln134/87 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="j_0_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="1"/>
<pin id="203" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="j_0_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="5" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_0/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="ko_0_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ko_0_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="ko_0_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="3" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_0_0/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln119_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="26" slack="0"/>
<pin id="226" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln1118_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="38" slack="0"/>
<pin id="230" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mul_ln1118_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="26" slack="0"/>
<pin id="234" dir="0" index="1" bw="38" slack="0"/>
<pin id="235" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln1148_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="63" slack="0"/>
<pin id="240" dir="1" index="1" bw="78" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln120_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln120_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln120_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln120/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln121_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="select_ln124_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln124_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln124_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="5" slack="1"/>
<pin id="285" dir="0" index="2" bw="5" slack="1"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln121_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_51_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln124_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_52_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="3" slack="1"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln124_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_3/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln124_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln124/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln124_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="9" slack="0"/>
<pin id="323" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln124_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln124/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln124_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln126_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln128_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln129_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln701_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln701/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xor_ln128_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln129_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln129/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln128_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="1"/>
<pin id="371" dir="0" index="2" bw="8" slack="0"/>
<pin id="372" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln129_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln126_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="3" slack="0"/>
<pin id="387" dir="0" index="3" bw="3" slack="0"/>
<pin id="388" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_3/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sub_ln701_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="8" slack="1"/>
<pin id="396" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln701_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln126_4_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="0" index="2" bw="4" slack="0"/>
<pin id="402" dir="0" index="3" bw="4" slack="0"/>
<pin id="403" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln126_4/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln128_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="2" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128_2/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln129_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="2" slack="0"/>
<pin id="416" dir="0" index="1" bw="2" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129_2/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln701_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="1"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln701_2/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="xor_ln128_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_2/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="and_ln129_2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln129_2/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln128_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln129_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="0" index="2" bw="8" slack="0"/>
<pin id="448" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129_2/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln703_2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="28" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln703_2/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln703_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="28" slack="0"/>
<pin id="462" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="0" index="3" bw="4" slack="0"/>
<pin id="469" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln128_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="2" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128_3/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln129_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129_3/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln701_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="1"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln701_3/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln128_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_3/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="and_ln129_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln129_3/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln128_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="8" slack="1"/>
<pin id="506" dir="0" index="2" bw="8" slack="0"/>
<pin id="507" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_3/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln129_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="0" index="2" bw="8" slack="0"/>
<pin id="514" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129_3/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="shl_ln703_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="28" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="0"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln703_3/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln703_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="28" slack="0"/>
<pin id="528" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln703_33_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="28" slack="0"/>
<pin id="532" dir="0" index="1" bw="28" slack="0"/>
<pin id="533" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_33/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln121_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="2"/>
<pin id="539" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="shl_ln_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="28" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="1"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln703_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="28" slack="0"/>
<pin id="550" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="icmp_ln128_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="1"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128_1/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln129_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="1"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129_1/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln128_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln128_1/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="and_ln129_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln129_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln128_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="2"/>
<pin id="577" dir="0" index="2" bw="8" slack="0"/>
<pin id="578" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln129_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="1"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln129_1/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="shl_ln703_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="28" slack="0"/>
<pin id="590" dir="0" index="1" bw="8" slack="0"/>
<pin id="591" dir="0" index="2" bw="1" slack="0"/>
<pin id="592" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln703_1/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sext_ln703_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="28" slack="0"/>
<pin id="598" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln703_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="38" slack="0"/>
<pin id="602" dir="0" index="1" bw="28" slack="0"/>
<pin id="603" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln703_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="29" slack="1"/>
<pin id="608" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="add_ln703_34_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="29" slack="0"/>
<pin id="611" dir="0" index="1" bw="28" slack="0"/>
<pin id="612" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_34/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln703_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="30" slack="0"/>
<pin id="617" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln703_35_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="30" slack="0"/>
<pin id="621" dir="0" index="1" bw="38" slack="0"/>
<pin id="622" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_35/5 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln121_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="3" slack="1"/>
<pin id="627" dir="0" index="1" bw="3" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln121_1/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln1_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="78" slack="0"/>
<pin id="632" dir="0" index="1" bw="38" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="grp_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="78" slack="0"/>
<pin id="639" dir="0" index="1" bw="63" slack="5"/>
<pin id="640" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1148/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="trunc_ln703_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="38" slack="0"/>
<pin id="644" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/87 "/>
</bind>
</comp>

<comp id="647" class="1005" name="sext_ln1148_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="78" slack="5"/>
<pin id="649" dir="1" index="1" bw="78" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="652" class="1005" name="icmp_ln120_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="1"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln120_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln120_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="add_ln120_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln120 "/>
</bind>
</comp>

<comp id="666" class="1005" name="icmp_ln121_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln121 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln124_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="1"/>
<pin id="673" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124 "/>
</bind>
</comp>

<comp id="678" class="1005" name="input_0_0_V_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="3" slack="1"/>
<pin id="680" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_V_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="input_1_0_V_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="3" slack="1"/>
<pin id="685" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="input_2_0_V_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="1"/>
<pin id="690" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_0_V_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="input_3_0_V_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="3" slack="1"/>
<pin id="695" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_0_V_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="select_ln124_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="1"/>
<pin id="700" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln124_1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="packed_weights_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="1"/>
<pin id="706" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="packed_weights_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="input_0_0_V_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="1"/>
<pin id="711" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_0_V_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="input_1_0_V_load_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load "/>
</bind>
</comp>

<comp id="721" class="1005" name="input_2_0_V_load_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="1"/>
<pin id="723" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_0_V_load "/>
</bind>
</comp>

<comp id="727" class="1005" name="input_3_0_V_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="1"/>
<pin id="729" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_0_V_load "/>
</bind>
</comp>

<comp id="733" class="1005" name="output_0_V_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="1"/>
<pin id="735" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="739" class="1005" name="select_ln129_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="8" slack="1"/>
<pin id="741" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln129 "/>
</bind>
</comp>

<comp id="744" class="1005" name="trunc_ln126_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="2" slack="1"/>
<pin id="746" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln126_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="sub_ln701_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="8" slack="1"/>
<pin id="752" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln701_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="add_ln703_33_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="29" slack="1"/>
<pin id="757" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_33 "/>
</bind>
</comp>

<comp id="760" class="1005" name="add_ln121_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="3" slack="1"/>
<pin id="762" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln121 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add_ln703_35_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="38" slack="1"/>
<pin id="768" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_35 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln121_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln121_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="shl_ln1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="78" slack="1"/>
<pin id="778" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="96" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="102" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="194" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="194" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="205" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="217" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="217" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="287"><net_src comp="201" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="282" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="302"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="299" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="288" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="334"><net_src comp="331" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="338"><net_src comp="167" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="335" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="339" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="345" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="339" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="362" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="351" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="368" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="167" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="24" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="167" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="56" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="58" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="412"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="398" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="46" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="408" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="414" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="408" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="24" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="431" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="420" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="437" pin="3"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="60" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="444" pin="3"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="167" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="64" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="478"><net_src comp="464" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="44" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="464" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="474" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="480" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="474" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="24" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="497" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="486" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="503" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="60" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="510" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="62" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="460" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="68" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="44" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="46" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="552" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="48" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="557" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="552" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="24" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="568" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="574" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="593"><net_src comp="60" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="581" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="62" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="599"><net_src comp="588" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="180" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="548" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="613"><net_src comp="606" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="596" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="618"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="600" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="36" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="70" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="72" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="180" pin=4"/></net>

<net id="650"><net_src comp="238" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="655"><net_src comp="242" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="248" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="664"><net_src comp="254" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="669"><net_src comp="260" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="674"><net_src comp="266" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="681"><net_src comp="108" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="686"><net_src comp="121" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="691"><net_src comp="134" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="696"><net_src comp="147" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="701"><net_src comp="282" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="707"><net_src comp="160" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="712"><net_src comp="115" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="718"><net_src comp="128" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="724"><net_src comp="141" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="730"><net_src comp="154" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="736"><net_src comp="173" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="742"><net_src comp="375" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="747"><net_src comp="383" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="753"><net_src comp="393" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="758"><net_src comp="530" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="763"><net_src comp="536" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="769"><net_src comp="619" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="775"><net_src comp="625" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="630" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="637" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {6 87 }
	Port: packed_weights | {}
 - Input state : 
	Port: linear_forward_no_mu : input_0_0_V | {2 3 }
	Port: linear_forward_no_mu : input_1_0_V | {2 3 }
	Port: linear_forward_no_mu : input_2_0_V | {2 3 }
	Port: linear_forward_no_mu : input_3_0_V | {2 3 }
	Port: linear_forward_no_mu : output_0_V | {4 5 }
	Port: linear_forward_no_mu : scales_0_V_read | {1 }
	Port: linear_forward_no_mu : packed_weights | {3 4 }
	Port: linear_forward_no_mu : w_scale_V | {1 }
  - Chain level:
	State 1
		mul_ln1118 : 1
		sext_ln1148 : 2
	State 2
		icmp_ln120 : 1
		add_ln120_1 : 1
		br_ln120 : 2
		add_ln120 : 1
		icmp_ln121 : 1
		select_ln124 : 2
		zext_ln124_1 : 3
		input_0_0_V_addr : 4
		input_0_0_V_load : 5
		input_1_0_V_addr : 4
		input_1_0_V_load : 5
		input_2_0_V_addr : 4
		input_2_0_V_load : 5
		input_3_0_V_addr : 4
		input_3_0_V_load : 5
	State 3
		zext_ln121 : 1
		zext_ln124_2 : 1
		zext_ln124_3 : 1
		sub_ln124 : 2
		add_ln124 : 3
		sext_ln124 : 4
		packed_weights_addr : 5
		packed_weights_load : 6
	State 4
		trunc_ln126 : 1
		icmp_ln128 : 2
		icmp_ln129 : 2
		xor_ln128 : 3
		and_ln129 : 3
		output_0_V_addr : 1
		output_0_V_load : 2
		select_ln128 : 3
		select_ln129 : 3
		trunc_ln126_3 : 1
		trunc_ln126_4 : 1
		icmp_ln128_2 : 2
		icmp_ln129_2 : 2
		xor_ln128_2 : 3
		and_ln129_2 : 3
		select_ln128_2 : 3
		select_ln129_2 : 3
		shl_ln703_2 : 4
		sext_ln703_2 : 5
		trunc_ln : 1
		icmp_ln128_3 : 2
		icmp_ln129_3 : 2
		xor_ln128_3 : 3
		and_ln129_3 : 3
		select_ln128_3 : 3
		select_ln129_3 : 3
		shl_ln703_3 : 4
		sext_ln703_3 : 5
		add_ln703_33 : 6
	State 5
		sext_ln703 : 1
		xor_ln128_1 : 1
		and_ln129_1 : 1
		select_ln128_1 : 1
		select_ln129_1 : 1
		shl_ln703_1 : 2
		sext_ln703_1 : 3
		add_ln703 : 2
		add_ln703_34 : 4
		sext_ln703_5 : 5
		add_ln703_35 : 6
		br_ln121 : 1
	State 6
		sdiv_ln1148 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		empty_86 : 1
		trunc_ln703 : 1
		store_ln134 : 2
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   sdiv   |           grp_fu_637          |    0    |   8651  |   6607  |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln120_1_fu_248      |    0    |    0    |    15   |
|          |        add_ln120_fu_254       |    0    |    0    |    15   |
|          |        add_ln124_fu_320       |    0    |    0    |    9    |
|    add   |      add_ln703_33_fu_530      |    0    |    0    |    35   |
|          |        add_ln121_fu_536       |    0    |    0    |    12   |
|          |        add_ln703_fu_600       |    0    |    0    |    9    |
|          |      add_ln703_34_fu_609      |    0    |    0    |    36   |
|          |      add_ln703_35_fu_619      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln120_fu_242       |    0    |    0    |    11   |
|          |       icmp_ln121_fu_260       |    0    |    0    |    9    |
|          |       icmp_ln128_fu_339       |    0    |    0    |    8    |
|          |       icmp_ln129_fu_345       |    0    |    0    |    8    |
|          |      icmp_ln128_2_fu_408      |    0    |    0    |    8    |
|   icmp   |      icmp_ln129_2_fu_414      |    0    |    0    |    8    |
|          |      icmp_ln128_3_fu_474      |    0    |    0    |    8    |
|          |      icmp_ln129_3_fu_480      |    0    |    0    |    8    |
|          |      icmp_ln128_1_fu_552      |    0    |    0    |    8    |
|          |      icmp_ln129_1_fu_557      |    0    |    0    |    8    |
|          |      icmp_ln121_1_fu_625      |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |      select_ln124_fu_266      |    0    |    0    |    3    |
|          |     select_ln124_1_fu_282     |    0    |    0    |    5    |
|          |      select_ln128_fu_368      |    0    |    0    |    8    |
|          |      select_ln129_fu_375      |    0    |    0    |    8    |
|  select  |     select_ln128_2_fu_437     |    0    |    0    |    8    |
|          |     select_ln129_2_fu_444     |    0    |    0    |    8    |
|          |     select_ln128_3_fu_503     |    0    |    0    |    8    |
|          |     select_ln129_3_fu_510     |    0    |    0    |    8    |
|          |     select_ln128_1_fu_574     |    0    |    0    |    8    |
|          |     select_ln129_1_fu_581     |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        sub_ln124_fu_314       |    0    |    0    |    9    |
|          |        sub_ln701_fu_351       |    0    |    0    |    15   |
|    sub   |       sub_ln701_1_fu_393      |    0    |    0    |    15   |
|          |       sub_ln701_2_fu_420      |    0    |    0    |    15   |
|          |       sub_ln701_3_fu_486      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |       mul_ln1118_fu_232       |    4    |    0    |    27   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln128_fu_356       |    0    |    0    |    2    |
|    xor   |       xor_ln128_2_fu_425      |    0    |    0    |    2    |
|          |       xor_ln128_3_fu_491      |    0    |    0    |    2    |
|          |       xor_ln128_1_fu_562      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln129_fu_362       |    0    |    0    |    2    |
|    and   |       and_ln129_2_fu_431      |    0    |    0    |    2    |
|          |       and_ln129_3_fu_497      |    0    |    0    |    2    |
|          |       and_ln129_1_fu_568      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   read   |   w_scale_V_read_read_fu_96   |    0    |    0    |    0    |
|          | scales_0_V_read_1_read_fu_102 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln119_fu_224       |    0    |    0    |    0    |
|          |      zext_ln124_1_fu_274      |    0    |    0    |    0    |
|   zext   |       zext_ln121_fu_288       |    0    |    0    |    0    |
|          |      zext_ln124_2_fu_299      |    0    |    0    |    0    |
|          |      zext_ln124_3_fu_310      |    0    |    0    |    0    |
|          |       zext_ln124_fu_331       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln1118_fu_228      |    0    |    0    |    0    |
|          |       sext_ln1148_fu_238      |    0    |    0    |    0    |
|          |       sext_ln124_fu_326       |    0    |    0    |    0    |
|          |      sext_ln703_2_fu_460      |    0    |    0    |    0    |
|   sext   |      sext_ln703_3_fu_526      |    0    |    0    |    0    |
|          |       sext_ln703_fu_548       |    0    |    0    |    0    |
|          |      sext_ln703_1_fu_596      |    0    |    0    |    0    |
|          |      sext_ln703_4_fu_606      |    0    |    0    |    0    |
|          |      sext_ln703_5_fu_615      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_51_fu_292         |    0    |    0    |    0    |
|          |         tmp_52_fu_303         |    0    |    0    |    0    |
|          |       shl_ln703_2_fu_452      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln703_3_fu_518      |    0    |    0    |    0    |
|          |         shl_ln_fu_541         |    0    |    0    |    0    |
|          |       shl_ln703_1_fu_588      |    0    |    0    |    0    |
|          |         shl_ln1_fu_630        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln126_fu_335      |    0    |    0    |    0    |
|          |       trunc_ln703_fu_642      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |      trunc_ln126_3_fu_383     |    0    |    0    |    0    |
|partselect|      trunc_ln126_4_fu_398     |    0    |    0    |    0    |
|          |        trunc_ln_fu_464        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    4    |   8651  |   7024  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    add_ln120_1_reg_656    |    8   |
|     add_ln120_reg_661     |    5   |
|     add_ln121_reg_760     |    3   |
|    add_ln703_33_reg_755   |   29   |
|    add_ln703_35_reg_766   |   38   |
|     icmp_ln120_reg_652    |    1   |
|    icmp_ln121_1_reg_772   |    1   |
|     icmp_ln121_reg_666    |    1   |
|   indvar_flatten_reg_190  |    8   |
|  input_0_0_V_addr_reg_678 |    3   |
|  input_0_0_V_load_reg_709 |    8   |
|  input_1_0_V_addr_reg_683 |    3   |
|  input_1_0_V_load_reg_715 |    8   |
|  input_2_0_V_addr_reg_688 |    3   |
|  input_2_0_V_load_reg_721 |    8   |
|  input_3_0_V_addr_reg_693 |    3   |
|  input_3_0_V_load_reg_727 |    8   |
|       j_0_0_reg_201       |    5   |
|       ko_0_0_reg_213      |    3   |
|  output_0_V_addr_reg_733  |    5   |
|packed_weights_addr_reg_704|    8   |
|   select_ln124_1_reg_698  |    5   |
|    select_ln124_reg_671   |    3   |
|    select_ln129_reg_739   |    8   |
|    sext_ln1148_reg_647    |   78   |
|      shl_ln1_reg_776      |   78   |
|    sub_ln701_1_reg_750    |    8   |
|   trunc_ln126_3_reg_744   |    2   |
+---------------------------+--------+
|           Total           |   341  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_115 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_141 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_154 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   5  |   10   ||    9    |
|   j_0_0_reg_201   |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_637    |  p0  |   2  |  78  |   156  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  ||  14.152 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  8651  |  7024  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   72   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   14   |  8992  |  7096  |
+-----------+--------+--------+--------+--------+
