{
  "Top": "module2_coarse_cfo",
  "RtlTop": "module2_coarse_cfo",
  "RtlPrefix": "",
  "RtlSubPrefix": "module2_coarse_cfo_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "data_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "startOffset_in": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "startOffset_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "search_buffer_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "search_buffer_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "coarseFreqOff_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "coarseFreqOff_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "searchBufferLen_out": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "searchBufferLen_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "passthrough_out": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<complex_t, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "passthrough_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "startOffset_fwd_out": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<ap_int<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "startOffset_fwd_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "num_samples": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "num_samples",
          "name": "num_samples",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "module2_coarse_cfo"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1.25",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "module2_coarse_cfo",
    "Version": "1.0",
    "DisplayName": "Module2_coarse_cfo",
    "Revision": "2114465681",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_module2_coarse_cfo_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/module2_coarse_cfo.cpp"],
    "TestBench": [
      "..\/..\/module2_coarse_cfo_tb.cpp",
      "..\/..\/HLS_GENERATION_COMPLETE.txt",
      "..\/..\/HLS_OPTIMIZATION_COMPLETE.txt",
      "..\/..\/module2_coarse_cfo_p10_waiver.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/module2_coarse_cfo_atan_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/module2_coarse_cfo_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mac_muladd_16s_16s_32s_33_4_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mac_mulsub_16s_16s_32s_32_4_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE.vhd",
      "impl\/vhdl\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_A.vhd",
      "impl\/vhdl\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D.vhd",
      "impl\/vhdl\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mul_16s_16s_30_1_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mul_16s_16s_32_1_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mul_28s_32s_54_1_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_mul_32s_28ns_48_1_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo_sdiv_51ns_32s_51_55_seq_1.vhd",
      "impl\/vhdl\/module2_coarse_cfo.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/module2_coarse_cfo_atan_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module2_coarse_cfo_atan_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.dat",
      "impl\/verilog\/module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/module2_coarse_cfo_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/module2_coarse_cfo_mac_muladd_16s_16s_32s_33_4_1.v",
      "impl\/verilog\/module2_coarse_cfo_mac_mulsub_16s_16s_32s_32_4_1.v",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_CFO_ESTIMATE.v",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_A.v",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D.v",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_cos_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.dat",
      "impl\/verilog\/module2_coarse_cfo_module2_coarse_cfo_Pipeline_PHASE_D_m2_sin_lut_ROM_AUTO_1R.v",
      "impl\/verilog\/module2_coarse_cfo_mul_16s_16s_30_1_1.v",
      "impl\/verilog\/module2_coarse_cfo_mul_16s_16s_32_1_1.v",
      "impl\/verilog\/module2_coarse_cfo_mul_28s_32s_54_1_1.v",
      "impl\/verilog\/module2_coarse_cfo_mul_32s_28ns_48_1_1.v",
      "impl\/verilog\/module2_coarse_cfo_sdiv_51ns_32s_51_55_seq_1.v",
      "impl\/verilog\/module2_coarse_cfo.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/module2_coarse_cfo.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "data_in_",
      "portMap": {
        "data_in_dout": "RD_DATA",
        "data_in_empty_n": "EMPTY_N",
        "data_in_read": "RD_EN"
      },
      "ports": [
        "data_in_dout",
        "data_in_empty_n",
        "data_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "startOffset_in": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "startOffset_in_",
      "portMap": {
        "startOffset_in_dout": "RD_DATA",
        "startOffset_in_empty_n": "EMPTY_N",
        "startOffset_in_read": "RD_EN"
      },
      "ports": [
        "startOffset_in_dout",
        "startOffset_in_empty_n",
        "startOffset_in_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "startOffset_in"
        }]
    },
    "search_buffer_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "search_buffer_out_",
      "portMap": {
        "search_buffer_out_din": "WR_DATA",
        "search_buffer_out_full_n": "FULL_N",
        "search_buffer_out_write": "WR_EN"
      },
      "ports": [
        "search_buffer_out_din",
        "search_buffer_out_full_n",
        "search_buffer_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "search_buffer_out"
        }]
    },
    "coarseFreqOff_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "coarseFreqOff_out_",
      "portMap": {
        "coarseFreqOff_out_din": "WR_DATA",
        "coarseFreqOff_out_full_n": "FULL_N",
        "coarseFreqOff_out_write": "WR_EN"
      },
      "ports": [
        "coarseFreqOff_out_din",
        "coarseFreqOff_out_full_n",
        "coarseFreqOff_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "coarseFreqOff_out"
        }]
    },
    "searchBufferLen_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "searchBufferLen_out_",
      "portMap": {
        "searchBufferLen_out_din": "WR_DATA",
        "searchBufferLen_out_full_n": "FULL_N",
        "searchBufferLen_out_write": "WR_EN"
      },
      "ports": [
        "searchBufferLen_out_din",
        "searchBufferLen_out_full_n",
        "searchBufferLen_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "searchBufferLen_out"
        }]
    },
    "passthrough_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "passthrough_out_",
      "portMap": {
        "passthrough_out_din": "WR_DATA",
        "passthrough_out_full_n": "FULL_N",
        "passthrough_out_write": "WR_EN"
      },
      "ports": [
        "passthrough_out_din",
        "passthrough_out_full_n",
        "passthrough_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "passthrough_out"
        }]
    },
    "startOffset_fwd_out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "startOffset_fwd_out_",
      "portMap": {
        "startOffset_fwd_out_din": "WR_DATA",
        "startOffset_fwd_out_full_n": "FULL_N",
        "startOffset_fwd_out_write": "WR_EN"
      },
      "ports": [
        "startOffset_fwd_out_din",
        "startOffset_fwd_out_full_n",
        "startOffset_fwd_out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "startOffset_fwd_out"
        }]
    },
    "num_samples": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"num_samples": "DATA"},
      "ports": ["num_samples"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "num_samples"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in_dout": {
      "dir": "in",
      "width": "32"
    },
    "data_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_in_read": {
      "dir": "out",
      "width": "1"
    },
    "startOffset_in_dout": {
      "dir": "in",
      "width": "16"
    },
    "startOffset_in_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "startOffset_in_read": {
      "dir": "out",
      "width": "1"
    },
    "search_buffer_out_din": {
      "dir": "out",
      "width": "32"
    },
    "search_buffer_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "search_buffer_out_write": {
      "dir": "out",
      "width": "1"
    },
    "coarseFreqOff_out_din": {
      "dir": "out",
      "width": "32"
    },
    "coarseFreqOff_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "coarseFreqOff_out_write": {
      "dir": "out",
      "width": "1"
    },
    "searchBufferLen_out_din": {
      "dir": "out",
      "width": "16"
    },
    "searchBufferLen_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "searchBufferLen_out_write": {
      "dir": "out",
      "width": "1"
    },
    "passthrough_out_din": {
      "dir": "out",
      "width": "32"
    },
    "passthrough_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "passthrough_out_write": {
      "dir": "out",
      "width": "1"
    },
    "startOffset_fwd_out_din": {
      "dir": "out",
      "width": "16"
    },
    "startOffset_fwd_out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "startOffset_fwd_out_write": {
      "dir": "out",
      "width": "1"
    },
    "num_samples": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "module2_coarse_cfo",
      "BindInstances": "icmp_ln113_fu_388_p2 useLen_fu_393_p3 sub_ln114_fu_412_p2 sub_ln114_1_fu_422_p2 select_ln114_fu_432_p3 sub_ln115_fu_443_p2 corrLen_fu_453_p2 add_fu_458_p2 add24_fu_463_p2 icmp_ln119_fu_468_p2 sub_ln119_1_fu_484_p2 empty_fu_493_p2 p_op_fu_498_p2 smax_neg_fu_503_p3 add_ln119_1_fu_511_p2 sub_ln36_fu_542_p2 ax_fu_548_p3 sub_ln37_fu_556_p2 ay_fu_562_p3 or_ln39_fu_570_p2 icmp_ln39_fu_574_p2 swap_fu_580_p2 den_fu_584_p3 select_ln44_fu_590_p3 sdiv_51ns_32s_51_55_seq_1_U40 sub_ln48_fu_624_p2 icmp_ln49_fu_668_p2 add_ln49_fu_674_p2 select_ln49_fu_680_p3 lut_idx_fu_688_p3 icmp_ln50_fu_696_p2 lut_idx_1_fu_701_p3 frac_fu_720_p2 add_ln54_fu_730_p2 sub_ln55_fu_765_p2 mul_28s_32s_54_1_1_U38 angle_fu_800_p2 angle_1_fu_805_p2 angle_2_fu_811_p3 sub_ln58_fu_825_p2 angle_4_fu_841_p3 angle_5_fu_847_p2 angle_6_fu_853_p3 icmp_ln60_fu_870_p2 angle_7_fu_875_p2 angle_8_fu_880_p3 add_ln61_fu_895_p2 select_ln61_fu_901_p3 icmp_ln132_fu_909_p2 signed_angle_1_fu_915_p2 signed_angle_2_fu_921_p3 mul_32s_28ns_48_1_1_U39 sub_ln138_fu_968_p2 sub_ln138_1_fu_991_p2 phase_inc_fu_997_p3 early_buf_re_U early_buf_im_U atan_lut_U",
      "Instances": [
        {
          "ModuleName": "module2_coarse_cfo_Pipeline_PHASE_A",
          "InstanceName": "grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_302",
          "BindInstances": "icmp_ln88_fu_213_p2 add_ln88_fu_219_p2"
        },
        {
          "ModuleName": "module2_coarse_cfo_Pipeline_CFO_ESTIMATE",
          "InstanceName": "grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_320",
          "BindInstances": "icmp_ln119_fu_176_p2 add_ln119_fu_181_p2 add_ln121_fu_191_p2 add_ln122_fu_202_p2 mac_muladd_16s_16s_32s_33_4_1_U11 mul_16s_16s_32_1_1_U9 mac_muladd_16s_16s_32s_33_4_1_U11 mac_muladd_16s_16s_32s_33_4_1_U11 C_re_1_fu_265_p2 mul_16s_16s_32_1_1_U10 mac_mulsub_16s_16s_32s_32_4_1_U12 mac_mulsub_16s_16s_32s_32_4_1_U12 C_im_1_fu_284_p2"
        },
        {
          "ModuleName": "module2_coarse_cfo_Pipeline_PHASE_D",
          "InstanceName": "grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_333",
          "BindInstances": "icmp_ln150_fu_222_p2 icmp_ln155_fu_231_p2 buf_idx_fu_240_p2 icmp_ln159_fu_273_p2 add_ln159_fu_279_p2 select_ln159_fu_285_p3 ref_tmp_i_i_0_fu_293_p3 mul_16s_16s_30_1_1_U23 mul_16s_16s_30_1_1_U24 sub_ln164_fu_383_p2 mul_16s_16s_30_1_1_U25 mul_16s_16s_30_1_1_U26 add_ln165_fu_431_p2 phase_acc_1_fu_307_p2 search_cnt_2_fu_312_p2 n_2_fu_328_p2 m2_cos_lut_U m2_sin_lut_U"
        }
      ]
    },
    "Info": {
      "module2_coarse_cfo_Pipeline_PHASE_A": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo_Pipeline_CFO_ESTIMATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo_Pipeline_PHASE_D": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "module2_coarse_cfo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "module2_coarse_cfo_Pipeline_PHASE_A": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2049",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.954"
        },
        "Loops": [{
            "Name": "PHASE_A",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "163",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo_Pipeline_CFO_ESTIMATE": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "76",
          "LatencyWorst": "148",
          "PipelineIIMin": "1",
          "PipelineIIMax": "144",
          "PipelineII": "1 ~ 144",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.680"
        },
        "Loops": [{
            "Name": "CFO_ESTIMATE",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "146",
            "Latency": "0 ~ 146",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "422",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "344",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo_Pipeline_PHASE_D": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.954"
        },
        "Loops": [{
            "Name": "PHASE_D",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "4",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "298",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "479",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "module2_coarse_cfo": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "BRAM_18K": "7",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "16",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "7",
          "FF": "2289",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "3776",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-04 08:41:04 AEDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2.2"
  }
}
