

================================================================
== Vitis HLS Report for 'write_tmp'
================================================================
* Date:           Sat Jun  8 17:58:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        merge_sort_double
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  10.320 us|  10.320 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22  |write_tmp_Pipeline_VITIS_LOOP_108_1  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30  |write_tmp_Pipeline_VITIS_LOOP_113_2  |      514|      514|  5.140 us|  5.140 us|  514|  514|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      26|    170|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      35|    262|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22  |write_tmp_Pipeline_VITIS_LOOP_108_1  |        0|   0|  13|  85|    0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30  |write_tmp_Pipeline_VITIS_LOOP_113_2  |        0|   0|  13|  85|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+
    |Total                                          |                                     |        0|   0|  26| 170|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  31|          6|    1|          6|
    |ap_done         |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    |tmp_din         |   9|          2|    8|         16|
    |tmp_left_read   |   9|          2|    1|          2|
    |tmp_right_read  |   9|          2|    1|          2|
    |tmp_write       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           |  90|         19|   14|         33|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  5|   0|    5|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22_ap_start_reg  |  1|   0|    1|          0|
    |grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                              |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  9|   0|    9|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_full_n              |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_out                 |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|start_write               |  out|    1|  ap_ctrl_hs|     write_tmp|  return value|
|tmp_right_dout            |   in|    8|     ap_fifo|     tmp_right|       pointer|
|tmp_right_num_data_valid  |   in|    3|     ap_fifo|     tmp_right|       pointer|
|tmp_right_fifo_cap        |   in|    3|     ap_fifo|     tmp_right|       pointer|
|tmp_right_empty_n         |   in|    1|     ap_fifo|     tmp_right|       pointer|
|tmp_right_read            |  out|    1|     ap_fifo|     tmp_right|       pointer|
|tmp_left_dout             |   in|    8|     ap_fifo|      tmp_left|       pointer|
|tmp_left_num_data_valid   |   in|    3|     ap_fifo|      tmp_left|       pointer|
|tmp_left_fifo_cap         |   in|    3|     ap_fifo|      tmp_left|       pointer|
|tmp_left_empty_n          |   in|    1|     ap_fifo|      tmp_left|       pointer|
|tmp_left_read             |  out|    1|     ap_fifo|      tmp_left|       pointer|
|tmp_din                   |  out|    8|     ap_fifo|           tmp|       pointer|
|tmp_num_data_valid        |   in|    3|     ap_fifo|           tmp|       pointer|
|tmp_fifo_cap              |   in|    3|     ap_fifo|           tmp|       pointer|
|tmp_full_n                |   in|    1|     ap_fifo|           tmp|       pointer|
|tmp_write                 |  out|    1|     ap_fifo|           tmp|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @write_tmp_Pipeline_VITIS_LOOP_108_1, i8 %tmp_left, i8 %tmp"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @write_tmp_Pipeline_VITIS_LOOP_108_1, i8 %tmp_left, i8 %tmp"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_32' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @write_tmp_Pipeline_VITIS_LOOP_113_2, i8 %tmp_right, i8 %tmp"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tmp, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tmp_right, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tmp_left, void @empty_10, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln0 = call void @write_tmp_Pipeline_VITIS_LOOP_113_2, i8 %tmp_right, i8 %tmp"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [/home/claxl/Documents/Double/merge_sort_double/merge_sort.cpp:119]   --->   Operation 16 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_right]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_left]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (wait         ) [ 000000]
call_ln0          (call         ) [ 000000]
empty_32          (wait         ) [ 000000]
empty_33          (wait         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
call_ln0          (call         ) [ 000000]
ret_ln119         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_right">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_right"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_left">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_left"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_tmp_Pipeline_VITIS_LOOP_108_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_tmp_Pipeline_VITIS_LOOP_113_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="0" slack="0"/>
<pin id="24" dir="0" index="1" bw="8" slack="0"/>
<pin id="25" dir="0" index="2" bw="8" slack="0"/>
<pin id="26" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="0" slack="0"/>
<pin id="32" dir="0" index="1" bw="8" slack="0"/>
<pin id="33" dir="0" index="2" bw="8" slack="0"/>
<pin id="34" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="28"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="22" pin=2"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="0" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="30" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {1 2 4 5 }
 - Input state : 
	Port: write_tmp : tmp_right | {4 5 }
	Port: write_tmp : tmp_left | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|
| Operation|                Functional Unit                |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|
|   call   | grp_write_tmp_Pipeline_VITIS_LOOP_108_1_fu_22 |    10   |    26   |
|          | grp_write_tmp_Pipeline_VITIS_LOOP_113_2_fu_30 |    10   |    26   |
|----------|-----------------------------------------------|---------|---------|
|   Total  |                                               |    20   |    52   |
|----------|-----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   20   |   52   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   52   |
+-----------+--------+--------+
