#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Sep  1 13:14:21 2023
# Process ID: 3011
# Current directory: /home/vs/funtion/verilog/ELD_LAB
# Command line: vivado
# Log file: /home/vs/funtion/verilog/ELD_LAB/vivado.log
# Journal file: /home/vs/funtion/verilog/ELD_LAB/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'vio_0' generated file not found '/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vio_0' generated file not found '/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vio_0' generated file not found '/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vio_0' generated file not found '/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vio_0' generated file not found '/home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.srcs/sources_1/ip/vio_0/vio_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 6589.074 ; gain = 226.020 ; free physical = 3567 ; free virtual = 9635
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Sep  1 13:15:34 2023] Launched vio_0_synth_1, synth_1...
Run output will be captured here:
vio_0_synth_1: /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.runs/vio_0_synth_1/runme.log
synth_1: /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.runs/synth_1/runme.log
[Fri Sep  1 13:15:34 2023] Launched impl_1...
Run output will be captured here: /home/vs/funtion/verilog/ELD_LAB/HW_2-hardwere_add-subtract/HW_2-hardwere_add-subtract.runs/impl_1/runme.log
reset_run synth_1
reset_run vio_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Attempt to kill process failed

exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep  1 17:44:01 2023...
