#ifndef __MSM_DRM_IRIS_H__
#define __MSM_DRM_IRIS_H__

#if defined(CONFIG_PXLW_IRIS) || defined(PXLW_IRIS5) || defined(CONFIG_PXLW_SOFT_IRIS) || defined(PXLW_SOFT_IRIS_ONLY)
#define DRM_MSM_IRIS_OPERATE_CONF	   0x52
#define DRM_MSM_IRIS_OPERATE_TOOL	   0x53

enum iris_oprt_type {
	IRIS_OPRT_TOOL_DSI,
	IRIS_OPRT_CONFIGURE,
	IRIS_OPRT_CONFIGURE_NEW,
	IRIS_OPRT_CONFIGURE_NEW_GET,
	IRIS_OPRT_MAX_TYPE,
};

struct msmfb_mipi_dsi_cmd {
	__u8 dtype;
	__u8 vc;
#define MSMFB_MIPI_DSI_COMMAND_LAST 1
#define MSMFB_MIPI_DSI_COMMAND_ACK	2
#define MSMFB_MIPI_DSI_COMMAND_HS	4
#define MSMFB_MIPI_DSI_COMMAND_BLLP 8
#define MSMFB_MIPI_DSI_COMMAND_DEBUG 16
#define MSMFB_MIPI_DSI_COMMAND_TO_PANEL 32
#define MSMFB_MIPI_DSI_COMMAND_T 64

	__u32 iris_ocp_type;
	__u32 iris_ocp_addr;
	__u32 iris_ocp_value;
	__u32 iris_ocp_size;

	__u16 flags;
	__u16 length;
	__u8 *payload;
	__u8 response[16];
};

struct msm_iris_operate_value {
	unsigned int type;
	unsigned int count;
	void *values;
};

struct msmfb_iris_ambient_info {
	uint32_t ambient_lux;
	uint32_t ambient_bl_ratio;
	void *lut_lut2_payload;
};

struct msmfb_iris_maxcll_info {
	uint32_t mMAXCLL;
	void *lut_luty_payload;
	void *lut_lutuv_payload;
};



#define DRM_IOCTL_MSM_IRIS_OPERATE_CONF 	DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_IRIS_OPERATE_CONF, struct msm_iris_operate_value)
#define DRM_IOCTL_MSM_IRIS_OPERATE_TOOL 	DRM_IOW (DRM_COMMAND_BASE + DRM_MSM_IRIS_OPERATE_TOOL, struct msm_iris_operate_value)
#endif // CONFIG_PXLW_IRIS5 || PXLW_IRIS5
#endif /* __MSM_DRM_IRIS_H__ */
