
---------- Begin Simulation Statistics ----------
final_tick                                95063789500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695480                       # Number of bytes of host memory used
host_op_rate                                   357843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   280.00                       # Real time elapsed on the host
host_tick_rate                              339512356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.095064                       # Number of seconds simulated
sim_ticks                                 95063789500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.707860                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093547                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099681                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725295                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              501                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4475018                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65327                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.901276                       # CPI: cycles per instruction
system.cpu.discardedOps                        190457                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42606856                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43399475                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10999352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56792453                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.525963                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        190127579                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       133335126                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       365168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        764154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          266                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       794303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13751                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1593812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13757                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       243075                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122084                       # Transaction distribution
system.membus.trans_dist::ReadExReq            249481                       # Transaction distribution
system.membus.trans_dist::ReadExResp           249481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149514                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1163149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1163149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20546240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20546240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            398995                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  398995    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              398995                       # Request fanout histogram
system.membus.respLayer1.occupancy         1350912750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1347369500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            462063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       895279                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          272622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           337445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          337444                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1111                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       460952                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2391099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2393321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46419168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46454720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          373599                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7778432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1173109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011960                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108751                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1159085     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14018      1.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1173109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1123007500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         798398497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1111000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               400487                       # number of demand (read+write) hits
system.l2.demand_hits::total                   400510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  23                       # number of overall hits
system.l2.overall_hits::.cpu.data              400487                       # number of overall hits
system.l2.overall_hits::total                  400510                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1088                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             397910                       # number of demand (read+write) misses
system.l2.demand_misses::total                 398998                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1088                       # number of overall misses
system.l2.overall_misses::.cpu.data            397910                       # number of overall misses
system.l2.overall_misses::total                398998                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     84562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33119407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33203969000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33119407000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33203969000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           798397                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               799508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          798397                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              799508                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.498386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499054                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.498386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499054                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77722.426471                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83233.412078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83218.384553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77722.426471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83233.412078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83218.384553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              243076                       # number of writebacks
system.l2.writebacks::total                    243076                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        397907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            398995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       397907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           398995                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     73682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  29140140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29213822000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     73682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  29140140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29213822000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.498382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.498382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67722.426471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73233.544522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73218.516523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67722.426471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73233.544522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73218.516523                       # average overall mshr miss latency
system.l2.replacements                         373599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       652203                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           652203                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       652203                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       652203                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5318                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             87964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87964                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          249481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              249481                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21205405500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21205405500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        337445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            337445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.739323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.739323                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84998.078010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84998.078010                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       249481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         249481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18710595500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18710595500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.739323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.739323                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74998.078010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74998.078010                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 23                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1111                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77722.426471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77722.426471                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1088                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     73682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     73682000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67722.426471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67722.426471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        312523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            312523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       148429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          148429                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11914001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11914001500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       460952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        460952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.322005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.322005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80267.343309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80267.343309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       148426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       148426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  10429544500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10429544500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.321999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.321999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70267.638419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70267.638419                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31912.944137                       # Cycle average of tags in use
system.l2.tags.total_refs                     1588225                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    406369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.908332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     464.466829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.691961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31363.785347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3097                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8381                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3593461                       # Number of tag accesses
system.l2.tags.data_accesses                  3593461                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12733024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12767840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7778400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7778400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          397907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              398995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       243075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             243075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            366238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133941894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             134308132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       366238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           366238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       81822953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             81822953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       81822953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           366238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133941894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            216131085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    191875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    397802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005947278750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11386                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11386                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1051577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             180675                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      398995                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     243075                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398995                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   243075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    105                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 51200                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12273                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5289091250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1994450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12768278750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13259.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32009.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   261439                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   99147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                398995                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               243075                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  324829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   73894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       230153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.269994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.755688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.546991                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       166482     72.34%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30538     13.27%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5764      2.50%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2227      0.97%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9671      4.20%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          924      0.40%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          836      0.36%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1629      0.71%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12082      5.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       230153                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11386                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.033199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.533507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.748816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9294     81.63%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1924     16.90%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           48      0.42%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           30      0.26%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.04%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.04%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           60      0.53%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11386                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11386                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.850255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.816797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.075037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6825     59.94%     59.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      1.25%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3746     32.90%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              650      5.71%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11386                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25528960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12278848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12767840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7778400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       268.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    134.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     81.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   95063705000                       # Total gap between requests
system.mem_ctrls.avgGap                     148058.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12729664                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6139424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 366238.293077933777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133906549.138775929809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64582150.914570897818                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       397907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       243075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29163250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12739115500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2273499077750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26804.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32015.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9353076.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            815116680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            433237200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1415390760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          497586060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7504139760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28683638040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12349852800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        51698961300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.834425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31780724750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3174340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60108724750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            828232860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            440193435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1432683840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          503907480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7504139760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29566701420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11606220480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        51882079275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        545.760689                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  29848616750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3174340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62040832750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13345206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13345206                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13345206                       # number of overall hits
system.cpu.icache.overall_hits::total        13345206                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1111                       # number of overall misses
system.cpu.icache.overall_misses::total          1111                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     87604500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87604500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     87604500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87604500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13346317                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13346317                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13346317                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13346317                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78851.935194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78851.935194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78851.935194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78851.935194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1111                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1111                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1111                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86493500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86493500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86493500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77851.935194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77851.935194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77851.935194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77851.935194                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13345206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13345206                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1111                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     87604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87604500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13346317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13346317                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78851.935194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78851.935194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86493500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77851.935194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77851.935194                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           847.763107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13346317                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1111                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12012.886589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   847.763107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.051743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.051743                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.067810                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26693745                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26693745                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51188526                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51188526                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51188942                       # number of overall hits
system.cpu.dcache.overall_hits::total        51188942                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       915280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         915280                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       923280                       # number of overall misses
system.cpu.dcache.overall_misses::total        923280                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  44592701000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44592701000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44592701000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44592701000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52103806                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52103806                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52112222                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52112222                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017566                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017566                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017717                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017717                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48720.283411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48720.283411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48298.133827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48298.133827                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6061                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                90                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.344444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       652203                       # number of writebacks
system.cpu.dcache.writebacks::total            652203                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       790398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       790398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       798398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       798398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37930405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37930405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38561039998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38561039998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015170                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015170                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015321                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015321                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47988.994152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47988.994152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48298.016776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48298.016776                       # average overall mshr miss latency
system.cpu.dcache.replacements                 794302                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40696542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40696542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       457146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        457146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16062994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16062994000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41153688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41153688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35137.557804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35137.557804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       452981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       452981                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15280797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15280797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33733.858595                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33733.858595                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10491984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10491984                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       458134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       458134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  28529707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  28529707000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041838                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62273.716860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62273.716860                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       120717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       120717                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       337417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       337417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22649608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22649608000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030814                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67126.457766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67126.457766                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           416                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8000                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950570                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8000                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    630634998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    630634998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78829.374750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78829.374750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        72500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        71500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4026.723510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51987415                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            798398                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.114661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4026.723510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983087                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          814                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52910696                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52910696                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95063789500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
