`timescale 1ns/1ps

module tb_top();

parameter CLK_PERIOD = 1ns;
bit clk;
bit rstn;

initial begin
    clk=0;
    forever begin
        #(CLK_PERIOD/2) clk = ~clk;
    end
end

initial begin
    rstn = 0;
    #500ns rstn=1;
end

{signal_dec}

{top_inst}

{sb_inst}

`include "tc_dut.sv"

initial begin

    tc_dut();

    # 100ns;
    $display("Simulation is done.");
    $finish;
end

initial begin
    $fsdbDumpfile("tb_top.fsdb");
    $fsdbDumpvars(0,tb_top);
    $fsdbDumpMDA(0,tb_top);
end

endmodule