\hypertarget{arm__cm4_8h}{}\section{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/arm\+\_\+cm4.h File Reference}
\label{arm__cm4_8h}\index{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/arm\+\_\+cm4.\+h@{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/arm\+\_\+cm4.\+h}}
{\ttfamily \#include \char`\"{}common.\+h\char`\"{}}\\*
{\ttfamily \#include $<$stdint.\+h$>$}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{arm__cm4_8h_a326ca030e67c4c328ae4990cfa6f0868}{A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS}~4
\item 
\#define \hyperlink{arm__cm4_8h_a0351077bba47b36e8ada5bfa7ae27872}{Enable\+Interrupts}~asm(\char`\"{} C\+P\+S\+IE \hyperlink{pmc_8c_acb559820d9ca11295b4500f179ef6392}{i}\char`\"{});
\item 
\#define \hyperlink{arm__cm4_8h_aa55388751c7ed809215f7d803282345f}{Disable\+Interrupts}~asm(\char`\"{} C\+P\+S\+ID \hyperlink{pmc_8c_acb559820d9ca11295b4500f179ef6392}{i}\char`\"{});
\item 
\#define \hyperlink{arm__cm4_8h_aa93f0eb578d23995850d61f7d61c55c1}{F\+A\+L\+SE}~(0)
\item 
\#define \hyperlink{arm__cm4_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{T\+R\+UE}~(1)
\item 
\#define \hyperlink{arm__cm4_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{N\+U\+LL}~(0)
\item 
\#define \hyperlink{arm__cm4_8h_ad76d1750a6cdeebd506bfcd6752554d2}{ON}~(1)
\item 
\#define \hyperlink{arm__cm4_8h_a29e413f6725b2ba32d165ffaa35b01e5}{O\+FF}~(0)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned char \hyperlink{arm__cm4_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8}
\item 
typedef unsigned short int \hyperlink{arm__cm4_8h_a2e00abb078d312d1d8c4fbcd6be343d8}{uint16}
\item 
typedef unsigned long int \hyperlink{arm__cm4_8h_a9560e25c315bae45d1ed4e2ce49ce55a}{uint32}
\item 
typedef char \hyperlink{arm__cm4_8h_ae47c588f3ab8c61121c1c7ab7edc47cd}{int8}
\item 
typedef short int \hyperlink{arm__cm4_8h_adf957e9fa8c95c188ffacb8197aa8725}{int16}
\item 
typedef int \hyperlink{arm__cm4_8h_a56f1a81c92849566ae864511088eb7e8}{int32}
\item 
typedef volatile \hyperlink{arm__cm4_8h_ae47c588f3ab8c61121c1c7ab7edc47cd}{int8} \hyperlink{arm__cm4_8h_a86481a6d93b553c50d604c7309f5ef66}{vint8}
\item 
typedef volatile \hyperlink{arm__cm4_8h_adf957e9fa8c95c188ffacb8197aa8725}{int16} \hyperlink{arm__cm4_8h_af210709d21a1c5b93e6313ae2e3132a5}{vint16}
\item 
typedef volatile \hyperlink{arm__cm4_8h_a56f1a81c92849566ae864511088eb7e8}{int32} \hyperlink{arm__cm4_8h_adf83762eea0b8a8c073aacab58cbcf9c}{vint32}
\item 
typedef volatile \hyperlink{arm__cm4_8h_adde6aaee8457bee49c2a92621fe22b79}{uint8} \hyperlink{arm__cm4_8h_aa535537fa6c83a394c5f89640c423617}{vuint8}
\item 
typedef volatile \hyperlink{arm__cm4_8h_a2e00abb078d312d1d8c4fbcd6be343d8}{uint16} \hyperlink{arm__cm4_8h_a8170fa7d9071cf27ef5f9bd8baa60bcc}{vuint16}
\item 
typedef volatile \hyperlink{arm__cm4_8h_a9560e25c315bae45d1ed4e2ce49ce55a}{uint32} \hyperlink{arm__cm4_8h_a922617de9890c61faf2354b09832141e}{vuint32}
\item 
typedef \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{arm__cm4_8h_a0ecf26b576b9a54eca656b9be7ba6a06}{bool}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_aacf6bf8e121fea8b0a92d7197b73fe27}{stop} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_a82d2d74cac6ae7b30bbdc2b303adec95}{wait} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_a3645fd1ba587f13dd8ce5c6090cc550a}{write\+\_\+vtor} (int)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_ab906a4e76c24329ce88fa518f1ce44d1}{enable\+\_\+irq} (int)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_a7407b1b51f8e49ab7e566875f68f43c0}{disable\+\_\+irq} (int)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_adc98ae6d581320bf0438474903768263}{set\+\_\+irq\+\_\+priority} (int, int)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{arm__cm4_8h_aaf2300c2f5ade9f21a178c52f30e6571}{signal\+\_\+irq} (int irq)
\item 
int \hyperlink{arm__cm4_8h_a840291bc02cba5474a4cb46a9b9566fe}{main} (\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void})
\begin{DoxyCompactList}\small\item\em This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS@{A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS}}
\index{A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS@{A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS}{ARM_INTERRUPT_LEVEL_BITS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define A\+R\+M\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+L\+E\+V\+E\+L\+\_\+\+B\+I\+TS~4}\hypertarget{arm__cm4_8h_a326ca030e67c4c328ae4990cfa6f0868}{}\label{arm__cm4_8h_a326ca030e67c4c328ae4990cfa6f0868}


Definition at line 15 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!Disable\+Interrupts@{Disable\+Interrupts}}
\index{Disable\+Interrupts@{Disable\+Interrupts}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{Disable\+Interrupts}{DisableInterrupts}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Disable\+Interrupts~asm(\char`\"{} C\+P\+S\+ID {\bf i}\char`\"{});}\hypertarget{arm__cm4_8h_aa55388751c7ed809215f7d803282345f}{}\label{arm__cm4_8h_aa55388751c7ed809215f7d803282345f}


Definition at line 31 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!Enable\+Interrupts@{Enable\+Interrupts}}
\index{Enable\+Interrupts@{Enable\+Interrupts}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{Enable\+Interrupts}{EnableInterrupts}}]{\setlength{\rightskip}{0pt plus 5cm}\#define Enable\+Interrupts~asm(\char`\"{} C\+P\+S\+IE {\bf i}\char`\"{});}\hypertarget{arm__cm4_8h_a0351077bba47b36e8ada5bfa7ae27872}{}\label{arm__cm4_8h_a0351077bba47b36e8ada5bfa7ae27872}
$<$ Macro to enable all interrupts. Macro to disable all interrupts. 

Definition at line 28 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!F\+A\+L\+SE@{F\+A\+L\+SE}}
\index{F\+A\+L\+SE@{F\+A\+L\+SE}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{F\+A\+L\+SE}{FALSE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+A\+L\+SE~(0)}\hypertarget{arm__cm4_8h_aa93f0eb578d23995850d61f7d61c55c1}{}\label{arm__cm4_8h_aa93f0eb578d23995850d61f7d61c55c1}


Definition at line 41 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!N\+U\+LL@{N\+U\+LL}}
\index{N\+U\+LL@{N\+U\+LL}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{N\+U\+LL}{NULL}}]{\setlength{\rightskip}{0pt plus 5cm}\#define N\+U\+LL~(0)}\hypertarget{arm__cm4_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}{}\label{arm__cm4_8h_a070d2ce7b6bb7e5c05602aa8c308d0c4}


Definition at line 51 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!O\+FF@{O\+FF}}
\index{O\+FF@{O\+FF}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{O\+FF}{OFF}}]{\setlength{\rightskip}{0pt plus 5cm}\#define O\+FF~(0)}\hypertarget{arm__cm4_8h_a29e413f6725b2ba32d165ffaa35b01e5}{}\label{arm__cm4_8h_a29e413f6725b2ba32d165ffaa35b01e5}


Definition at line 61 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!ON@{ON}}
\index{ON@{ON}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{ON}{ON}}]{\setlength{\rightskip}{0pt plus 5cm}\#define ON~(1)}\hypertarget{arm__cm4_8h_ad76d1750a6cdeebd506bfcd6752554d2}{}\label{arm__cm4_8h_ad76d1750a6cdeebd506bfcd6752554d2}


Definition at line 56 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!T\+R\+UE@{T\+R\+UE}}
\index{T\+R\+UE@{T\+R\+UE}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{T\+R\+UE}{TRUE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+R\+UE~(1)}\hypertarget{arm__cm4_8h_aa8cecfc5c5c054d2875c03e77b7be15d}{}\label{arm__cm4_8h_aa8cecfc5c5c054d2875c03e77b7be15d}


Definition at line 46 of file arm\+\_\+cm4.\+h.



\subsection{Typedef Documentation}
\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!bool@{bool}}
\index{bool@{bool}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{bool}{bool}}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf uint8\+\_\+t} {\bf bool}}\hypertarget{arm__cm4_8h_a0ecf26b576b9a54eca656b9be7ba6a06}{}\label{arm__cm4_8h_a0ecf26b576b9a54eca656b9be7ba6a06}


Definition at line 83 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!int16@{int16}}
\index{int16@{int16}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{int16}{int16}}]{\setlength{\rightskip}{0pt plus 5cm}typedef short int {\bf int16}}\hypertarget{arm__cm4_8h_adf957e9fa8c95c188ffacb8197aa8725}{}\label{arm__cm4_8h_adf957e9fa8c95c188ffacb8197aa8725}


Definition at line 72 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!int32@{int32}}
\index{int32@{int32}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{int32}{int32}}]{\setlength{\rightskip}{0pt plus 5cm}typedef int {\bf int32}}\hypertarget{arm__cm4_8h_a56f1a81c92849566ae864511088eb7e8}{}\label{arm__cm4_8h_a56f1a81c92849566ae864511088eb7e8}


Definition at line 73 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!int8@{int8}}
\index{int8@{int8}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{int8}{int8}}]{\setlength{\rightskip}{0pt plus 5cm}typedef char {\bf int8}}\hypertarget{arm__cm4_8h_ae47c588f3ab8c61121c1c7ab7edc47cd}{}\label{arm__cm4_8h_ae47c588f3ab8c61121c1c7ab7edc47cd}


Definition at line 71 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!uint16@{uint16}}
\index{uint16@{uint16}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{uint16}{uint16}}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned short int {\bf uint16}}\hypertarget{arm__cm4_8h_a2e00abb078d312d1d8c4fbcd6be343d8}{}\label{arm__cm4_8h_a2e00abb078d312d1d8c4fbcd6be343d8}


Definition at line 68 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!uint32@{uint32}}
\index{uint32@{uint32}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{uint32}{uint32}}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long int {\bf uint32}}\hypertarget{arm__cm4_8h_a9560e25c315bae45d1ed4e2ce49ce55a}{}\label{arm__cm4_8h_a9560e25c315bae45d1ed4e2ce49ce55a}


Definition at line 69 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!uint8@{uint8}}
\index{uint8@{uint8}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{uint8}{uint8}}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned char {\bf uint8}}\hypertarget{arm__cm4_8h_adde6aaee8457bee49c2a92621fe22b79}{}\label{arm__cm4_8h_adde6aaee8457bee49c2a92621fe22b79}


Definition at line 67 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vint16@{vint16}}
\index{vint16@{vint16}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vint16}{vint16}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf int16} {\bf vint16}}\hypertarget{arm__cm4_8h_af210709d21a1c5b93e6313ae2e3132a5}{}\label{arm__cm4_8h_af210709d21a1c5b93e6313ae2e3132a5}


Definition at line 76 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vint32@{vint32}}
\index{vint32@{vint32}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vint32}{vint32}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf int32} {\bf vint32}}\hypertarget{arm__cm4_8h_adf83762eea0b8a8c073aacab58cbcf9c}{}\label{arm__cm4_8h_adf83762eea0b8a8c073aacab58cbcf9c}


Definition at line 77 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vint8@{vint8}}
\index{vint8@{vint8}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vint8}{vint8}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf int8} {\bf vint8}}\hypertarget{arm__cm4_8h_a86481a6d93b553c50d604c7309f5ef66}{}\label{arm__cm4_8h_a86481a6d93b553c50d604c7309f5ef66}


Definition at line 75 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vuint16@{vuint16}}
\index{vuint16@{vuint16}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vuint16}{vuint16}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf uint16} {\bf vuint16}}\hypertarget{arm__cm4_8h_a8170fa7d9071cf27ef5f9bd8baa60bcc}{}\label{arm__cm4_8h_a8170fa7d9071cf27ef5f9bd8baa60bcc}


Definition at line 80 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vuint32@{vuint32}}
\index{vuint32@{vuint32}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vuint32}{vuint32}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf uint32} {\bf vuint32}}\hypertarget{arm__cm4_8h_a922617de9890c61faf2354b09832141e}{}\label{arm__cm4_8h_a922617de9890c61faf2354b09832141e}


Definition at line 81 of file arm\+\_\+cm4.\+h.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!vuint8@{vuint8}}
\index{vuint8@{vuint8}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{vuint8}{vuint8}}]{\setlength{\rightskip}{0pt plus 5cm}typedef volatile {\bf uint8} {\bf vuint8}}\hypertarget{arm__cm4_8h_aa535537fa6c83a394c5f89640c423617}{}\label{arm__cm4_8h_aa535537fa6c83a394c5f89640c423617}


Definition at line 79 of file arm\+\_\+cm4.\+h.



\subsection{Function Documentation}
\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!disable\+\_\+irq@{disable\+\_\+irq}}
\index{disable\+\_\+irq@{disable\+\_\+irq}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{disable\+\_\+irq(int)}{disable_irq(int)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} disable\+\_\+irq (
\begin{DoxyParamCaption}
\item[{int}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_a7407b1b51f8e49ab7e566875f68f43c0}{}\label{arm__cm4_8h_a7407b1b51f8e49ab7e566875f68f43c0}


Definition at line 118 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!enable\+\_\+irq@{enable\+\_\+irq}}
\index{enable\+\_\+irq@{enable\+\_\+irq}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{enable\+\_\+irq(int)}{enable_irq(int)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} enable\+\_\+irq (
\begin{DoxyParamCaption}
\item[{int}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_ab906a4e76c24329ce88fa518f1ce44d1}{}\label{arm__cm4_8h_ab906a4e76c24329ce88fa518f1ce44d1}


Definition at line 77 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!main@{main}}
\index{main@{main}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{main(void)}{main(void)}}]{\setlength{\rightskip}{0pt plus 5cm}int main (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_a840291bc02cba5474a4cb46a9b9566fe}{}\label{arm__cm4_8h_a840291bc02cba5474a4cb46a9b9566fe}


This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board. 

\begin{DoxyNote}{Note}
The term \char`\"{}crystal\char`\"{} is usually written \char`\"{}\+X\+T\+A\+L\char`\"{} by embedded geeks.
\end{DoxyNote}
Download the program to a G\+I\+NA board, run it, you should see the 4 L\+E\+Ds blinking in sequence with a 500ms period.

The digital outputs are\+:
\begin{DoxyItemize}
\item P2.\+0\+: red L\+ED
\item P2.\+1\+: green L\+ED
\item P2.\+2\+: blue L\+ED
\item P2.\+3\+: red L\+ED
\end{DoxyItemize}

The \char`\"{}inputs\char`\"{} are\+:
\begin{DoxyItemize}
\item X\+IN, X\+O\+UT\+: 32768\+Hz crystal oscillator
\end{DoxyItemize}

The debug pins are\+:
\begin{DoxyItemize}
\item P5.\+6 output the A\+C\+LK (should be 32768\+Hz)
\item P1.\+1 toggles when interrupt T\+I\+M\+E\+R\+A0\+\_\+\+V\+E\+C\+T\+OR fires
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

The digital U\+A\+RT interface is\+:
\begin{DoxyItemize}
\item P3.\+7\+: A1\+\_\+\+S\+O\+M\+I\+\_\+\+RX
\item P3.\+8\+: A1\+\_\+\+S\+O\+M\+I\+\_\+\+TX
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

Download the program to a TelosB board, run it, and when you press the U\+S\+ER button, the red L\+ED with toggle. Note that the R\+E\+S\+ET button is non programmable, and always resets the M\+S\+P430.

\begin{DoxyNote}{Note}
To \char`\"{}toggle\char`\"{} a pin means that, when it\textquotesingle{}s off, it turns on, and when it\textquotesingle{}s on, it turns off.
\end{DoxyNote}
The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: red L\+ED
\end{DoxyItemize}

The digital inputs are\+:
\begin{DoxyItemize}
\item P2.\+7\+: button
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

$<$T\+O\+DO, what to buy$>$

$<$T\+O\+DO, how to connect the TelosB to the buzzer$>$

$<$T\+O\+DO, how to build the binary$>$

$<$T\+O\+DO, what to expect when it runs$>$

\begin{DoxyAuthor}{Author}
$<$T\+O\+DO, name$>$ $<$T\+O\+DO, e-\/mail$>$, $<$\+T\+O\+D\+O date$>$=\char`\"{}\char`\"{}$>$
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

Download the program to a TelosB board, run it. It will output its clocks on the pins below. Note that these pins are connected to the L\+E\+Ds, so they will blink (so fast they will appear simply on to your slow eyes). Use a scope probe to see the clock signals and measure their frequency.

The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: M\+C\+LK (red L\+ED or pad 48 on the back)
\item P5.\+5\+: S\+M\+C\+LK (green L\+ED or pad 49 on the back)
\item P5.\+6\+: A\+C\+LK (blue L\+ED)
\end{DoxyItemize}

We measure an D\+CO frequency of 4.\+8\+M\+Hz. Very low, indeed.

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

The digital S\+PI interface consists of\+:


\begin{DoxyItemize}
\item P3.\+2/\+S\+O\+M\+I0\+: \char`\"{}slave-\/out-\/master-\/in\char`\"{}, i.\+e. C\+C2420-\/$>$M\+S\+P430
\item P3.\+3/\+S\+CL\+: clock line
\item P4.\+2\+: chip-\/select (active-\/low) Extra lines\+:
\item P1.\+7\+: \char`\"{}slave-\/it-\/master-\/out\char`\"{}, i.\+e. M\+S\+P430-\/$>$C\+C2420
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyNote}{Note}
The term \char`\"{}crystal\char`\"{} is usually written \char`\"{}\+X\+T\+A\+L\char`\"{} by embedded geeks.
\end{DoxyNote}
Download the program to a TelosB board, run it, you should see the 3 L\+E\+Ds blinking in sequence with a 500ms period.

The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: red L\+ED
\item P5.\+5\+: green L\+ED
\item P5.\+6\+: blue L\+ED
\end{DoxyItemize}

The \char`\"{}inputs\char`\"{} are\+:
\begin{DoxyItemize}
\item X\+IN, X\+O\+UT\+: 32768\+Hz crystal oscillator
\end{DoxyItemize}

The debug pins are\+:
\begin{DoxyItemize}
\item P6.\+6 toggles when interrupt T\+I\+M\+E\+R\+A0\+\_\+\+V\+E\+C\+T\+OR fires
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyNote}{Note}
The term \char`\"{}micro-\/controller\char`\"{} is usually written \char`\"{}u\+C\char`\"{} by embedded geeks.
\end{DoxyNote}
Download the program to a TelosB board, run it, you should see the red, then the green, then the blue L\+E\+Ds go on (all within less than a second). This is the sequence of events\+:
\begin{DoxyItemize}
\item enable and reset the radio ==$>$ red L\+ED on
\item configure S\+PI registers on M\+S\+P430
\item send a S\+N\+OP strobe to radio ==$>$ green L\+ED on
\item receive status byte from radio ==$>$ blue L\+ED on
\item go to sleep
\end{DoxyItemize}

The digital S\+PI interface consists of\+:
\begin{DoxyItemize}
\item P3.\+1/\+S\+I\+M\+O0\+: \char`\"{}slave-\/it-\/master-\/out\char`\"{}, i.\+e. M\+S\+P430-\/$>$C\+C2420
\item P3.\+2/\+S\+O\+M\+I0\+: \char`\"{}slave-\/out-\/master-\/in\char`\"{}, i.\+e. C\+C2420-\/$>$M\+S\+P430
\item P3.\+3/\+S\+CL\+: clock line
\item P4.\+2\+: chip-\/select (active-\/low) Extra lines\+:
\item P4.\+5\+: radio V\+R\+EG (active-\/high)
\item P4.\+6\+: radio reset line (active-\/low)
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

The M\+S\+P430 chip speaks 2-\/wire U\+A\+RT, i.\+e. one two pins are used\+: one for sending bytes (U\+A\+R\+T1\+TX), one for receiving bytes (U\+A\+R\+T1\+RX). These pins are connected to an F\+T\+DI \char`\"{}\+U\+A\+R\+T-\/to-\/\+U\+S\+B\char`\"{} converted chip. When you plug the TelosB into your computer, the F\+T\+DI driver install a virtual C\+OM port. That is, when you read/write to that port, the bytes end up on the U\+A\+R\+T1\+R\+X/\+U\+A\+R\+T1\+TX pins.

Connect your TelosB board to your computer, download this application to your TelosB board and run it. On your computer, open a Pu\+T\+TY client on the virtual C\+OM port of your board, and type characters into it.

Each time you type a character, you should see\+:
\begin{DoxyItemize}
\item the small green L\+ED (RX) blinks. It\textquotesingle{}s mounted on the RX line, so \char`\"{}shows\char`\"{} you when a byte passes.
\item the character prints on your terminal, as it is sent back on the TX line.
\item the red L\+ED toggles
\item the smalll red L\+ED (TX) blinks. It\textquotesingle{}s mounted on the TX line, so \char`\"{}shows\char`\"{} you when a byte passes.
\end{DoxyItemize}

Uncomment the B\+A\+U\+D\+R\+A\+T\+E\+\_\+115200 line below to switch from 9600baud to 115200baud.

The digital U\+A\+RT interface is\+:
\begin{DoxyItemize}
\item P3.\+6\+: U\+A\+R\+T1\+TX
\item P3.\+7\+: U\+A\+R\+T1\+RX
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

Download the program to a W\+S\+N430v14 board, run it. It will configure the clock sources of the W\+S\+N430v14, and output its clocks on pins.

The following clock sources are used\+:
\begin{DoxyItemize}
\item the 8\+M\+Hz crystal on the W\+S\+N40v14 is connected to the X\+T2 clock source
\item the 32k\+Hz crystal on the W\+S\+N40v14 is connected to the L\+F\+X\+T1
\end{DoxyItemize}

From those two, the following clock signals are created\+:
\begin{DoxyItemize}
\item M\+C\+LK is set to X\+T2, i.\+e. 8\+M\+Hz
\item S\+M\+C\+LK is set to X\+T2/8, i.\+e. 1\+M\+Hz
\item A\+C\+LK is set to L\+F\+X\+T1, i.\+e. 32k\+Hz
\end{DoxyItemize}

The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: M\+C\+LK (red L\+ED), expected period 125ns
\item P5.\+5\+: S\+M\+C\+LK (green L\+ED), expected period 1000ns
\item P5.\+6\+: A\+C\+LK (blue L\+ED), expected period 30517ns
\end{DoxyItemize}

Note that these pins are connected to the L\+E\+Ds, so they will blink (so fast they will appear simply on to your slow eyes). Use a scope os logic analyzer to see the clock signals and measure their frequency.

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, August 2014. The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyNote}{Note}
The term \char`\"{}crystal\char`\"{} is usually written \char`\"{}\+X\+T\+A\+L\char`\"{} by embedded geeks.
\end{DoxyNote}
Download the program to a W\+S\+N430v14 board, run it, you should see the 3 L\+E\+Ds blinking in sequence with a 500ms period.

The digital outputs are\+:
\begin{DoxyItemize}
\item P5.\+4\+: red L\+ED
\item P5.\+5\+: green L\+ED
\item P5.\+6\+: blue L\+ED
\end{DoxyItemize}

The \char`\"{}inputs\char`\"{} are\+:
\begin{DoxyItemize}
\item X\+IN, X\+O\+UT\+: 32768\+Hz crystal oscillator
\end{DoxyItemize}

The debug pins are\+:
\begin{DoxyItemize}
\item P2.\+1 toggles when interrupt T\+I\+M\+E\+R\+A0\+\_\+\+V\+E\+C\+T\+OR fires
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, August 2014. The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyNote}{Note}
The term \char`\"{}micro-\/controller\char`\"{} is usually written \char`\"{}u\+C\char`\"{} by embedded geeks.
\end{DoxyNote}
Download the program to a W\+S\+N430v14 board, run it, you should see the red, then the green, then the blue L\+E\+Ds go on (all within less than a second). This is the sequence of events\+:
\begin{DoxyItemize}
\item enable and reset the radio ==$>$ red L\+ED on
\item configure S\+PI registers on M\+S\+P430
\item send a S\+N\+OP strobe to radio ==$>$ green L\+ED on
\item receive status byte from radio ==$>$ blue L\+ED on
\item go to sleep
\end{DoxyItemize}

The digital S\+PI interface consists of\+:
\begin{DoxyItemize}
\item P5.\+1/\+S\+I\+M\+O1\+: \char`\"{}slave-\/it-\/master-\/out\char`\"{}, i.\+e. M\+S\+P430-\/$>$C\+C2420
\item P5.\+2/\+S\+O\+M\+I0\+: \char`\"{}slave-\/out-\/master-\/in\char`\"{}, i.\+e. C\+C2420-\/$>$M\+S\+P430
\item P5.\+3/\+U\+C\+L\+K1\+: clock line
\item P4.\+2\+: chip-\/select (active-\/low) Extra lines\+:
\item P3.\+0\+: radio V\+R\+EG (active-\/high)
\item P1.\+7\+: radio reset line (active-\/low)
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, August 2014.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

The M\+S\+P430 chip speaks 2-\/wire U\+A\+RT, i.\+e. two pins are used\+: one for sending bytes (U\+T\+X\+D0), one for receiving bytes (U\+R\+X\+D0). When you plug the W\+S\+N430 into your computer, it appears as a serial C\+OM port. That is, when you read/write to that port, the bytes end up on the U\+T\+X\+D0/\+U\+R\+X\+D0 pins.

Connect your W\+S\+N430v14 board to your computer, download this application to your W\+S\+N430v14 board and run it. On your computer, open a Pu\+T\+TY client on the C\+OM port of your board, and type characters into it.

Each time you type a character, you should see\+:
\begin{DoxyItemize}
\item the character prints on your terminal, as it is sent back on the TX line.
\item the red L\+ED toggles.
\end{DoxyItemize}

The digital U\+A\+RT interface is\+:
\begin{DoxyItemize}
\item P3.\+4\+: U\+T\+X\+D0
\item P3.\+5\+: U\+R\+X\+D0
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, August 2012. The program starts executing here.
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyAuthor}{Author}
xavi vilajosana \href{mailto:xvilajosana@eecs.berkeley.edu}{\tt xvilajosana@eecs.\+berkeley.\+edu}, March 2012
\end{DoxyAuthor}
This is a standalone test program for the L\+E\+Ds and 32k\+Hz crystal of the G\+I\+NA board.

\begin{DoxyAuthor}{Author}
Thomas Watteyne \href{mailto:watteyne@eecs.berkeley.edu}{\tt watteyne@eecs.\+berkeley.\+edu}, February 2012 
\end{DoxyAuthor}


Definition at line 223 of file main\+\_\+kinetis.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!set\+\_\+irq\+\_\+priority@{set\+\_\+irq\+\_\+priority}}
\index{set\+\_\+irq\+\_\+priority@{set\+\_\+irq\+\_\+priority}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{set\+\_\+irq\+\_\+priority(int, int)}{set_irq_priority(int, int)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} set\+\_\+irq\+\_\+priority (
\begin{DoxyParamCaption}
\item[{int}]{, }
\item[{int}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_adc98ae6d581320bf0438474903768263}{}\label{arm__cm4_8h_adc98ae6d581320bf0438474903768263}


Definition at line 157 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!signal\+\_\+irq@{signal\+\_\+irq}}
\index{signal\+\_\+irq@{signal\+\_\+irq}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{signal\+\_\+irq(int irq)}{signal_irq(int irq)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} signal\+\_\+irq (
\begin{DoxyParamCaption}
\item[{int}]{irq}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_aaf2300c2f5ade9f21a178c52f30e6571}{}\label{arm__cm4_8h_aaf2300c2f5ade9f21a178c52f30e6571}


Definition at line 179 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!stop@{stop}}
\index{stop@{stop}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{stop(void)}{stop(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} stop (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_aacf6bf8e121fea8b0a92d7197b73fe27}{}\label{arm__cm4_8h_aacf6bf8e121fea8b0a92d7197b73fe27}


Definition at line 22 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!wait@{wait}}
\index{wait@{wait}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{wait(void)}{wait(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} wait (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_a82d2d74cac6ae7b30bbdc2b303adec95}{}\label{arm__cm4_8h_a82d2d74cac6ae7b30bbdc2b303adec95}


Definition at line 42 of file arm\+\_\+cm4.\+c.

\index{arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}!write\+\_\+vtor@{write\+\_\+vtor}}
\index{write\+\_\+vtor@{write\+\_\+vtor}!arm\+\_\+cm4.\+h@{arm\+\_\+cm4.\+h}}
\subsubsection[{\texorpdfstring{write\+\_\+vtor(int)}{write_vtor(int)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} write\+\_\+vtor (
\begin{DoxyParamCaption}
\item[{int}]{}
\end{DoxyParamCaption}
)}\hypertarget{arm__cm4_8h_a3645fd1ba587f13dd8ce5c6090cc550a}{}\label{arm__cm4_8h_a3645fd1ba587f13dd8ce5c6090cc550a}


Definition at line 60 of file arm\+\_\+cm4.\+c.

