/**
 * This file is part of the IC reverse engineering tool Degate.
 *
 * Copyright 2008, 2009, 2010 by Martin Schobert
 * Copyright 2019-2020 Dorian Bachelot
 *
 * Degate is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * any later version.
 *
 * Degate is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with degate. If not, see <http://www.gnu.org/licenses/>.
 *
 */

#ifndef __VERILOGCODETEMPLATEGENERATOR_H__
#define __VERILOGCODETEMPLATEGENERATOR_H__

#include <memory>
#include <cctype>

#include "Core/Generator/CodeTemplateGenerator.h"

namespace degate
{
    /**
     * A code template generator for Verilog.
     */
    class VerilogCodeTemplateGenerator : public CodeTemplateGenerator
    {
    public:

        VerilogCodeTemplateGenerator(std::string const& entity_name,
                                     std::string const& description,
                                     std::string const& logic_class = "");

        virtual ~VerilogCodeTemplateGenerator();

        virtual std::string generate() const;

        typedef std::map<std::string, std::string> port_map_type;

    protected:

        virtual std::string generate_header() const;
        virtual std::string generate_common() const;

        virtual std::string generate_port_list() const;
        virtual std::string generate_port_definition() const;

        virtual std::string generate_module(std::string const& entity_name,
                                            std::string const& port_description = "") const;


        virtual std::string generate_impl(std::string const& logic_class = "") const;

        /**
         * Generate a Verilog complient identifier from a string.
         *
         * Verilog identifier:
         *
         * - Must begin with alphabetic characters (a-z or A-Z)
         * - Can contain alphanumeric (a-z, A-Z, 0-9) or underscore (_) characters
         * - Can be up to 1024 characters long
         * - Cannot contain white space
         * - are not case sensitive.
         */
        virtual std::string generate_identifier(std::string const& name,
                                                std::string const& prefix = "") const;


        using CodeTemplateGenerator::generate_identifier;
    };

    typedef std::shared_ptr<VerilogCodeTemplateGenerator> VerilogCodeTemplateGenerator_shptr;
}

#endif
