

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Fri Mar 18 01:21:37 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a12ti-csg325-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+--------------+--------------+-----+
    | Modules |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |              |              |     |
    | & Loops |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |      FF      |      LUT     | URAM|
    +---------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+--------------+--------------+-----+
    |+ eucHW  |  Timing|  -0.97|     7195|  7.195e+04|         -|     7196|     -|        no|     -|  5 (12%)|  25141 (157%)|  24860 (310%)|    -|
    +---------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| B_address0 | 10       |
| B_q0       | 8        |
| C          | 32       |
+------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 8192     |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| A        | in        | unsigned char* |
| B        | in        | unsigned char* |
| C        | out       | float*         |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------+---------+----------+
| Argument | HW Name    | HW Type | HW Usage |
+----------+------------+---------+----------+
| A        | A          | port    |          |
| B        | B_address0 | port    | offset   |
| B        | B_ce0      | port    |          |
| B        | B_q0       | port    |          |
| C        | C          | port    |          |
| C        | C_ap_vld   | port    |          |
+----------+------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

