<component name="fillmem" hier="fillmem">
	<interface name="clk300" type="clock_sink">
		<signal type="clock">i_clk300</signal>
	</interface>
	
	<interface name="clk150" type="clock_sink">
		<signal type="clock">i_clk150</signal>
	</interface>
	
	<interface name="reset" type="reset_sink">
		<signal type="reset">i_reset</signal>
	</interface>
	
	<interface name="indata" type="recv" clock="clk150">
		<signal type="data" width="32">i_indata</signal>
		<signal type="valid">i_indata_have</signal>
		<signal type="ready">o_indata_want</signal>
	</interface>
	
	<interface name="go" type="recv" clock="clk150">
		<signal type="valid">i_go</signal>
		<signal type="data" usertype="ignore_prob" width="1">i_ignore_prob</signal>
		<signal type="data" usertype="prob_no" width="9">i_prob_no</signal>
		<signal type="data" usertype="nverts" width="12">i_nverts</signal>
	</interface>
	
	<interface name="done" type="send" clock="clk150">
		<signal type="valid">o_done</signal>
	</interface>
	
	<interface name="wrreq" type="send" clock="clk300">
		<signal type="data" usertype="addr" width="26">o_ddr_waddr</signal>
		<signal type="data" usertype="data" width="128">o_ddr_wdata</signal>
		<signal type="valid">o_ddr_wdata_have</signal>
		<signal type="ready">i_ddr_wdata_accept</signal>
	</interface>
</component>