Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: Filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Filter"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" into library work
Parsing entity <Mask>.
Parsing architecture <arc1> of entity <mask>.
Parsing VHDL file "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" into library work
Parsing entity <Filter>.
Parsing architecture <arc1> of entity <filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Filter> (architecture <arc1>) from library <work>.

Elaborating entity <Mask> (architecture <arc1>) from library <work>.
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 49: Using initial value "00000001" for m0 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 50: Using initial value "00000001" for m1 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 51: Using initial value "00000001" for m2 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 52: Using initial value "00000001" for m3 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 53: Using initial value "00000000" for m4 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 54: Using initial value "10000001" for m5 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 55: Using initial value "10000001" for m6 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 56: Using initial value "10000001" for m7 since it is never assigned
WARNING:HDLCompiler:871 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 57: Using initial value "10000001" for m8 since it is never assigned
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 64: k0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 65: k1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 66: k2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 67: k3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 68: k4 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 69: k5 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 70: k6 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 71: k7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Mask.vhd" Line 72: k8 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 80: r0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 81: r0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 82: r0 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 83: r1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 84: r1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 85: r1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 86: r2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 87: r2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 88: r2 should be on the sensitivity list of the process
ERROR:HDLCompiler:1401 - "/auto/w/wrousseau/Cours/A14/A14-2/a14-2-vhdl/Filter.vhd" Line 74: Signal ready in unit Filter is connected to following multiple drivers:
Driver 0: output signal of instance Ground (GND_4_o_BUF_33).
Driver 1: output signal ready of instance Latch (ready).
--> 


Total memory usage is 349812 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    0 (   0 filtered)

