
<RENDERBATCH>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/uart_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/uart_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/uart_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/proc_sys_reset_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/proc_sys_reset_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_ilmb.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0_ilmb.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_i_bram_ctrl.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0_i_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_dlmb.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0_dlmb.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_d_bram_ctrl.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0_d_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0_bram_block.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0_bram_block.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/microblaze_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/microblaze_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/dip_switches_4bits.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/dip_switches_4bits.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/dip_switches_4bits.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/debug_module.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/debug_module.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/debug_module.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/clock_generator_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/clock_generator_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/clock_generator_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi4lite_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi4lite_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/axi4lite_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_0.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_0.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/axi_gpio_0.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_2.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_2.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/axi_gpio_2.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_1.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_1.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/axi_gpio_1.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_3.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/axi_gpio_3.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/axi_gpio_3.svg"/>

  <RENDERIMG RASNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/MicroBlaze_blkd.jpg" SVGNAME="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/SDK/SDK_Export/hw/imgs/MicroBlaze_blkd.svg" TMPSVGFN="/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze/__xps/.dswkshop/MicroBlaze_blkd.svg"/>

</RENDERBATCH>