set ::env(PROJECT_NAME) core1990_interlaken_crc-24
set ::env(DESIGN_TOP) crc-24
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/core1990_interlaken/trunk/gateware/sources/crc/crc-24
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/core1990_interlaken/trunk/gateware/sources/crc/crc-24/crc-24.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

