<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="nf10_sram_output_queue.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Axi2Fifo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Axi2Mem_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Axi2Mem_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Axi2Mem_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Axi2Mem_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rw_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rw_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1423843015" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1423843015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423849226" xil_pn:in_ck="-1646499992298576610" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1423849226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/verilog/async_fifo.v"/>
      <outfile xil_pn:name="../../hdl/verilog/axi2fifo(rev).v"/>
      <outfile xil_pn:name="../../hdl/verilog/axififoarbiter.v"/>
      <outfile xil_pn:name="../../hdl/verilog/fifoaxi.v"/>
      <outfile xil_pn:name="../../hdl/verilog/fifomem.v"/>
      <outfile xil_pn:name="../../hdl/verilog/nf10_sram_output_queue.v"/>
      <outfile xil_pn:name="../../hdl/verilog/qdr2_tb/CY7C1515KV18.v"/>
      <outfile xil_pn:name="../../hdl/verilog/qdr2_tb/testbench.v"/>
      <outfile xil_pn:name="../../hdl/verilog/test.axi2mem.v"/>
      <outfile xil_pn:name="axi2fifo_tb.v"/>
      <outfile xil_pn:name="axififoarbiter_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/async_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/async_fifo_buffer.v"/>
      <outfile xil_pn:name="ipcore_dir/small_sync_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1423843557" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9098414670312037953" xil_pn:start_ts="1423843557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423843557" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6057308817098561453" xil_pn:start_ts="1423843557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423843017" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6687546484396283533" xil_pn:start_ts="1423843017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423849250" xil_pn:in_ck="-1646499992298576610" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1423849250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../hdl/verilog/async_fifo.v"/>
      <outfile xil_pn:name="../../hdl/verilog/axi2fifo(rev).v"/>
      <outfile xil_pn:name="../../hdl/verilog/axififoarbiter.v"/>
      <outfile xil_pn:name="../../hdl/verilog/fifoaxi.v"/>
      <outfile xil_pn:name="../../hdl/verilog/fifomem.v"/>
      <outfile xil_pn:name="../../hdl/verilog/nf10_sram_output_queue.v"/>
      <outfile xil_pn:name="../../hdl/verilog/qdr2_tb/CY7C1515KV18.v"/>
      <outfile xil_pn:name="../../hdl/verilog/qdr2_tb/testbench.v"/>
      <outfile xil_pn:name="../../hdl/verilog/test.axi2mem.v"/>
      <outfile xil_pn:name="axi2fifo_tb.v"/>
      <outfile xil_pn:name="axififoarbiter_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/async_fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/async_fifo_buffer.v"/>
      <outfile xil_pn:name="ipcore_dir/small_sync_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1423849252" xil_pn:in_ck="-1646499992298576610" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5319192620158753413" xil_pn:start_ts="1423849250">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Axi2Mem_tb_beh.prj"/>
      <outfile xil_pn:name="Axi2Mem_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1423849252" xil_pn:in_ck="-3547457847051819762" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1510430346327433544" xil_pn:start_ts="1423849252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Axi2Mem_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
