Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 6F5B8522D2
	for <lists+linux-kernel@lfdr.de>; Tue, 25 Jun 2019 07:29:46 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728207AbfFYF3k (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Tue, 25 Jun 2019 01:29:40 -0400
Received: from mail-ot1-f68.google.com ([209.85.210.68]:34307 "EHLO
        mail-ot1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726009AbfFYF3j (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 25 Jun 2019 01:29:39 -0400
Received: by mail-ot1-f68.google.com with SMTP id n5so16015134otk.1
        for <linux-kernel@vger.kernel.org>; Mon, 24 Jun 2019 22:29:39 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=google.com; s=20161025;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=uC3lDlnZNnMr39J4BLCeS59JUfHFpDiBQC2yaNOX3EU=;
        b=cHyYtigR030CGwbia9XjivfYSSK5TfUzhNj9QaSTAZWOfZAx+VemnXq8uLkD9ZwHz3
         ehx19LZDM8LuciBMmOwwyD5r8S9rMIFrqIM20fO84hIiz3gPcRBECXVgzxvbEd3uoIYr
         8ylR74TM/W5BWbtjPc6ETen765e6jGapIQJ+D5iIWHBZf/MRPmtUQfCQZcFIe3RX/DCm
         rH4sdQsFDy5OqE08PJBFoO2d4UCGECSFamjoIQQ4ODzkjHsxH9/LeaKWO9i24sh6dv3h
         Gwwy0fC4Xckq3Q2GA+x4/rEA6p6At/BMx3N6ZkK0X2wYoHFyQNKXEJ+qnSTUVWR2sYtX
         NhhA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=uC3lDlnZNnMr39J4BLCeS59JUfHFpDiBQC2yaNOX3EU=;
        b=qNIaH0nBVLcBTBIy4LwOZvmYMv7Thk8XKPIhbnU0do65xPbdb7+qtTDi3V5/sk02nA
         M5GW7930k0DWW/nJ6e57LKqOHJY2843PVFdJQrVHFcoaaWny/G2JNwfsOeg/F5YrNgeu
         1Ypda4Cw9dAQWY7bNFOwISBeLIklR9kw89aKu/ARAaZY2PALQdJmB+Gkv5GnCWKjucSn
         HjmFYAH645eDjbtT3lUKQ3PTrj3an/dfQYac6ySEl50gwiKqLpR52NXWqKHPW2lOblRU
         SWdbqMeujJAnHu+glvJqiwNsI8DZTDE4nnGJzWlHz/IAobhN/2BTQtyEpZLYR1/ETOus
         rBYw==
X-Gm-Message-State: APjAAAUYWOIupiXcbePsqAkktZMIqJM7NUef7enxPHXdoxkXhd9NIdf/
        wnUwXwJHv26BQfzxJI159ufmVYtghCRpCJ+9Lyzodw==
X-Google-Smtp-Source: APXvYqz419m7SEW5QL17XvTqouYkZ2rpD4Pkajzcte4sYOZIO8UFXa6HsFMvMUpRKqRbXcAwKCJuiMCqRpXYgJeJfdg=
X-Received: by 2002:a9d:1909:: with SMTP id j9mr1536282ota.139.1561440578763;
 Mon, 24 Jun 2019 22:29:38 -0700 (PDT)
MIME-Version: 1.0
References: <20190622003449.33707-1-saravanak@google.com> <20190624094349.rtjb7nuv6g7zmsf2@vireshk-i7>
 <CAGETcx_ggG8oDnAVaSfuHfip1ozjQpFiGs15cz8nLQnzjTiSTg@mail.gmail.com>
 <20190625041054.2ceuvnuuebc6hsr5@vireshk-i7> <CAGETcx8MuXkQyD5qZBC948-hOu=kWd4hPk2Qiu-zWOcHBCc=FA@mail.gmail.com>
 <20190625052227.3v74l6xtrkydzx6w@vireshk-i7>
In-Reply-To: <20190625052227.3v74l6xtrkydzx6w@vireshk-i7>
From:   Saravana Kannan <saravanak@google.com>
Date:   Mon, 24 Jun 2019 22:29:02 -0700
Message-ID: <CAGETcx_v05PfscMi2qiYwHRMLryyA_494+h+kmJ3mD+GOjjeLA@mail.gmail.com>
Subject: Re: [PATCH v1 0/3] Add required-opps support to devfreq passive gov
To:     Viresh Kumar <viresh.kumar@linaro.org>
Cc:     MyungJoo Ham <myungjoo.ham@samsung.com>,
        Kyungmin Park <kyungmin.park@samsung.com>,
        Chanwoo Choi <cw00.choi@samsung.com>,
        Viresh Kumar <vireshk@kernel.org>, Nishanth Menon <nm@ti.com>,
        Stephen Boyd <sboyd@kernel.org>,
        "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Android Kernel Team <kernel-team@android.com>,
        Linux PM <linux-pm@vger.kernel.org>,
        LKML <linux-kernel@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Mon, Jun 24, 2019 at 10:22 PM Viresh Kumar <viresh.kumar@linaro.org> wrote:
>
> On 24-06-19, 22:00, Saravana Kannan wrote:
> > All of the cases above are some real world scenarios I've come across.
> > CPU and L2/L3 on ARM systems are a good example of (2) but the passive
> > governor doesn't work with CPUs yet. But I plan to work on that later
> > as that's not related to this patch series.
>
> So in case of CPUs, the cache will be the parent device and CPU be the
> children ? And CPUs nodes will contain the required-opps property ?

No, the CPUs will be the "parent" and the cache will be the "child".
CPU is a special case when it comes to the actual software (not DT) as
we'll need the devfreq governor to look at all the CPUfreq policies to
decide the cache frequency (max of all their requirements).

I think "master" and "slave" would have been a better term as the
master device determines its frequency using whatever means and the
"slave" device just "follows" the master device.

-Saravana
