Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Mon Sep 14 21:24:56 2020
| Host             : FilipPC running 64-bit major release  (build 9200)
| Command          : report_power -file TETRIS_Main_power_routed.rpt -pb TETRIS_Main_power_summary_routed.pb -rpx TETRIS_Main_power_routed.rpx
| Design           : TETRIS_Main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.221        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.149        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        7 |       --- |             --- |
| Slice Logic    |     0.010 |     6993 |       --- |             --- |
|   LUT as Logic |     0.009 |     4358 |     20800 |           20.95 |
|   F7/F8 Muxes  |    <0.001 |     1267 |     32600 |            3.89 |
|   Register     |    <0.001 |     1133 |     41600 |            2.72 |
|   CARRY4       |    <0.001 |       35 |      8150 |            0.43 |
|   Others       |     0.000 |       29 |       --- |             --- |
| Signals        |     0.012 |     3440 |       --- |             --- |
| MMCM           |     0.121 |        1 |         5 |           20.00 |
| I/O            |     0.003 |       18 |       106 |           16.98 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.221 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.026 |      0.010 |
| Vccaux    |       1.800 |     0.080 |       0.067 |      0.013 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+--------------------------------------------+-----------------+
| Clock                   | Domain                                     | Constraint (ns) |
+-------------------------+--------------------------------------------+-----------------+
| clk                     | clk                                        |            10.0 |
| clk50MHz_IP_CLK_DIVIDER | CLK_GENERATOR/inst/clk50MHz_IP_CLK_DIVIDER |            20.0 |
| clk65MHz_IP_CLK_DIVIDER | CLK_GENERATOR/inst/clk65MHz_IP_CLK_DIVIDER |            15.4 |
| clk_rand_IP_CLK_DIVIDER | CLK_GENERATOR/inst/clk_rand_IP_CLK_DIVIDER |            26.7 |
| clkfbout_IP_CLK_DIVIDER | CLK_GENERATOR/inst/clkfbout_IP_CLK_DIVIDER |            10.0 |
+-------------------------+--------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| TETRIS_Main            |     0.149 |
|   CLK_GENERATOR        |     0.122 |
|     inst               |     0.122 |
|   FRAME_VIDEO_CONTROLL |    <0.001 |
|   Keyboard_Receiver    |    <0.001 |
|     db_clk             |    <0.001 |
|     db_data            |    <0.001 |
|   random_blocks        |    <0.001 |
|   tetris_logic         |     0.023 |
|     clear_row          |    <0.001 |
|     clk1HZ_generator   |    <0.001 |
|     current_piece      |     0.012 |
|     ingame_graphics    |    <0.001 |
|     show_me_your_moves |    <0.001 |
|     test_piece         |     0.006 |
|   vga_timing_source    |    <0.001 |
+------------------------+-----------+


