

================================================================
== Vitis HLS Report for 'mult_hw_Pipeline_readB'
================================================================
* Date:           Tue Nov 26 16:03:27 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readB   |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 4096, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in2"   --->   Operation 8 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc31"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i13 %i_1"   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %in2_read" [matmul.cpp:36]   --->   Operation 13 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%icmp_ln36 = icmp_eq  i13 %i, i13 4096" [matmul.cpp:36]   --->   Operation 15 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%add_ln36 = add i13 %i, i13 1" [matmul.cpp:36]   --->   Operation 16 'add' 'add_ln36' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc31.split, void %mult_inner.preheader.exitStub" [matmul.cpp:36]   --->   Operation 17 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i13 %i"   --->   Operation 18 'trunc' 'empty' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %i, i32 8, i32 11" [matmul.cpp:39]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.34ns)   --->   "%switch_ln39 = switch i4 %trunc_ln2, void %arrayidx30.case.15, i4 0, void %arrayidx30.case.0, i4 1, void %arrayidx30.case.1, i4 2, void %arrayidx30.case.2, i4 3, void %arrayidx30.case.3, i4 4, void %arrayidx30.case.4, i4 5, void %arrayidx30.case.5, i4 6, void %arrayidx30.case.6, i4 7, void %arrayidx30.case.7, i4 8, void %arrayidx30.case.8, i4 9, void %arrayidx30.case.9, i4 10, void %arrayidx30.case.10, i4 11, void %arrayidx30.case.11, i4 12, void %arrayidx30.case.12, i4 13, void %arrayidx30.case.13, i4 14, void %arrayidx30.case.14" [matmul.cpp:39]   --->   Operation 20 'switch' 'switch_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.34>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln36 = store i13 %add_ln36, i13 %i_1" [matmul.cpp:36]   --->   Operation 21 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc31" [matmul.cpp:36]   --->   Operation 22 'br' 'br_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [matmul.cpp:39]   --->   Operation 23 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [matmul.cpp:37]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [matmul.cpp:36]   --->   Operation 25 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %empty" [matmul.cpp:39]   --->   Operation 26 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i8 %B_V, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 27 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%B_V_1_addr = getelementptr i8 %B_V_1, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 28 'getelementptr' 'B_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%B_V_2_addr = getelementptr i8 %B_V_2, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 29 'getelementptr' 'B_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%B_V_3_addr = getelementptr i8 %B_V_3, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 30 'getelementptr' 'B_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%B_V_4_addr = getelementptr i8 %B_V_4, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 31 'getelementptr' 'B_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%B_V_5_addr = getelementptr i8 %B_V_5, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 32 'getelementptr' 'B_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%B_V_6_addr = getelementptr i8 %B_V_6, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 33 'getelementptr' 'B_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%B_V_7_addr = getelementptr i8 %B_V_7, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 34 'getelementptr' 'B_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%B_V_8_addr = getelementptr i8 %B_V_8, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 35 'getelementptr' 'B_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%B_V_9_addr = getelementptr i8 %B_V_9, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 36 'getelementptr' 'B_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%B_V_10_addr = getelementptr i8 %B_V_10, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 37 'getelementptr' 'B_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%B_V_11_addr = getelementptr i8 %B_V_11, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 38 'getelementptr' 'B_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%B_V_12_addr = getelementptr i8 %B_V_12, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 39 'getelementptr' 'B_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%B_V_13_addr = getelementptr i8 %B_V_13, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 40 'getelementptr' 'B_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%B_V_14_addr = getelementptr i8 %B_V_14, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 41 'getelementptr' 'B_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%B_V_15_addr = getelementptr i8 %B_V_15, i64 0, i64 %zext_ln39" [matmul.cpp:39]   --->   Operation 42 'getelementptr' 'B_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_14_addr" [matmul.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = (trunc_ln2 == 14)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 44 'br' 'br_ln39' <Predicate = (trunc_ln2 == 14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_13_addr" [matmul.cpp:39]   --->   Operation 45 'store' 'store_ln39' <Predicate = (trunc_ln2 == 13)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 46 'br' 'br_ln39' <Predicate = (trunc_ln2 == 13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_12_addr" [matmul.cpp:39]   --->   Operation 47 'store' 'store_ln39' <Predicate = (trunc_ln2 == 12)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 48 'br' 'br_ln39' <Predicate = (trunc_ln2 == 12)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_11_addr" [matmul.cpp:39]   --->   Operation 49 'store' 'store_ln39' <Predicate = (trunc_ln2 == 11)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 50 'br' 'br_ln39' <Predicate = (trunc_ln2 == 11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_10_addr" [matmul.cpp:39]   --->   Operation 51 'store' 'store_ln39' <Predicate = (trunc_ln2 == 10)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = (trunc_ln2 == 10)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_9_addr" [matmul.cpp:39]   --->   Operation 53 'store' 'store_ln39' <Predicate = (trunc_ln2 == 9)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 54 'br' 'br_ln39' <Predicate = (trunc_ln2 == 9)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_8_addr" [matmul.cpp:39]   --->   Operation 55 'store' 'store_ln39' <Predicate = (trunc_ln2 == 8)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 56 'br' 'br_ln39' <Predicate = (trunc_ln2 == 8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_7_addr" [matmul.cpp:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = (trunc_ln2 == 7)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 58 'br' 'br_ln39' <Predicate = (trunc_ln2 == 7)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_6_addr" [matmul.cpp:39]   --->   Operation 59 'store' 'store_ln39' <Predicate = (trunc_ln2 == 6)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 60 'br' 'br_ln39' <Predicate = (trunc_ln2 == 6)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_5_addr" [matmul.cpp:39]   --->   Operation 61 'store' 'store_ln39' <Predicate = (trunc_ln2 == 5)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 62 'br' 'br_ln39' <Predicate = (trunc_ln2 == 5)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_4_addr" [matmul.cpp:39]   --->   Operation 63 'store' 'store_ln39' <Predicate = (trunc_ln2 == 4)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 64 'br' 'br_ln39' <Predicate = (trunc_ln2 == 4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_3_addr" [matmul.cpp:39]   --->   Operation 65 'store' 'store_ln39' <Predicate = (trunc_ln2 == 3)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 66 'br' 'br_ln39' <Predicate = (trunc_ln2 == 3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_2_addr" [matmul.cpp:39]   --->   Operation 67 'store' 'store_ln39' <Predicate = (trunc_ln2 == 2)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 68 'br' 'br_ln39' <Predicate = (trunc_ln2 == 2)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_1_addr" [matmul.cpp:39]   --->   Operation 69 'store' 'store_ln39' <Predicate = (trunc_ln2 == 1)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 70 'br' 'br_ln39' <Predicate = (trunc_ln2 == 1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_addr" [matmul.cpp:39]   --->   Operation 71 'store' 'store_ln39' <Predicate = (trunc_ln2 == 0)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 72 'br' 'br_ln39' <Predicate = (trunc_ln2 == 0)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.62ns)   --->   "%store_ln39 = store i8 %gmem_addr_read, i8 %B_V_15_addr" [matmul.cpp:39]   --->   Operation 73 'store' 'store_ln39' <Predicate = (trunc_ln2 == 15)> <Delay = 0.62> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx30.exit" [matmul.cpp:39]   --->   Operation 74 'br' 'br_ln39' <Predicate = (trunc_ln2 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ B_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 0100]
specinterface_ln0      (specinterface    ) [ 0000]
in2_read               (read             ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i                      (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
gmem_addr              (getelementptr    ) [ 0110]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln36              (icmp             ) [ 0110]
add_ln36               (add              ) [ 0000]
br_ln36                (br               ) [ 0000]
empty                  (trunc            ) [ 0111]
trunc_ln2              (partselect       ) [ 0111]
switch_ln39            (switch           ) [ 0000]
store_ln36             (store            ) [ 0000]
br_ln36                (br               ) [ 0000]
gmem_addr_read         (read             ) [ 0101]
speclooptripcount_ln37 (speclooptripcount) [ 0000]
specloopname_ln36      (specloopname     ) [ 0000]
zext_ln39              (zext             ) [ 0000]
B_V_addr               (getelementptr    ) [ 0000]
B_V_1_addr             (getelementptr    ) [ 0000]
B_V_2_addr             (getelementptr    ) [ 0000]
B_V_3_addr             (getelementptr    ) [ 0000]
B_V_4_addr             (getelementptr    ) [ 0000]
B_V_5_addr             (getelementptr    ) [ 0000]
B_V_6_addr             (getelementptr    ) [ 0000]
B_V_7_addr             (getelementptr    ) [ 0000]
B_V_8_addr             (getelementptr    ) [ 0000]
B_V_9_addr             (getelementptr    ) [ 0000]
B_V_10_addr            (getelementptr    ) [ 0000]
B_V_11_addr            (getelementptr    ) [ 0000]
B_V_12_addr            (getelementptr    ) [ 0000]
B_V_13_addr            (getelementptr    ) [ 0000]
B_V_14_addr            (getelementptr    ) [ 0000]
B_V_15_addr            (getelementptr    ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
store_ln39             (store            ) [ 0000]
br_ln39                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="B_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_V_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_V_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_V_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_V_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_V_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="i_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="gmem_addr_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="1"/>
<pin id="131" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="B_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="B_V_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_1_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="B_V_2_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_2_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_V_3_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_3_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="B_V_4_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_4_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_V_5_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="8" slack="0"/>
<pin id="172" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_5_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="B_V_6_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_6_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_V_7_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="8" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_7_addr/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="B_V_8_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_8_addr/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="B_V_9_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_9_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="B_V_10_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_10_addr/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="B_V_11_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_11_addr/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="B_V_12_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_12_addr/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="B_V_13_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_13_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="B_V_14_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="8" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_14_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="B_V_15_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_V_15_addr/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln39_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="1"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln39_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="1"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln39_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="1"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln39_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="1"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln39_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln39_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="1"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln39_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="1"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln39_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="1"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln39_access_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="1"/>
<pin id="296" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln39_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="1"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln39_access_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="1"/>
<pin id="308" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln39_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln39_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="1"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln39_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln39_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="1"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln39_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="1"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln0_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="13" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="0"/>
<pin id="348" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="gmem_addr_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln36_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="13" slack="0"/>
<pin id="357" dir="0" index="1" bw="13" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln36_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="0" index="1" bw="13" slack="0"/>
<pin id="374" dir="0" index="2" bw="5" slack="0"/>
<pin id="375" dir="0" index="3" bw="5" slack="0"/>
<pin id="376" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln36_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="13" slack="0"/>
<pin id="383" dir="0" index="1" bw="13" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln39_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="2"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/3 "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="13" slack="0"/>
<pin id="407" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="gmem_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="icmp_ln36_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="421" class="1005" name="empty_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="2"/>
<pin id="423" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="426" class="1005" name="trunc_ln2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="2"/>
<pin id="428" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="gmem_addr_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="106" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="116" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="116" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="116" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="116" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="116" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="116" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="116" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="116" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="116" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="116" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="116" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="116" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="116" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="116" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="116" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="116" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="231" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="224" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="262"><net_src comp="217" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="210" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="203" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="196" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="189" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="182" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="175" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="168" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="161" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="154" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="147" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="140" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="133" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="340"><net_src comp="238" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="58" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="0" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="122" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="346" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="346" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="346" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="72" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="74" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="385"><net_src comp="361" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="397"><net_src comp="386" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="400"><net_src comp="386" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="401"><net_src comp="386" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="402"><net_src comp="386" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="403"><net_src comp="386" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="404"><net_src comp="386" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="408"><net_src comp="118" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="415"><net_src comp="349" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="420"><net_src comp="355" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="367" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="429"><net_src comp="371" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="128" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="444"><net_src comp="430" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="446"><net_src comp="430" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="447"><net_src comp="430" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="448"><net_src comp="430" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="449"><net_src comp="430" pin="1"/><net_sink comp="335" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V | {3 }
	Port: B_V_1 | {3 }
	Port: B_V_2 | {3 }
	Port: B_V_3 | {3 }
	Port: B_V_4 | {3 }
	Port: B_V_5 | {3 }
	Port: B_V_6 | {3 }
	Port: B_V_7 | {3 }
	Port: B_V_8 | {3 }
	Port: B_V_9 | {3 }
	Port: B_V_10 | {3 }
	Port: B_V_11 | {3 }
	Port: B_V_12 | {3 }
	Port: B_V_13 | {3 }
	Port: B_V_14 | {3 }
	Port: B_V_15 | {3 }
 - Input state : 
	Port: mult_hw_Pipeline_readB : gmem | {2 }
	Port: mult_hw_Pipeline_readB : in2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln36 : 2
		add_ln36 : 2
		br_ln36 : 3
		empty : 2
		trunc_ln2 : 2
		switch_ln39 : 3
		store_ln36 : 3
	State 2
	State 3
		B_V_addr : 1
		B_V_1_addr : 1
		B_V_2_addr : 1
		B_V_3_addr : 1
		B_V_4_addr : 1
		B_V_5_addr : 1
		B_V_6_addr : 1
		B_V_7_addr : 1
		B_V_8_addr : 1
		B_V_9_addr : 1
		B_V_10_addr : 1
		B_V_11_addr : 1
		B_V_12_addr : 1
		B_V_13_addr : 1
		B_V_14_addr : 1
		B_V_15_addr : 1
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2
		store_ln39 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln36_fu_361      |    0    |    20   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln36_fu_355      |    0    |    12   |
|----------|----------------------------|---------|---------|
|   read   |    in2_read_read_fu_122    |    0    |    0    |
|          | gmem_addr_read_read_fu_128 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_367        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|      trunc_ln2_fu_371      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln39_fu_386      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    32   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     empty_reg_421    |    8   |
|gmem_addr_read_reg_430|    8   |
|   gmem_addr_reg_412  |    8   |
|      i_1_reg_405     |   13   |
|   icmp_ln36_reg_417  |    1   |
|   trunc_ln2_reg_426  |    4   |
+----------------------+--------+
|         Total        |   42   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   42   |    -   |
+-----------+--------+--------+
|   Total   |   42   |   32   |
+-----------+--------+--------+
