# ğŸ§  Instruction Parallelism & Superscalar CPU Simulation

This project explores how modern **superscalar CPUs** execute instructions in parallel while handling data and control hazards. We analyze a Python function and simulate how instructions are scheduled, issued, executed, and committed using advanced CPU features.

## ğŸ” Key Concepts

* **Instruction-Level Parallelism (ILP)**
* **Data Hazards** (RAW, WAR, WAW)
* **Control Hazards** (branch prediction)
* **Superscalar Execution (multi-issue)**
* **Out-of-Order Execution**
* **Register Renaming**
* **Reorder Buffer (ROB) Simulation**

## ğŸ§© Code Under Analysis

```python
def do_something(a, b):
  x = a + b
  y = a * b
  z = x / y
  if x > y:
    x = x + 3
  y = y + 2
```
*Credit: Codecademy*

## ğŸ“Š Visualizations

* Gantt-style pipeline diagrams showing instruction parallelism
* ROB (Reorder Buffer) state tables with issue, execution, and commit cycles

## ğŸ“ Included Files

* `superscalar_gantt.png` â€“ Execution timeline diagram
* `rob_simulation.py` â€“ Python script modeling the ROB
* `superscalar_report.md` â€“ Markdown writeup for technical blogs or Medium
* `instruction_parallelism.qmd` â€“ Quarto blog post with embedded simulation
* `rob_latex_table.tex` â€“ LaTeX-formatted ROB table for academic reports

## ğŸš€ Highlights

* Models realistic instruction dispatching and commit via ROB
* Demonstrates how CPUs speculatively execute and recover from branch mispredictions
* Explains how hazards are detected and resolved in real-world pipelines

## ğŸ“Œ Usage

Use this analysis for:

* Learning how out-of-order CPUs schedule and resolve instruction hazards
* Teaching parallel architecture concepts
* Writing performance-aware low-level software

---

> â€œInstruction-level parallelism is not just about speed â€” itâ€™s about making every cycle count.â€

---

Let me know if you'd like a separate `README.md` file generated or added to your `.zip` archive.
