

<!DOCTYPE html>
<html>
<head>
    <title>全文阅读--XML全文阅读--中国知网</title>
    <link rel="icon" href="/kxreader/favicon.ico" />
    <link rel="shortcut Icon" href="/kxreader/favicon.ico" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <meta name="keywords" content="文献 XML KBASE CNKI 中国知网" />
    <meta name="description" content="XML文献检索" />
    <script type="text/javascript">
        var APPPATH = '/kxreader';
    </script>

</head>

<body>

    
<script type="text/javascript" src="//login.cnki.net/TopLogin/api/loginapi/get?type=top&amp;localCSS=&amp;returnurl=%2f%2fkns.cnki.net%2f%2fKXReader%2fDetail%3fTIMESTAMP%3d637134116584971250%26DBCODE%3dCJFD%26TABLEName%3dCJFDLAST2019%26FileName%3dGXXB201904019%26RESULT%3d1%26SIGN%3db7%252buGEjbviQtrMiWyd%252bKewBCSNI%253d"></script>

<div id="headerBox" class="header">
    <div class="topbar">
        <div class="textalign">
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=GXXB201904019&amp;align=md">
                <i class="icon-cen active" title="居中对齐"></i>
            </a>
            <a href="/kxreader/Detail?dbcode=CJFD&amp;filename=GXXB201904019&amp;align=lt">
                <i class="icon-left " title="左对齐"></i>
            </a>
        </div>
        <h6 class="free-tip"><i class="icon"></i>HTML阅读开放试用阶段，欢迎体验！</h6>
    </div>
</div>


    



<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201904019&amp;v=MDUyNzgvUElqWFRiTEc0SDlqTXE0OUViWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeTdoVnI=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>

    <div class="main">

        

    <div class="sidebar-a">
        <!--sidebar start-->
        <div class="sidenav">
            <div class="arrow"><span></span></div>
            <!--sidebar_list start-->
            <dl class="sidenav-list">
                    <dt class="tit">目录结构</dt>
                            <dd class="guide">
                                    <p><a href="#50" data-title="1 引 言 ">1 引 言</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#55" data-title="2 基本原理 ">2 基本原理</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#61" data-title="3 架构设计 ">3 架构设计</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#62" data-title="&lt;b&gt;3.1 数据扫描&lt;/b&gt;"><b>3.1 数据扫描</b></a></li>
                                                <li><a href="#65" data-title="&lt;b&gt;3.2 第一级架构设计&lt;/b&gt;"><b>3.2 第一级架构设计</b></a></li>
                                                <li><a href="#69" data-title="&lt;b&gt;3.3 第2级及第3级架构设计&lt;/b&gt;"><b>3.3 第2级及第3级架构设计</b></a></li>
                                                <li><a href="#75" data-title="&lt;b&gt;3.4 转置模块&lt;/b&gt;"><b>3.4 转置模块</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#78" data-title="4 仿真验证与硬件开销分析 ">4 仿真验证与硬件开销分析</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#79" data-title="&lt;b&gt;4.1 仿真验证&lt;/b&gt;"><b>4.1 仿真验证</b></a></li>
                                                <li><a href="#82" data-title="&lt;b&gt;4.2 硬件开销分析&lt;/b&gt;"><b>4.2 硬件开销分析</b></a></li>
                                    </ul>
                            </dd>
                            <dd class="guide">
                                    <p><a href="#93" data-title="5 结 论 ">5 结 论</a><i></i></p>
                                                            </dd>
                            <dd class="guide">
                                    <p><a href="#" data-title="文内图表 ">文内图表</a><i></i></p>
                                                                    <ul class="contentbox">
                                                <li><a href="#60" data-title="图1 基本运算模块架构。 (a) (1) 式的架构; (b) (2) 式的架构">图1 基本运算模块架构。 (a) (1) 式的架构; (b) (2) 式的架构</a></li>
                                                <li><a href="#64" data-title="图2 数据扫描方式">图2 数据扫描方式</a></li>
                                                <li><a href="#68" data-title="图3 第1级的一维DWT架构">图3 第1级的一维DWT架构</a></li>
                                                <li><a href="#71" data-title="图4 第2级与第3级的一维DWT架构及内存管理">图4 第2级与第3级的一维DWT架构及内存管理</a></li>
                                                <li><a href="#74" data-title="图5 单个基本运算模块的工作时序图">图5 单个基本运算模块的工作时序图</a></li>
                                                <li><a href="#77" data-title="图6 第1级DWT的转置模块">图6 第1级DWT的转置模块</a></li>
                                                <li><a href="#81" data-title="图7 第2级与第3级DWT的转置模块">图7 第2级与第3级DWT的转置模块</a></li>
                                                <li><a href="#85" data-title="表1 精度为16 bit时进行3级DWT后原始图像与重构图像的PSNR值">表1 精度为16 bit时进行3级DWT后原始图像与重构图像的PSNR值</a></li>
                                                <li><a href="#86" data-title="表2 不同架构的整体硬件资源消耗">表2 不同架构的整体硬件资源消耗</a></li>
                                                <li><a href="#91" data-title="表3 &lt;i&gt;N&lt;/i&gt;为512 pixel时不同结构的硬件效率">表3 <i>N</i>为512 pixel时不同结构的硬件效率</a></li>
                                    </ul>
                            </dd>
                                    <dd class="guide">
                                        <h6>
                                            <p><a href="#a_bibliography">参考文献</a> </p>
                                        </h6>
                                    </dd>

            </dl>
        </div>
        <!--sidebar end-->
        &nbsp;
        <!--此处有一空格符 勿删-->
    </div>

                <div class="sidebar-b three-collumn" style="width:0;">
            <div class="refer" style="width: 0;">
                <div class="arrow off" title="参考文献"><span></span></div>
                <div class="js-scrollbox" >
                    
                    <div class="subbox active">
                        <h4>
                            <span class="tit">参考文献</span>
                            <a class="close" href="javascript:void(0)">x</a>
                        </h4>
                        <div class="side-scroller">
                            <ul class="refer-list">
                                <li id="10">


                                    <a id="bibliography_1" title=" Yu J, Xu P, Yang T, &lt;i&gt;et al&lt;/i&gt;.Optimization design of OTSDF filter based on wavelet transform[J].Acta Optica Sinica, 2017, 37 (11) :1123001.喻珺, 徐平, 杨拓, 等.基于小波变换的OTSDF滤波器优化设计[J].光学学报, 2017, 37 (11) :1123001." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201711032&amp;v=MjYxNzNvOUdab1FLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeTdoVnIvUElqWFRiTEc0SDliTnI=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[1]</b>
                                         Yu J, Xu P, Yang T, &lt;i&gt;et al&lt;/i&gt;.Optimization design of OTSDF filter based on wavelet transform[J].Acta Optica Sinica, 2017, 37 (11) :1123001.喻珺, 徐平, 杨拓, 等.基于小波变换的OTSDF滤波器优化设计[J].光学学报, 2017, 37 (11) :1123001.
                                    </a>
                                </li>
                                <li id="12">


                                    <a id="bibliography_2" title=" Hou C P, Lin H H.Stereoscopic image quality assessment based on wavelet transform and structure characteristics[J].Laser &amp;amp; Optoelectronics Progress, 2018, 55 (6) :061005.侯春萍, 林洪湖.基于小波变换与结构特征的立体图像质量评价[J].激光与光电子学进展, 2018, 55 (6) :061005." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JGDJ201806017&amp;v=MTI0MTVoVnIvUEx5clBaTEc0SDluTXFZOUVZNFFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeTc=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[2]</b>
                                         Hou C P, Lin H H.Stereoscopic image quality assessment based on wavelet transform and structure characteristics[J].Laser &amp;amp; Optoelectronics Progress, 2018, 55 (6) :061005.侯春萍, 林洪湖.基于小波变换与结构特征的立体图像质量评价[J].激光与光电子学进展, 2018, 55 (6) :061005.
                                    </a>
                                </li>
                                <li id="14">


                                    <a id="bibliography_3" title=" Wang S, Wu X, Zhang Y H, &lt;i&gt;et al&lt;/i&gt;.Surface crack segmentation based on multi-scale wavelet transform and structured forest[J].Acta Optica Sinica, 2018, 38 (8) :0815024.王森, 伍星, 张印辉, 等.基于多尺度小波变换和结构化森林的表面裂纹分割[J].光学学报, 2018, 38 (8) :0815024." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201808025&amp;v=MzE5NDdUNmo1NE8zenFxQnRHRnJDVVJMT2VaZVZ1Rnk3aFZyL1BJalhUYkxHNEg5bk1wNDlIWVlRS0RIODR2UjQ=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[3]</b>
                                         Wang S, Wu X, Zhang Y H, &lt;i&gt;et al&lt;/i&gt;.Surface crack segmentation based on multi-scale wavelet transform and structured forest[J].Acta Optica Sinica, 2018, 38 (8) :0815024.王森, 伍星, 张印辉, 等.基于多尺度小波变换和结构化森林的表面裂纹分割[J].光学学报, 2018, 38 (8) :0815024.
                                    </a>
                                </li>
                                <li id="16">


                                    <a id="bibliography_4" title=" Darji A, Agrawal S, Oza A, &lt;i&gt;et al&lt;/i&gt;.Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2014, 61 (6) :433-437." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform">
                                        <b>[4]</b>
                                         Darji A, Agrawal S, Oza A, &lt;i&gt;et al&lt;/i&gt;.Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2014, 61 (6) :433-437.
                                    </a>
                                </li>
                                <li id="18">


                                    <a id="bibliography_5" title=" Hu Y S, Jong C C.A memory-efficient scalable architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2013, 60 (8) :502-506." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=&amp;quot;A memory-efficient scalable architecture for lifting-based discrete wavelet transform,&amp;quot;">
                                        <b>[5]</b>
                                         Hu Y S, Jong C C.A memory-efficient scalable architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2013, 60 (8) :502-506.
                                    </a>
                                </li>
                                <li id="20">


                                    <a id="bibliography_6" title=" Mohanty B K, Meher P K, Srikanthan T.Critical-path optimization for efficient hardware realization of lifting and flipping DWTs[C]//Proceedings of IEEE International Symposium on Circuits and Systems, May 24-27, 2015, Lisbon, Portugal.New York:IEEE, 2015:1186-1189." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Critical-path Optimization for Efficient Hardware Realization of Lifting and Flipping DWTs">
                                        <b>[6]</b>
                                         Mohanty B K, Meher P K, Srikanthan T.Critical-path optimization for efficient hardware realization of lifting and flipping DWTs[C]//Proceedings of IEEE International Symposium on Circuits and Systems, May 24-27, 2015, Lisbon, Portugal.New York:IEEE, 2015:1186-1189.
                                    </a>
                                </li>
                                <li id="22">


                                    <a id="bibliography_7" title=" Todkar S, Shastry P V S.Flipping based high performance pipelined VLSI architecture for 2-D discrete wavelet transform[C]∥Proceedings of International Conference on Applied and Theoretical Computing and Communication Technology, October 29-31, 2015, Davangere, India.New York:IEEE, 2015:832-836." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Flipping based high performance pipelined VLSI architecture for 2-D discrete wavelet transform">
                                        <b>[7]</b>
                                         Todkar S, Shastry P V S.Flipping based high performance pipelined VLSI architecture for 2-D discrete wavelet transform[C]∥Proceedings of International Conference on Applied and Theoretical Computing and Communication Technology, October 29-31, 2015, Davangere, India.New York:IEEE, 2015:832-836.
                                    </a>
                                </li>
                                <li id="24">


                                    <a id="bibliography_8" title=" Darji A, Lumaye A.Memory efficient VLSI architecture for lifting-based DWT[C]//Proceedings of IEEE 57&lt;sup&gt;th&lt;/sup&gt; International Midwest Symposium on Circuits and Systems, August 3-6, 2014, College Station, TX, USA.New York:IEEE, 2014:189-192." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memory efficient VLSI architecture for lifting-based DWT">
                                        <b>[8]</b>
                                         Darji A, Lumaye A.Memory efficient VLSI architecture for lifting-based DWT[C]//Proceedings of IEEE 57&lt;sup&gt;th&lt;/sup&gt; International Midwest Symposium on Circuits and Systems, August 3-6, 2014, College Station, TX, USA.New York:IEEE, 2014:189-192.
                                    </a>
                                </li>
                                <li id="26">


                                    <a id="bibliography_9" title=" Gao J M, Liang Y, Zhang W, &lt;i&gt;et al&lt;/i&gt;.Memory efficient architecture for 2-D DWT[J].Journal of Xidian University (Natural Science Edition) , 2018, 45 (2) :110-115.高家明, 梁煜, 张为, 等.一种新型低存储二维离散小波变换架构[J].西安电子科技大学学报 (自然科学版) , 2018, 45 (2) :110-115." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDKD201802019&amp;v=MDc1MjBESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5N2hWci9QUFNuQWFyRzRIOW5Nclk5RWJZUUs=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[9]</b>
                                         Gao J M, Liang Y, Zhang W, &lt;i&gt;et al&lt;/i&gt;.Memory efficient architecture for 2-D DWT[J].Journal of Xidian University (Natural Science Edition) , 2018, 45 (2) :110-115.高家明, 梁煜, 张为, 等.一种新型低存储二维离散小波变换架构[J].西安电子科技大学学报 (自然科学版) , 2018, 45 (2) :110-115.
                                    </a>
                                </li>
                                <li id="28">


                                    <a id="bibliography_10" title=" Jia Q, Liang Y, Zhang W.Hardware efficient 2-D DWT architecture without off-chip RAM[J].Journal of Xidian University (Natural Science Edition) , 2017, 44 (4) :138-143.贾琦, 梁煜, 张为.一种无片外存储的高性能二维DWT架构[J].西安电子科技大学学报 (自然科学版) , 2017, 44 (4) :138-143." target="_blank"
                                       href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDKD201704024&amp;v=MjIzMDVMT2VaZVZ1Rnk3aFZyL1BQU25BYXJHNEg5Yk1xNDlIWUlRS0RIODR2UjRUNmo1NE8zenFxQnRHRnJDVVI=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                        <b>[10]</b>
                                         Jia Q, Liang Y, Zhang W.Hardware efficient 2-D DWT architecture without off-chip RAM[J].Journal of Xidian University (Natural Science Edition) , 2017, 44 (4) :138-143.贾琦, 梁煜, 张为.一种无片外存储的高性能二维DWT架构[J].西安电子科技大学学报 (自然科学版) , 2017, 44 (4) :138-143.
                                    </a>
                                </li>
                                <li id="30">


                                    <a id="bibliography_11" title=" Tian X, Wu L, Tan Y H, &lt;i&gt;et al&lt;/i&gt;.Efficient multi-input/multi-output VLSI architecture for two-dimensional lifting-based discrete wavelet transform[J].IEEE Transactions on Computers, 2011, 60 (8) :1207-1211." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform">
                                        <b>[11]</b>
                                         Tian X, Wu L, Tan Y H, &lt;i&gt;et al&lt;/i&gt;.Efficient multi-input/multi-output VLSI architecture for two-dimensional lifting-based discrete wavelet transform[J].IEEE Transactions on Computers, 2011, 60 (8) :1207-1211.
                                    </a>
                                </li>
                                <li id="32">


                                    <a id="bibliography_12" title=" Mohanty B K, Mahajan A, Meher P K.Area- and power-efficient architecture for high-throughput implementation of lifting 2-D DWT[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (7) :434-438." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Area- and Power-Efficient Architecture for High-Throughput Implementationof Lifting 2-D DWT">
                                        <b>[12]</b>
                                         Mohanty B K, Mahajan A, Meher P K.Area- and power-efficient architecture for high-throughput implementation of lifting 2-D DWT[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (7) :434-438.
                                    </a>
                                </li>
                                <li id="34">


                                    <a id="bibliography_13" title=" Mohanty B K, Meher P K.Memory efficient modular VLSI architecture for high throughput and low-latency implementation of multilevel lifting 2-D DWT[J].IEEE Transactions on Signal Processing, 2011, 59 (5) :2072-2084." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT">
                                        <b>[13]</b>
                                         Mohanty B K, Meher P K.Memory efficient modular VLSI architecture for high throughput and low-latency implementation of multilevel lifting 2-D DWT[J].IEEE Transactions on Signal Processing, 2011, 59 (5) :2072-2084.
                                    </a>
                                </li>
                                <li id="36">


                                    <a id="bibliography_14" title=" Mohanty B K, Meher P K.Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT[J].IEEE Transactions on Circuits and Systems for Video Technology, 2013, 23 (2) :353-363." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT">
                                        <b>[14]</b>
                                         Mohanty B K, Meher P K.Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT[J].IEEE Transactions on Circuits and Systems for Video Technology, 2013, 23 (2) :353-363.
                                    </a>
                                </li>
                                <li id="38">


                                    <a id="bibliography_15" title=" Hu Y S, Prasanna V K.Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA[C]//Proceedings of IEEE High Performance Extreme Computing Conference, September 9-11, 2014, Waltham, MA, USA.New York:IEEE, 2014:1-6." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA">
                                        <b>[15]</b>
                                         Hu Y S, Prasanna V K.Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA[C]//Proceedings of IEEE High Performance Extreme Computing Conference, September 9-11, 2014, Waltham, MA, USA.New York:IEEE, 2014:1-6.
                                    </a>
                                </li>
                                <li id="40">


                                    <a id="bibliography_16" title=" Hu Y S, Jong C C.A memory-efficient high-throughput architecture for lifting-based multi-level 2-D DWT[J].IEEE Transactions on Signal Processing, 2013, 61 (20) :4975-4987." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=A Memory-efficient High-throughput Architecture for Lifting-based Multi-level 2-D DWT">
                                        <b>[16]</b>
                                         Hu Y S, Jong C C.A memory-efficient high-throughput architecture for lifting-based multi-level 2-D DWT[J].IEEE Transactions on Signal Processing, 2013, 61 (20) :4975-4987.
                                    </a>
                                </li>
                                <li id="42">


                                    <a id="bibliography_17" title=" Zhang W, Jiang Z, Gao Z Y, &lt;i&gt;et al&lt;/i&gt;.An efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (3) :158-162." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform">
                                        <b>[17]</b>
                                         Zhang W, Jiang Z, Gao Z Y, &lt;i&gt;et al&lt;/i&gt;.An efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (3) :158-162.
                                    </a>
                                </li>
                                <li id="44">


                                    <a id="bibliography_18" title=" Huang C T, Tseng P C, Chen L G.Flipping structure:an efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Signal Processing, 2004, 52 (4) :1080-1089." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform">
                                        <b>[18]</b>
                                         Huang C T, Tseng P C, Chen L G.Flipping structure:an efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Signal Processing, 2004, 52 (4) :1080-1089.
                                    </a>
                                </li>
                                <li id="46">


                                    <a id="bibliography_19" title=" Mohanty B K, Meher P K.Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation[J].IET Image Processing, 2014, 8 (6) :345-353." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation">
                                        <b>[19]</b>
                                         Mohanty B K, Meher P K.Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation[J].IET Image Processing, 2014, 8 (6) :345-353.
                                    </a>
                                </li>
                                <li id="48">


                                    <a id="bibliography_20" title=" Wu C K, Zhang W, Jia Q, &lt;i&gt;et al&lt;/i&gt;.Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM[J].IET Image Processing, 2017, 11 (6) :362-369." target="_blank"
                                       href="http://scholar.cnki.net/result.aspx?q=Hardware Efficient Multiplier-less Multi-level 2DDWT Architecture without offchip RAM">
                                        <b>[20]</b>
                                         Wu C K, Zhang W, Jia Q, &lt;i&gt;et al&lt;/i&gt;.Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM[J].IET Image Processing, 2017, 11 (6) :362-369.
                                    </a>
                                </li>
                            </ul>
                            <div style='display: none;' class="zqscroller" >
                                <h4 class="">附加材料</h4>
                                <ul></ul>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
            &nbsp;
            <!--此处有一空格符 勿删-->
        </div>

        
    <div class="content">

    <div class="head-tag">   
            <p>
               <b> 网络首发时间: 2018-12-17 10:58</b>
            </p>     
    </div>


        <!--tips start-->
                            <div class="tips">
                    <a href="http://navi.cnki.net/KNavi/JournalDetail?pcode=CJFD&amp;pykm=GXXB" target="_blank">光学学报</a>
                2019,39(04),161-168 DOI:10.3788/AOS201939.0412004            </div>
        <!--tips end-->
            <div class="top-title">
                <h1 class="title">
                    <span class="vm"><b>多级离散小波变换的高效超大规模集成架构</b></span>
                                    </h1>

            </div>
                        <h2>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E7%9B%BC&amp;code=29728099&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张盼</a>
                                <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=au&amp;skey=%E5%BC%A0%E4%B8%BA&amp;code=09966565&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">张为</a>
                </h2>
                    <h2>
                    <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=in&amp;skey=%E5%A4%A9%E6%B4%A5%E5%A4%A7%E5%AD%A6%E5%BE%AE%E7%94%B5%E5%AD%90%E5%AD%A6%E9%99%A2&amp;code=0246359&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">天津大学微电子学院</a>
            </h2>

        
<div class="link">
    <a id="aexport" class="icon icon-output"  onclick="" href="javascript:void(0);"><i></i>导出/参考文献</a>
    
    <span class="shareBoard" onmouseover="$('#sharedet').show();$('#this').addClass('shareBoardCUR')" onmouseout="$('#sharedet').hide();$('#this').removeClass('shareBoardCUR')">
        <a class="icon icon-share" href="#"><i></i>分享<em></em></a>
        <ul class="shareHide" id="sharedet" style="display: none;">
            <li><a title="复制链接" class="copy" onclick="" href="#"><i></i>复制链接</a></li>
            <li><a title="分享到新浪微博" class="xl" onclick="" href="javascript:common.ShareAction('xl');"><i></i>新浪微博</a></li>
            <li>
                <a title="分享到微信" class="wx" onclick="" href="#"><i></i>微信扫一扫</a>
                <div class="qrcode"><img src='' alt='' /></div>
            </li>
        </ul>

    </span>
    
    <a id="RefTrack" title="创建引文跟踪" class="icon icon-track" onclick="" href="javascript:void(0);"> <i></i>创建引文跟踪 </a>
    <a id="ashoucang" title="收藏" class="icon icon-favor" onclick="" href="javascript:void(0);"><i></i>收藏</a>
    <a class="icon icon-print" onclick="window.print();" href="javascript:void(0);"><i></i>打印</a>
    
    <!--版本切换 end-->
</div>
                            <div class="data" id="a_abstract">
                <span class="keys">摘<span style="font-family: 'Times New Roman';">&nbsp;&nbsp;&nbsp;&nbsp;</span>要：</span>
                <p>设计了一种单时钟域内低级展开、高级折叠的多级离散小波变换架构;采用横向三输入扫描方式, 基于9/7离散小波变换提升算法, 设计第1级离散小波变换模块;根据第2级离散小波变换的时钟周期与有效输入数据之比, 设计半折叠的第2级离散小波变换模块;将第3级及更高级的离散小波变换的架构折叠到第2级离散小波变换架构上, 从而降低了硬件资源的消耗。结果表明:对于大小为512 pixel×512 pixel的经3级离散小波变换处理的输入图像, 所提架构的硬件效率比其他现有架构提高了57.1%以上。</p>
            </div>
                    <div class="data" id="a_keywords">
                <span class="keys">关键词：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%9B%BE%E5%83%8F%E5%A4%84%E7%90%86&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">图像处理;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E8%B6%85%E5%A4%A7%E8%A7%84%E6%A8%A1%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">超大规模集成电路;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%86%85%E9%83%A8%E6%8A%98%E5%8F%A0&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">内部折叠;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E5%B0%8F%E6%B3%A2%E5%8F%98%E6%8D%A2&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">小波变换;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=%E7%89%87%E5%A4%96%E5%AD%98%E5%82%A8&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">片外存储;</a>
                </p>
            </div>
        
        <!--brief start-->
        
            <div class="brief">
                    <p>
                            <b>作者简介：</b>
                                                        <span>
                                    *张盼, E-mail:zhangpantju@tju.edu.cn;
                                </span>
                    </p>
                                    <p><b>收稿日期：</b>2018-11-03</p>

                    <p>

                            <b>基金：</b>
                                                        <span>国家重点研发计划政府间国际科技创新合作重点专项 (2016YFE0100500);</span>
                    </p>
            </div>
                    <h1><b>Efficient Very Large Scale Integration Architecture of Multi-Level Discrete Wavelet Transform</b></h1>
                    <h2>
                    <span>Zhang Pan</span>
                    <span>Zhang Wei</span>
            </h2>
                    <h2>
                    <span>School of Microelectronics, Tianjin University</span>
            </h2>
                            <div class="data" id="a_abstractEN">
                <span class="keys">Abstract：</span>
                <p>A lower-level unfolded and higher-level folded multi-level discrete wavelet transform architecture in single-clock domain is proposed. A three-input line-based scanning method is adopted. The first-level discrete wavelet transform is designed based on the 9/7 discrete wavelet transform lifting scheme. The partially folded second-level discrete wavelet transform is constructed according to the ratio of clock cycles to valid input data. The third-level and higher-level discrete wavelet transform architectures are folded into the second-level discrete wavelet transform architecture to reduce the consumption of hardware resources. The results show that for the input image with size of 512 pixel×512 pixel processed by the three-level discrete wavelet transform, the hardware efficiency of the proposed architecture increases over 57.1% compared with the existing architectures.</p>
            </div>
                    <div class="data" id="a_keywordsEN">
                <span class="keys">Keyword：</span>
                <p>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=image%20processing&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">image processing;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=very%20large%20scale%20integrated%20circuit&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">very large scale integrated circuit;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=internal%20folding&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">internal folding;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=wavelet%20transform&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">wavelet transform;</a>
                        <a href="/kcms/detail/knetsearch.aspx?dbcode=CJFD&amp;sfield=kw&amp;skey=off-chip%20random%20access%20memory&amp;code=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" target="_blank">off-chip random access memory;</a>
                </p>
            </div>
                    <div class="brief">
                
                    <p>
                                            </p>
                                    <p><b>Received：</b> 2018-11-03</p>
                                    <p>
                                            </p>
            </div>


        <!--brief start-->
                        <h3 id="50" name="50" class="anchor-tag">1 引 言</h3>
                <div class="p1">
                    <p id="51">小波变换是一种在时域和频域均有优异性能的多分辨率分析工具, 广泛应用于图像压缩、图像分析、图像处理等领域, 如JPEG 2000 (Joint Photographic Experts Group 2000) 图像压缩编码等。喻珺等<citation id="95" type="reference"><link href="10" rel="bibliography" /><sup>[<a class="sup">1</a>]</sup></citation>提出了基于小波变换的优化折中综合鉴别函数 (OTSDF) 滤波器W_OTSDF设计;侯春萍等<citation id="96" type="reference"><link href="12" rel="bibliography" /><sup>[<a class="sup">2</a>]</sup></citation>基于小波变换与人眼对图像低层次结构的理解, 提出了一种无参考立体图像质量的评价方法;王森等<citation id="97" type="reference"><link href="14" rel="bibliography" /><sup>[<a class="sup">3</a>]</sup></citation>提出了一种融合小波边缘检测与多尺度结构化森林的裂纹分割方法, 从而实现了对复杂背景下裂纹目标的有效检测。这些都是近年来国内研究中小波变换在图像处理领域和信号分析领域中的应用。小波变换的主要作用是将图像的能量由低分辨率的高频子带向高分辨率的低频子带聚集, 以进一步对数据进行处理。由于其运算量较大, 二维离散小波变换 (DWT) 一般通过硬件电路来实现, 因此, 不断地对其硬件架构进行优化具有重要意义。在进行高效低功耗处理的同时, 降低硬件资源消耗则成为设计优化的重要研究方向。</p>
                </div>
                <div class="p1">
                    <p id="52">近年来, 随着对图像实时处理要求的提高, 涌现出了大量对二维DWT的超大规模集成电路 (VLSI) 架构进行优化的研究。Darji等<citation id="98" type="reference"><link href="16" rel="bibliography" /><sup>[<a class="sup">4</a>]</sup></citation>采用一种折叠的双输入架构, 将关键路径延时<i>T</i><sub>CPD</sub>降低为乘法器延时<i>T</i><sub>m</sub>, 内部数据暂存减少为4<i>N</i> (<i>N</i>为原始输入图像的长度) , 但是整体的硬件资源消耗仍较大, 关键路径也较长。Hu等<citation id="99" type="reference"><link href="18" rel="bibliography" /><sup>[<a class="sup">5</a>]</sup></citation>提出了重复扫描的数据扫描方式, 采用重复扫描1行数据的方法, 将内部数据暂存减小为3<i>N</i>。重复扫描的方法在之后的研究中也被多次采用, 通过重复扫描1行、3行和5行数据, 可分别减少<i>N</i>、2<i>N</i>和3<i>N</i>的内部数据暂存<citation id="102" type="reference"><link href="20" rel="bibliography" /><link href="22" rel="bibliography" /><link href="24" rel="bibliography" /><sup>[<a class="sup">6</a>,<a class="sup">7</a>,<a class="sup">8</a>]</sup></citation>。高家明等<citation id="100" type="reference"><link href="26" rel="bibliography" /><sup>[<a class="sup">9</a>]</sup></citation>在重复扫描1行数据的基础上, 提出了一种数据错位的扫描方式。通过调整输入数据的时序, 将模块内所需数据暂存减小为3<i>N</i>, 关键路径延时降为<i>T</i><sub>m</sub>。但是其所采取的时钟数据错位的方法实现起来比较复杂, 尤其是应用于高并行架构时更加复杂。贾琦等<citation id="101" type="reference"><link href="28" rel="bibliography" /><sup>[<a class="sup">10</a>]</sup></citation>通过引入正则有符号数 (CSD) 乘法器, 将关键路径延时降低为加法器延时<i>T</i><sub>a</sub>, 有效减少了硬件资源的消耗, 但该架构的控制复杂度较高。</p>
                </div>
                <div class="p1">
                    <p id="53">在JPEG 2000图像压缩系统等主要应用环境下, 数据需要进行多级的二维DWT处理, 一般需要大量的片外存储或数据调整来完成两级之间LL (low-low) 分量的数据衔接。对于多级结构, Tian等<citation id="103" type="reference"><link href="30" rel="bibliography" /><sup>[<a class="sup">11</a>]</sup></citation>提出了一种多输入/多输出的二维DWT设计, 显著提高了架构的吞吐量。但是该架构在多级时采用的是折叠架构, 因此需要大量的片外存储。此外, 多条带并行处理也使得该架构所需的输入存储和运算资源较高, 因此, 架构的整体硬件效率较低。Mohanty等<citation id="104" type="reference"><link href="32" rel="bibliography" /><sup>[<a class="sup">12</a>]</sup></citation>也采用了类似的整体折叠的高并行架构, 尽管整体的吞吐量有显著提升, 但折叠架构所需的大量片外存储以及高并行架构所需的输入存储和运算资源的增加均会导致整体硬件资源消耗极大, 硬件效率较低。Mohanty等<citation id="105" type="reference"><link href="34" rel="bibliography" /><sup>[<a class="sup">13</a>]</sup></citation>提出了高并行的多级展开架构, 该架构消除了片外存储, 但关键路径延时长达<i>T</i><sub>m</sub>+2<i>T</i><sub>a</sub>, 且输入存储也较大。Mohanty等<citation id="106" type="reference"><link href="36" rel="bibliography" /><sup>[<a class="sup">14</a>]</sup></citation>提出了一种并行卷积结构, 该结构通过增加运算资源, 降低了模块内部数据的存储需求, 但输入存储并没有减少。Hu等<citation id="107" type="reference"><link href="38" rel="bibliography" /><sup>[<a class="sup">15</a>]</sup></citation>提出的基于块扫描的架构有效减少了输入存储资源的需求, 但所需的输入存储资源仍然很大。Hu等<citation id="108" type="reference"><link href="40" rel="bibliography" /><sup>[<a class="sup">16</a>]</sup></citation>通过重复扫描7列数据的方式消除了第1级的级内存储, 但是控制逻辑比较复杂, 并且由于采用了基于多条带并行的纵向扫描方式, 因此需要极大的输入存储。Zhang等<citation id="109" type="reference"><link href="42" rel="bibliography" /><sup>[<a class="sup">17</a>]</sup></citation>采用了非并行架构, 因此所需的运算资源较少, 但其在多级架构上采取的是折叠架构, 因此同样需要极大的片外存储。</p>
                </div>
                <div class="p1">
                    <p id="54">通过对现有的多级结构进行研究后可以发现, 展开结构相比于折叠结构延时更小, 资源消耗更低。但是, 由于展开结构中后一级只对前一级的LL分量继续进行处理, 因此存在时钟周期不匹配的问题, 即时钟周期与有效输入不能一一对应。此时若采用多时钟来控制, 就会增加额外的硬件资源消耗;而如果仍然采用单时钟进行控制, 就会导致大部分时钟周期都在进行无效的数据处理, 从而造成资源浪费。为了解决这些问题, 本文基于9/7 DWT提升算法, 设计了一种单时钟域的低级展开、高级折叠的多级二维9/7 DWT结构, 重点对两级及其之后的高级DWT进行设计, 包括内部的半折叠和两级后的整体架构的折叠设计, 以优化架构的级间存储, 降低总存储资源的消耗, 解决大量时钟周期浪费的问题, 从而提高硬件效率。</p>
                </div>
                <h3 id="55" name="55" class="anchor-tag">2 基本原理</h3>
                <div class="p1">
                    <p id="56">一维9/7 DWT提升算法由Daubechies和Sweldens于1996年提出, 经Huang等<citation id="110" type="reference"><link href="44" rel="bibliography" /><sup>[<a class="sup">18</a>]</sup></citation>于2004年改进后形成Flipping结构。该算法包括两步提升和一步缩放, 如 (1) ～ (6) 式所示:</p>
                </div>
                <div class="p1">
                    <p id="57" class="code-formula">
                        <mathml id="57"><math xmlns="http://www.w3.org/1998/Math/MathML"><mtable columnalign="left"><mtr><mtd><mtable columnalign="left"><mtr><mtd><mfrac><mn>1</mn><mi>α</mi></mfrac><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>=</mo><mfrac><mn>1</mn><mi>α</mi></mfrac><mi>x</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo></mtd></mtr><mtr><mtd><mi>x</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>+</mo><mi>x</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>2</mn><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>1</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></mtd></mtr><mtr><mtd><mtable columnalign="left"><mtr><mtd><mfrac><mn>1</mn><mi>β</mi></mfrac><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>=</mo><mfrac><mn>1</mn><mi>β</mi></mfrac><mi>x</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>+</mo></mtd></mtr><mtr><mtd><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>-</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>2</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></mtd></mtr><mtr><mtd><mtable columnalign="left"><mtr><mtd><mfrac><mn>1</mn><mi>γ</mi></mfrac><mi>Η</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>=</mo><mfrac><mn>1</mn><mi>γ</mi></mfrac><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo></mtd></mtr><mtr><mtd><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>+</mo><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>2</mn><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>3</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></mtd></mtr><mtr><mtd><mtable columnalign="left"><mtr><mtd><mfrac><mn>1</mn><mi>δ</mi></mfrac><mi>L</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>=</mo><mfrac><mn>1</mn><mi>δ</mi></mfrac><mi>y</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>+</mo></mtd></mtr><mtr><mtd><mi>Η</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>-</mo><mn>1</mn><mo stretchy="false">) </mo><mo>+</mo><mi>Η</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>4</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></mtd></mtr><mtr><mtd><mi>Η</mi><mo>°</mo><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>=</mo><mi>Κ</mi><mo>⋅</mo><mi>Η</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo>+</mo><mn>1</mn><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>5</mn><mo stretchy="false">) </mo></mtd></mtr><mtr><mtd><mi>L</mi><mo>°</mo><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>=</mo><mfrac><mn>1</mn><mi>Κ</mi></mfrac><mi>L</mi><mo stretchy="false"> (</mo><mn>2</mn><mi>n</mi><mo stretchy="false">) </mo><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>6</mn><mo stretchy="false">) </mo></mtd></mtr></mtable></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="58">式中:<i>n</i>为像素点坐标;<i>x</i> (<i>n</i>) 为输入的原始图像像素值;<i>y</i> (<i>n</i>) 为计算过程中产生的中间变量;<i>H</i> (2<i>n</i>+1) 和<i>L</i> (2<i>n</i>) 分别为归一化前的高频分量小波系数和低频分量小波系数;<i>H</i>° (2<i>n</i>+1) 和<i>L</i>° (2<i>n</i>) 分别为最终分解得到的高频和低频分量小波系数;系数<i>α</i>、<i>β</i>、<i>γ</i>、<i>δ</i>、<i>K</i>为常数定值, <i>α</i>=-1.586134342, <i>β</i>=-0.052980118, <i>γ</i>=0.882911075, <i>δ</i>=0.443506852, <i>K</i>=1.230174105。 (1) ～ (4) 式可以作为4个基本运算, 每个基本运算都由1个乘法运算、2个加法运算及3个运算项组成, 且除了乘法系数不同以外, 4个公式的运算方式完全一样。在流水线结构下, (2) ～ (4) 式每个基本运算中的待乘加数项至少比同一基本运算中的另外2个非待乘加数项提前1个时钟周期到达。如 (2) 式中的<i>x</i> (2<i>n</i>) 若在第<i>X</i>周期到达, 则<i>y</i> (2<i>n</i>+1) 与<i>y</i> (2<i>n</i>-1) 最早在第<i>X</i>+1周期通过 (1) 式运算得到。又因为<i>T</i><sub>m</sub>≈2<i>T</i><sub>a</sub><citation id="111" type="reference"><link href="46" rel="bibliography" /><sup>[<a class="sup">19</a>]</sup></citation>, 因此, 在 (1) ～ (4) 式的基本运算中, 各运算 (加法运算和乘法运算) 可以在保持<i>T</i><sub>CPD</sub>为<i>T</i><sub>m</sub>的情况下并行执行。在 (1) 式对应的架构中引入2个寄存器, 使<i>x</i> (2<i>n</i>) 和<i>x</i> (2<i>n</i>+2) 比<i>x</i> (2<i>n</i>+1) 落后1个周期到达, 亦即使<i>x</i> (2<i>n</i>+1) 提前1个周期到达。这样, 4个基本运算的处理方式完全相同, 因此, 可以将乘法路径与加法路径分离开, 使其并行执行。以 (1) 式和 (2) 式为例, 设计的基本运算模块如图1所示。 (3) 式和 (4) 式的架构与 (2) 式的相同。</p>
                </div>
                <div class="p1">
                    <p id="59">图1中带有*的项即为提前到达的待乘加法项。由图1可知, 每个基本运算模块均在1个周期内完成, 使得下一个公式中的非待乘加法项刚好落后待乘加法项1个周期到达。因此, 在非待乘加法项到达时, 在当前周期即可与已经完成乘法运算的待乘加法项相加。该处理方式既可使得寄存器的数量最优, 又可因为4个基本运算只有乘法项系数不同而可对乘法项系数进行多路选择, 以实现基本运算模块的复用, 为高级DWT的内部折叠提供基础, 从而提高硬件效率。</p>
                </div>
                <div class="area_img" id="60">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_060.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图1 基本运算模块架构。 (a) (1) 式的架构; (b) (2) 式的架构" src="Detail/GetImg?filename=images/GXXB201904019_060.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图1 基本运算模块架构。 (a) (1) 式的架构; (b) (2) 式的架构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_060.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 1 Architectures of basic operation module. (a) Architecture of formula (1) ; (b) architecture of formula (2) </p>

                </div>
                <h3 id="61" name="61" class="anchor-tag">3 架构设计</h3>
                <h4 class="anchor-tag" id="62" name="62"><b>3.1 数据扫描</b></h4>
                <div class="p1">
                    <p id="63">目前, DWT的相关研究采用的数据扫描方式主要有纵向扫描和横向扫描两种。然而对于DWT模块, 如果采用纵向扫描方式, 就需要先存储原始图像的全部像素数据, 因此需要大量的片外存储。而采用横向扫描方式则可以缓解这个问题。又由于该算法的原始输入有3个, 分别为<i>x</i> (2<i>n</i>) 、<i>x</i> (2<i>n</i>+1) 和<i>x</i> (2<i>n</i>+2) , 因此, 本设计采用横向并行三输入扫描方式, 如图2所示。三输入采用的是“2+1”模式, 其中的“1”为重复扫描点。图2中灰色像素点即为重复扫描像素。</p>
                </div>
                <div class="area_img" id="64">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图2 数据扫描方式" src="Detail/GetImg?filename=images/GXXB201904019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图2 数据扫描方式  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_064.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 2 Data scanning method</p>

                </div>
                <h4 class="anchor-tag" id="65" name="65"><b>3.2 第一级架构设计</b></h4>
                <div class="p1">
                    <p id="66">为解决整体折叠多级DWT结构需要过多的片外存储, 整体全展开架构又存在时钟周期浪费的问题, 本研究在一个单时钟域内对第1级DWT采用全展开设计, 对第2级DWT进行内部半折叠处理, 并将第3级及更高级的DWT架构全部折叠到第2级DWT架构上。这样既可以消除片外存储的需求, 又可以大幅降低片上随机存储器 (RAM) 的需求, 还可以解决时钟周期浪费的问题, 从而避免进行多时钟域设计。</p>
                </div>
                <div class="p1">
                    <p id="67">对于第1级DWT, 输入均为原始图像数据, 时钟周期与有效输入数量之比是1∶1, 因此设计为全展开结构, 即一维变换模块由4个基本运算单元依次连接构成, 如图3所示。该一维架构中的4个基本运算占用4级流水线, 加上对输入时序的调整, 共需要5级流水线。同时, 基于该一维DWT架构, 选择深度为<i>N</i>的RAM来搭建架构, 就可以得到列变换架构;选择深度为2的缓冲器来搭建架构, 可以得到相应的行变换架构。</p>
                </div>
                <div class="area_img" id="68">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图3 第1级的一维DWT架构" src="Detail/GetImg?filename=images/GXXB201904019_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图3 第1级的一维DWT架构  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_068.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 3 One-dimensional DWT architecture of first-level</p>

                </div>
                <h4 class="anchor-tag" id="69" name="69"><b>3.3 第2级及第3级架构设计</b></h4>
                <div class="p1">
                    <p id="70">在展开架构下, 对于前一级生成的LL分量、LH (low-high) 分量、HL (high-low) 分量和HH (high-high) 分量, 只有LL分量进入下一级, 因此前后两级之间的吞吐率之比为4∶1。即第1级DWT的时钟周期与有效输入数据数量之比为1∶1, 第2级DWT的时钟数据比为4∶1, 第3级DWT的时钟数据比为16∶1。当时钟数据比为1∶1时, 采用内部全展开架构, 如图3所示。对于时钟数据比为4∶1及16∶1的情况, 如果采用全展开架构, 就会导致绝大部分时钟周期中DWT架构都在进行无效的数据处理。因此, 为了在采用单时钟域情况下提高硬件的使用率, 本设计对第2级DWT架构进行半折叠, 并将第2级DWT的输出结果LL<sub>2</sub>分量进行暂存和顺序调整后, 重新作为第2级DWT架构的输入来进行第3级DWT处理, 即第2级DWT和第3级DWT共用同一架构, 不需要设计额外的第3级DWT架构。该一维DWT架构及内存管理如图4所示。通过正确选择使用RAM或缓冲器, 该一维DWT架构可以分别应用到列变换和行变换架构中。需要注意的是, 图4中的RAM21/Buffer21、RAM22/Buffer22、RAM23/Buffer23分别存储第2级DWT的中间变量, 而RAM31/Buffer31、RAM32/Buffer32、RAM33/Buffer33分别存储第3级DWT的中间变量。</p>
                </div>
                <div class="area_img" id="71">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图4 第2级与第3级的一维DWT架构及内存管理" src="Detail/GetImg?filename=images/GXXB201904019_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图4 第2级与第3级的一维DWT架构及内存管理  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_071.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 4 One-dimensional DWT architecture of second-level and third-level as well as memory management units</p>

                </div>
                <div class="p1">
                    <p id="72">在图4中, 第1级DWT生成的LL<sub>1</sub>分量输出后, 通过3个大小为<i>N</i>/2的RAM和两个寄存器对其进行存储和顺序调整, 之后产生3个符合第2级DWT输入时序要求的输出数据, 并且时钟数据比为4∶1。由于每4个时钟周期只有1组有效数据, 因此在一维模块内部可以对基本运算模块进行半折叠, 即对于第2级DWT中1组有效数据的4次运算处理, 前两次运算重复调用第1个基本运算模块, 后两次运算重复调用第2个基本运算模块。这样, 对于一个基本运算模块来说, 每4个时钟周期只有两个时钟周期在工作, 即硬件的使用率为50%。数据经第2级DWT模块处理完成后得到LL<sub>2</sub>分量, 之后通过3个大小为<i>N</i>/4的RAM和两个寄存器进行存储和时序调整, 作为时钟数据比为16∶1的第3级DWT的输入数据。但第3级DWT的输入数据不是进入新的第3级DWT架构, 而是重新进入第2级DWT架构, 并填充到进行第2级DWT处理时基本单元处于无效数据处理的时钟周期, 这样就可以实现第2级和第3级DWT共用同一架构, 并且工作周期互不干扰。</p>
                </div>
                <div class="p1">
                    <p id="73">第2级DWT架构的单个基本模块的工作时序如图5所示, 其中CLK为时钟周期, 3个输入<i>x</i> (2<i>n</i>) 、<i>x</i> (2<i>n</i>+1) 及<i>x</i> (2<i>n</i>+2) 中的<i>x</i> (2<i>n</i>+1) <sup>*</sup>为提前进入项, 黑色圆代表该基本模块进行第2级DWT处理, 灰色圆代表该基本模块进行第3级DWT处理, 白色圆代表该基本模块进行无效的数据处理。对于一个基本运算模块来说, 第2个时钟周期进行第2级DWT中 (1) 式的运算, 第3个时钟周期进行 (2) 式的运算, 第4个时钟周期进行第2级DWT中 (1) 式的运算, 第5个时钟周期进行第3级DWT (2) 式的运算, 第6、第7个周期再次进行第2级DWT处理, 第8、第9个时钟周期进行无效的数据处理。依此类推, 直到第20、第21周期才再次进行第3级DWT处理。这样, 第2级和第3级散小波变换操作就可以共用同一个二维DWT模块, 并且由于占据不同的时钟处理周期, 因此分别进行第2级和第3级小波变换的数据互不干涉, 从而不会发生数据错误的情况。此外, 如果需要进行更多级数的DWT变换, 后续的DWT变换架构仍然可以折叠到第2级DWT架构上。如果需要进行4级DWT变换, 则第4级DWT仍可折叠到第2级DWT架构上, 且第4级变换使用的时钟周期是第2组4个时钟周期中的空闲周期, 例如第8、第9个时钟周期。更高级的变换依此类推, 并且小波变换的级数越高, 硬件的使用率越高。</p>
                </div>
                <div class="area_img" id="74">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_074.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图5 单个基本运算模块的工作时序图" src="Detail/GetImg?filename=images/GXXB201904019_074.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图5 单个基本运算模块的工作时序图  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_074.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 5 Working sequence diagram of single basic operation module</p>

                </div>
                <h4 class="anchor-tag" id="75" name="75"><b>3.4 转置模块</b></h4>
                <div class="p1">
                    <p id="76">上述的一维DWT模块都可以通过合适的选择应用到列变换和行变换模块, 但需要注意的是, 列变换模块产生的系数需要经过转置才可以满足行变换的输入要求。由于不同结构的列变换模块输出顺序不同, 因此, 需要针对上面两种情况分别进行转置模块的设计。第1级DWT的列变换输出和转置模块如图6所示, 第2级及第3级DWT的列变换输出和转置模块如图7所示, 其中H为高频分量, L为低频分量。同时, 每级缩放模块采用1次缩放, 则第1级DWT的缩放需要2个乘法器和2个寄存器, 第2级及第3级DWT的缩放需要1个乘法器和1个寄存器。</p>
                </div>
                <div class="area_img" id="77">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_077.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图6 第1级DWT的转置模块" src="Detail/GetImg?filename=images/GXXB201904019_077.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图6 第1级DWT的转置模块  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_077.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 6 Transposing module of first-level DWT</p>

                </div>
                <h3 id="78" name="78" class="anchor-tag">4 仿真验证与硬件开销分析</h3>
                <h4 class="anchor-tag" id="79" name="79"><b>4.1 仿真验证</b></h4>
                <div class="p1">
                    <p id="80">基于Verilog HDL语言对设计的多级DWT架构进行建模及仿真。以5个大小为128 pixel×128 pixel的标准图像作为输入, 在精度为16 bit的条件下, 分别采用传统的折叠架构和本设计来实现3级DWT, 从而实现图像的分解。分解后的小波系数通过MATLAB软件进行逆变换来实现图像的重构, 原始图像与重构图像的峰值信噪比 (PSNR) 值也通过MATLAB软件计算获得, 结果如表1所示。由表1可知, 本设计可以获得与传统折叠架构几乎相同的PSNR值。因此, 本设计的正确性得到验证。</p>
                </div>
                <div class="area_img" id="81">
                                <a class="zoom-in" href="Detail/GetImg?filename=images/GXXB201904019_081.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">
                                    <img alt="图7 第2级与第3级DWT的转置模块" src="Detail/GetImg?filename=images/GXXB201904019_081.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
                                </a>
                                <p class="img_tit">图7 第2级与第3级DWT的转置模块  <a class="btn-zoomin" href="Detail/GetImg?filename=images/GXXB201904019_081.jpg&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!"></a><a class="downimg">&nbsp;&nbsp;下载原图</a></p>
                            <p class="img_tit">Fig. 7 Transposing module of second-level and third-level DWT</p>

                </div>
                <h4 class="anchor-tag" id="82" name="82"><b>4.2 硬件开销分析</b></h4>
                <div class="p1">
                    <p id="83">基于Verilog HDL语言的3级DWT的VLSI建模后, 对硬件资源消耗进行统计, 结果如表2所示, 其中<i>S</i>为并行度, 文献<citation id="112" type="reference">[<a class="sup">17</a>]</citation>和本设计均为非并行架构, 且<i>T</i><sub>m</sub>≈2<i>T</i><sub>a</sub><citation id="113" type="reference"><link href="46" rel="bibliography" /><sup>[<a class="sup">19</a>]</sup></citation>。此外需要注意的是, 原始输入图像大小为<i>N</i> pixel×<i>N</i> pixel, 像素位宽为8 bit, 并且需要拓展为16 bit后才能进行DWT处理。因此, 输入存储RAM的位宽为8 bit, 而级内和级间暂存RAM的位宽为16 bit。</p>
                </div>
                <div class="p1">
                    <p id="84">由于实际应用中图像的尺寸一般都很大, 因此, 输入RAM及暂存RAM的大小对该架构的硬件规模有极大影响。文献<citation id="114" type="reference">[<a class="sup">11</a>,<a class="sup">12</a>]</citation>采用的是高并行架构, 因此输入RAM的需求较大。又由于文献<citation id="115" type="reference">[<a class="sup">11</a>,<a class="sup">12</a>]</citation>采用了全折叠架构, 因此需要<i>N</i><sup>2</sup>/4的片外存储。文献<citation id="116" type="reference">[<a class="sup">16</a>]</citation>采用的是基于多条带并行的纵向扫描方式, 因此需要<i>N</i><sup>2</sup>的输入RAM。与本文同样采用非并行架构的文献<citation id="117" type="reference">[<a class="sup">17</a>]</citation>采用折叠架构, 同样需要<i>N</i><sup>2</sup>/4的片外存储。由于本文的架构采取低级展开, 并将高级DWT折叠到低级DWT上, 且高级DWT进行处理时所用时钟周期为低级DWT未利用时钟周期的架构, 从而消除了片外存储, 而且所需的运算资源也大幅减少, 因此, 本架构的总体硬件资源消耗远小于表2所示的其他架构。但是这是以较低的吞吐率换来的, 因此, 仍然不能直观地看出本架构的硬件效率相对其他架构的优越性。为了更加直观地对比各架构的硬件效率, 文献<citation id="118" type="reference">[<a class="sup">16</a>]</citation>提出了面积-延时-吞吐量 (ADP) 的综合评判标准。由于面积会受到约束条件和工艺水平等额外信息的干扰, 因此, 文献<citation id="119" type="reference">[<a class="sup">20</a>]</citation>提出了晶体管数-延时-吞吐量 (TDP) 的评判标准。硬件效率<i>R</i><sub>TDP</sub>的表达式为</p>
                </div>
                <div class="area_img" id="85">
                    <p class="img_tit">表1 精度为16 bit时进行3级DWT后原始图像与重构图像的PSNR值 <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 1 PSNR results of original images and reconstructed images after 3-level DWT with precision of 16 bit</p>
                    <p class="img_note"></p>
                    <table id="85" border="1"><tr><td rowspan="2"><br />Architecture</td><td colspan="5"><br />PSNR /dB</td></tr><tr><td><br />Lena.jpg</td><td>Lion.jpg</td><td>Peppers.jpg</td><td>Mandrill.jpg</td><td>Fruits.jpg</td></tr><tr><td>Traditional</td><td>62.969</td><td>60.839</td><td>62.325</td><td>64.064</td><td>60.503</td></tr><tr><td><br />Proposed</td><td>62.889</td><td>60.768</td><td>62.319</td><td>63.043</td><td>60.362</td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="area_img" id="86">
                    <p class="img_tit">表2 不同架构的整体硬件资源消耗 <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 2 Comparison of overall hardware resources consumption among different architectures</p>
                    <p class="img_note"></p>
                    <table id="86" border="1"><tr><td>Architecture</td><td>Multiplier</td><td>Adder</td><td>Register</td><td>Input RAM <br /> (8 bit) </td><td>Temporal <br />RAM (16 bit) </td><td><i>T</i><sub>CPD</sub></td><td>Throughput <br />rate</td></tr><tr><td><br />Ref. [11]</td><td>12<i>S</i></td><td>16<i>S</i></td><td>20<i>S</i>+<i>SN</i>+4<i>N</i></td><td>2<i>SN</i></td><td><i>N</i><sup>2</sup>/4</td><td>4<i>T</i><sub>a</sub></td><td><i>S</i>/2<i>T</i><sub>a</sub></td></tr><tr><td><br />Ref. [12]</td><td>9<i>S</i></td><td>16<i>S</i></td><td>20<i>S</i></td><td>2<i>SN</i></td><td>4<i>N</i>+<i>N</i><sup>2</sup>/4</td><td>4<i>T</i><sub>a</sub></td><td><i>S</i>/2<i>T</i><sub>a</sub></td></tr><tr><td><br />Ref. [16]</td><td>105<i>S</i>/8+6</td><td>21<i>S</i>+12</td><td>341<i>S</i>/8</td><td><i>N</i><sup>2</sup></td><td>3<i>N</i></td><td>3<i>T</i><sub>a</sub></td><td>2<i>S</i>/3<i>T</i><sub>a</sub></td></tr><tr><td><br />Ref. [17]</td><td>10</td><td>16</td><td>37</td><td>2<i>N</i></td><td>4<i>N</i>+<i>N</i><sup>2</sup>/4</td><td>2<i>T</i><sub>a</sub></td><td>1/<i>T</i><sub>a</sub></td></tr><tr><td><br />Proposed</td><td>15</td><td>24</td><td>127</td><td>3<i>N</i></td><td>15<i>N</i>/2</td><td>2<i>T</i><sub>a</sub></td><td>1/<i>T</i><sub>a</sub></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="88" class="code-formula">
                        <mathml id="88"><math xmlns="http://www.w3.org/1998/Math/MathML"><mrow><mi>R</mi><msub><mrow></mrow><mrow><mtext>Τ</mtext><mtext>D</mtext><mtext>Ρ</mtext></mrow></msub><mo>=</mo><mi>R</mi><msub><mrow></mrow><mrow><mtext>Τ</mtext><mtext>C</mtext></mrow></msub><mi>Τ</mi><msub><mrow></mrow><mrow><mtext>C</mtext><mtext>Ρ</mtext><mtext>D</mtext></mrow></msub><mi>Τ</mi><msub><mrow></mrow><mrow><mtext>A</mtext><mtext>C</mtext><mtext>Τ</mtext></mrow></msub><mo>, </mo><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mtext> </mtext><mrow><mtext> </mtext><mtext> </mtext><mtext> </mtext></mrow><mo stretchy="false"> (</mo><mn>7</mn><mo stretchy="false">) </mo></mrow></math></mathml>
                    </p>
                </div>
                <div class="p1">
                    <p id="89">式中:<i>R</i><sub>TC</sub>为晶体管的数量 (TC) ;<i>T</i><sub>ACT</sub>为活动周期数 (ACT) , 即计算一幅图像需要的周期数。显然, <i>R</i><sub>TDP</sub>综合考虑了架构的吞吐量、关键路径延时, 以及整体硬件开销的影响, 且<i>R</i><sub>TDP</sub>值越小, 架构的硬件效率越高。</p>
                </div>
                <div class="p1">
                    <p id="90">对于<i>R</i><sub>TC</sub>的取值, 采用文献<citation id="120" type="reference">[<a class="sup">10</a>]</citation>中以阵列乘法器和加法器作为基础运算单元的晶体管数量计算方法。基于表2所示的消耗的硬件资源, 以大小为512 pixel×512 pixel的图像为输入, 利用该计算方法计算所消耗的总的晶体管数量后, 利用 (7) 式计算硬件效率, 结果如表3所示。</p>
                </div>
                <div class="area_img" id="91">
                    <p class="img_tit">表3 <i>N</i>为512 pixel时不同结构的硬件效率 <a class="downexcel" onclick="DownLoadReportExcel(this)">导出到EXCEL</a></p>
                    <p class="img_tit">Table 3 Comparison of hardware efficiency among different architectures with <i>N</i> of 512 pixel</p>
                    <p class="img_note"></p>
                    <table id="91" border="1"><tr><td>Architecture</td><td><i>S</i></td><td><i>T</i><sub>ACT</sub></td><td><i>R</i><sub>TC</sub>×10<sup>6</sup></td><td><i>T</i><sub>CPD</sub> /ns</td><td><i>R</i><sub>TDP</sub>/ (transistor·s) </td><td>Relative hardware <br />efficiency improvement /%</td></tr><tr><td>Ref. [11]</td><td>8</td><td>21504</td><td>8.92</td><td>12.04</td><td>2309.46</td><td>80.4</td></tr><tr><td><br />Ref. [12]</td><td>8</td><td>21504</td><td>7.41</td><td>12.04</td><td>1918.50</td><td>76.4</td></tr><tr><td><br />Ref. [16]</td><td>8</td><td>16384</td><td>13.60</td><td>9.03</td><td>2005.90</td><td>77.4</td></tr><tr><td><br />Ref. [16]</td><td>16</td><td>8192</td><td>14.30</td><td>9.03</td><td>1057.82</td><td>57.1</td></tr><tr><td><br />Ref. [17]</td><td></td><td>172032</td><td>6.61</td><td>6.02</td><td>6845.50</td><td>93.4</td></tr><tr><td><br />Proposed</td><td></td><td>131072</td><td>0.575</td><td>6.02</td><td>453.71</td><td></td></tr></table>
                    <form name="form" action="/kxreader/Detail/DownloadReportExcel" method="POST" style="display:inline">
                        <input type="hidden" name="hidTable" value="" />
                        <input type="hidden" name="hidFileName" value="" />
                    </form>
                    <p class="img_note"></p>
                    <p class="img_note"></p>
                </div>
                <div class="p1">
                    <p id="92">由表2和表3可知, 尽管本设计采用非并行架构而导致吞吐率小于其他并行架构的吞吐率, 但避免了片外存储的使用, 减少了运算资源的消耗, 使得晶体管数量大幅减少, 仅为文献<citation id="121" type="reference">[<a class="sup">17</a>]</citation>中晶体管数量的1/11。同时, 晶体管数量的减少使得硬件效率显著提高。因此, 相比其他的现有架构, 本架构的硬件效率提高了57.1%以上, 并且进行DWT的级数越多, 硬件效率的提高越明显。</p>
                </div>
                <h3 id="93" name="93" class="anchor-tag">5 结 论</h3>
                <div class="p1">
                    <p id="94">本设计的架构整体上呈现了展开效果, 级间LL分量只需要进行简单的暂存即可进入下一级DWT进行处理, 从而消除了片外存储。同时, 根据展开结构下时钟周期与有效输入之比, 对第2级及更高级的DWT架构进行设计。对于时钟数据比为4∶1的第2级DWT架构内部进行半折叠处理, 并将时钟数据比为16∶1的第3级DWT折叠到第2级DWT架构上。这样, 所有的DWT都工作在同一时钟域, 且第2级及后续更高级的DWT可以共用同一架构, 从而提高了DWT架构的使用率, 减少了运算资源的消耗, 使得整个系统的硬件效率得到有效提高。相比于其他的现有架构, 本课题组设计的架构的硬件效率提高了57.1%以上。</p>
                </div>

        <!--brief end-->
        
        <!--conten left  end-->
        <!--增强附件-->
        

        <!--reference start-->
            <div class="reference anchor-tag" id="a_bibliography">
                    <h3>参考文献</h3>
                                        <p id="10">
                            <a id="bibliography_1" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201711032&amp;v=MDUwMDM0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5N2hWci9QSWpYVGJMRzRIOWJOcm85R1pvUUtESDg=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[1]</b> Yu J, Xu P, Yang T, <i>et al</i>.Optimization design of OTSDF filter based on wavelet transform[J].Acta Optica Sinica, 2017, 37 (11) :1123001.喻珺, 徐平, 杨拓, 等.基于小波变换的OTSDF滤波器优化设计[J].光学学报, 2017, 37 (11) :1123001.
                            </a>
                        </p>
                        <p id="12">
                            <a id="bibliography_2" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=JGDJ201806017&amp;v=MTE0NTBWdUZ5N2hWci9QTHlyUFpMRzRIOW5NcVk5RVk0UUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmU=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[2]</b> Hou C P, Lin H H.Stereoscopic image quality assessment based on wavelet transform and structure characteristics[J].Laser &amp; Optoelectronics Progress, 2018, 55 (6) :061005.侯春萍, 林洪湖.基于小波变换与结构特征的立体图像质量评价[J].激光与光电子学进展, 2018, 55 (6) :061005.
                            </a>
                        </p>
                        <p id="14">
                            <a id="bibliography_3" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201808025&amp;v=MDUwMTdCdEdGckNVUkxPZVplVnVGeTdoVnIvUElqWFRiTEc0SDluTXA0OUhZWVFLREg4NHZSNFQ2ajU0TzN6cXE=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[3]</b> Wang S, Wu X, Zhang Y H, <i>et al</i>.Surface crack segmentation based on multi-scale wavelet transform and structured forest[J].Acta Optica Sinica, 2018, 38 (8) :0815024.王森, 伍星, 张印辉, 等.基于多尺度小波变换和结构化森林的表面裂纹分割[J].光学学报, 2018, 38 (8) :0815024.
                            </a>
                        </p>
                        <p id="16">
                            <a id="bibliography_4" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform">

                                <b>[4]</b> Darji A, Agrawal S, Oza A, <i>et al</i>.Dual-scan parallel flipping architecture for a lifting-based 2-D discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2014, 61 (6) :433-437.
                            </a>
                        </p>
                        <p id="18">
                            <a id="bibliography_5" target="_blank" href="http://scholar.cnki.net/result.aspx?q=&amp;quot;A memory-efficient scalable architecture for lifting-based discrete wavelet transform,&amp;quot;">

                                <b>[5]</b> Hu Y S, Jong C C.A memory-efficient scalable architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2013, 60 (8) :502-506.
                            </a>
                        </p>
                        <p id="20">
                            <a id="bibliography_6" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Critical-path Optimization for Efficient Hardware Realization of Lifting and Flipping DWTs">

                                <b>[6]</b> Mohanty B K, Meher P K, Srikanthan T.Critical-path optimization for efficient hardware realization of lifting and flipping DWTs[C]//Proceedings of IEEE International Symposium on Circuits and Systems, May 24-27, 2015, Lisbon, Portugal.New York:IEEE, 2015:1186-1189.
                            </a>
                        </p>
                        <p id="22">
                            <a id="bibliography_7" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Flipping based high performance pipelined VLSI architecture for 2-D discrete wavelet transform">

                                <b>[7]</b> Todkar S, Shastry P V S.Flipping based high performance pipelined VLSI architecture for 2-D discrete wavelet transform[C]∥Proceedings of International Conference on Applied and Theoretical Computing and Communication Technology, October 29-31, 2015, Davangere, India.New York:IEEE, 2015:832-836.
                            </a>
                        </p>
                        <p id="24">
                            <a id="bibliography_8" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memory efficient VLSI architecture for lifting-based DWT">

                                <b>[8]</b> Darji A, Lumaye A.Memory efficient VLSI architecture for lifting-based DWT[C]//Proceedings of IEEE 57<sup>th</sup> International Midwest Symposium on Circuits and Systems, August 3-6, 2014, College Station, TX, USA.New York:IEEE, 2014:189-192.
                            </a>
                        </p>
                        <p id="26">
                            <a id="bibliography_9" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDKD201802019&amp;v=MTE5NDFTbkFhckc0SDluTXJZOUViWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeTdoVnIvUFA=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[9]</b> Gao J M, Liang Y, Zhang W, <i>et al</i>.Memory efficient architecture for 2-D DWT[J].Journal of Xidian University (Natural Science Edition) , 2018, 45 (2) :110-115.高家明, 梁煜, 张为, 等.一种新型低存储二维离散小波变换架构[J].西安电子科技大学学报 (自然科学版) , 2018, 45 (2) :110-115.
                            </a>
                        </p>
                        <p id="28">
                            <a id="bibliography_10" target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=XDKD201704024&amp;v=MzExNTdJUUtESDg0dlI0VDZqNTRPM3pxcUJ0R0ZyQ1VSTE9lWmVWdUZ5N2hWci9QUFNuQWFyRzRIOWJNcTQ5SFk=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">

                                <b>[10]</b> Jia Q, Liang Y, Zhang W.Hardware efficient 2-D DWT architecture without off-chip RAM[J].Journal of Xidian University (Natural Science Edition) , 2017, 44 (4) :138-143.贾琦, 梁煜, 张为.一种无片外存储的高性能二维DWT架构[J].西安电子科技大学学报 (自然科学版) , 2017, 44 (4) :138-143.
                            </a>
                        </p>
                        <p id="30">
                            <a id="bibliography_11" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform">

                                <b>[11]</b> Tian X, Wu L, Tan Y H, <i>et al</i>.Efficient multi-input/multi-output VLSI architecture for two-dimensional lifting-based discrete wavelet transform[J].IEEE Transactions on Computers, 2011, 60 (8) :1207-1211.
                            </a>
                        </p>
                        <p id="32">
                            <a id="bibliography_12" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Area- and Power-Efficient Architecture for High-Throughput Implementationof Lifting 2-D DWT">

                                <b>[12]</b> Mohanty B K, Mahajan A, Meher P K.Area- and power-efficient architecture for high-throughput implementation of lifting 2-D DWT[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (7) :434-438.
                            </a>
                        </p>
                        <p id="34">
                            <a id="bibliography_13" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT">

                                <b>[13]</b> Mohanty B K, Meher P K.Memory efficient modular VLSI architecture for high throughput and low-latency implementation of multilevel lifting 2-D DWT[J].IEEE Transactions on Signal Processing, 2011, 59 (5) :2072-2084.
                            </a>
                        </p>
                        <p id="36">
                            <a id="bibliography_14" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Memory-Efficient High-Speed Convolution-Based Generic Structure for Multilevel 2-D DWT">

                                <b>[14]</b> Mohanty B K, Meher P K.Memory-efficient high-speed convolution-based generic structure for multilevel 2-D DWT[J].IEEE Transactions on Circuits and Systems for Video Technology, 2013, 23 (2) :353-363.
                            </a>
                        </p>
                        <p id="38">
                            <a id="bibliography_15" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA">

                                <b>[15]</b> Hu Y S, Prasanna V K.Energy- and area-efficient parameterized lifting-based 2-D DWT architecture on FPGA[C]//Proceedings of IEEE High Performance Extreme Computing Conference, September 9-11, 2014, Waltham, MA, USA.New York:IEEE, 2014:1-6.
                            </a>
                        </p>
                        <p id="40">
                            <a id="bibliography_16" target="_blank" href="http://scholar.cnki.net/result.aspx?q=A Memory-efficient High-throughput Architecture for Lifting-based Multi-level 2-D DWT">

                                <b>[16]</b> Hu Y S, Jong C C.A memory-efficient high-throughput architecture for lifting-based multi-level 2-D DWT[J].IEEE Transactions on Signal Processing, 2013, 61 (20) :4975-4987.
                            </a>
                        </p>
                        <p id="42">
                            <a id="bibliography_17" target="_blank" href="http://scholar.cnki.net/result.aspx?q=An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform">

                                <b>[17]</b> Zhang W, Jiang Z, Gao Z Y, <i>et al</i>.An efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Circuits and Systems II, 2012, 59 (3) :158-162.
                            </a>
                        </p>
                        <p id="44">
                            <a id="bibliography_18" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Flipping Structure: An Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Transform">

                                <b>[18]</b> Huang C T, Tseng P C, Chen L G.Flipping structure:an efficient VLSI architecture for lifting-based discrete wavelet transform[J].IEEE Transactions on Signal Processing, 2004, 52 (4) :1080-1089.
                            </a>
                        </p>
                        <p id="46">
                            <a id="bibliography_19" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation">

                                <b>[19]</b> Mohanty B K, Meher P K.Area-delay-power-efficient architecture for folded two-dimensional discrete wavelet transform by multiple lifting computation[J].IET Image Processing, 2014, 8 (6) :345-353.
                            </a>
                        </p>
                        <p id="48">
                            <a id="bibliography_20" target="_blank" href="http://scholar.cnki.net/result.aspx?q=Hardware Efficient Multiplier-less Multi-level 2DDWT Architecture without offchip RAM">

                                <b>[20]</b> Wu C K, Zhang W, Jia Q, <i>et al</i>.Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM[J].IET Image Processing, 2017, 11 (6) :362-369.
                            </a>
                        </p>
            </div>
        <!--reference end-->
        <!--footnote start-->
        <!--footnote end-->



    </div>

        <input id="fileid" type="hidden" value="GXXB201904019" />
        <input id="dpi" type="hidden" value="600" />
    </div>

<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?6e967eb120601ea41b9d312166416aa6";
  var s = document.getElementsByTagName("script")[0];
  s.parentNode.insertBefore(hm, s);
})();
</script>


    


<input id="hid_uid" name="hid_uid" type="hidden" value="WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!" />
<input id="hid_kLogin_headerUrl" name="hid_kLogin_headerUrl" type="hidden" value="/KLogin/Request/GetKHeader.ashx%3Fcallback%3D%3F" />
<input id="hid_kLogin_footerUrl" name="hid_kLogin_footerUrl" type="hidden" value="/KLogin/Request/GetKFooter.ashx%3Fcallback%3D%3F" />
<div class="btn-link" style="display: none"><a target="_blank" href="/kcms/detail/detail.aspx?dbcode=CJFD&amp;filename=GXXB201904019&amp;v=MDUyNzgvUElqWFRiTEc0SDlqTXE0OUViWVFLREg4NHZSNFQ2ajU0TzN6cXFCdEdGckNVUkxPZVplVnVGeTdoVnI=&amp;uid=WEEvREcwSlJHSldRa1FhdXNXaEhoRFVsZkNDOE1qZHpnTnRFYXZMeWZFaz0=$9A4hF_YAuvQ5obgVAqNKPCYcEjKensW4IQMovwHtwkF4VYPoHbKxJw!!">知网节</a></div>
<div class="popflow" id="popupTips" style="display: none;">
    <div class="popflowArr"></div>
    <div class="popflowCot">
        <div class="hd"><a href="javascript:void(0);" onclick="$('#popupTips').hide();$('#popupmsg').html('')" class="close">X</a></div>
        <div class="bd">
            <p class="mes" id="popupmsg" name="popupmsg"></p>
          
        </div>
    </div>
</div>
<input type="hidden" id="myexport" value="//kns.cnki.net" />

<input type="hidden" id="KPCAPIPATH" value="//ishufang.cnki.net" />
<input type="hidden" id="CitedTimes" value="1" />
<div class="link" id="GLSearch" style="display: none;">
    <i class="icon-trangle"></i>
    <div class="inner">
        <a class="icon" id="copytext">复制</a>
        <a class="icon" target="_blank" onclick="searchCRFD(this)">工具书搜索</a>
    </div>
</div>




<input id="hidVirtualPath" name="hidVirtualPath" type="hidden" value="/kxreader" />
<script src="/kxreader/bundles/detail?v=-ULdk-c6FkZHtJA2KAXPgHnyA8mtgyPnBde_C2VZ2BY1"></script>

<script src="/kxreader/Scripts/layer.min.js" type="text/javascript"></script>

<div id="footerBox" class="rootw footer">
</div>
<script>
    if (typeof FlushLogin == 'function') {
        FlushLogin();
    }
    modifyEcpHeader(true);
</script>

<!--图片放大功能 start-->
<script src="/kxreader/bundles/imagebox?v=W4phPu9SNkGcuPeJclikuVE3PpRyIW_gnfjm_19nynI1"></script>

<script type="text/javascript">
    $(function () {
        var j = $.noConflict();
        j(function () {
            j(".zoom-in,.btn-zoomin").imgbox({
                'alignment': 'center',
                'allowMultiple': false,
                'overlayShow': true
            });
        })
    });
</script>
<!--图片放大功能 end-->
<div class="fixedbar">
    <div class="backtop hiddenV" id="backtop">
        <a id="backTopSide" href="javascript:scroll(0,0);" title=""></a>
    </div>
</div>
<script type="text/javascript" src="/kxreader/Scripts/MathJax-2.6-latest/MathJax.js?config=MML_HTMLorMML-full"></script>


    <link href="/kxreader/Content/css/LeftDetail?v=NLcKG8I1SJUaVFrQ0iGpF2klAT0OsmHRaVSZ1rKb5xg1" rel="stylesheet"/>

</body>
</html>

