Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Oct  2 20:38:34 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description            Violations  
---------  --------  ---------------------  ----------  
TIMING-16  Warning   Large setup violation  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.120  -126487.750                  19957                46494        0.017        0.000                      0                46494        3.750        0.000                       0                 17552  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.120  -126487.750                  19957                46494        0.017        0.000                      0                46494        3.750        0.000                       0                 17552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        19957  Failing Endpoints,  Worst Slack      -10.120ns,  Total Violation  -126487.750ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.120ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_17_fu_1152_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.964ns  (logic 6.720ns (33.660%)  route 13.244ns (66.340%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=6 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          1.239    22.177    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X86Y43         LUT5 (Prop_lut5_I4_O)        0.124    22.301 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_24/O
                         net (fo=1, routed)           0.593    22.894    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_17_fu_11521_repN
    SLICE_X86Y41         LUT6 (Prop_lut6_I3_O)        0.124    23.018 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_26/O
                         net (fo=1, routed)           0.000    23.018    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_315
    SLICE_X86Y41         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_17_fu_1152_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.562    12.741    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X86Y41         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_17_fu_1152_reg[0]/C
                         clock pessimism              0.230    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X86Y41         FDRE (Setup_fdre_C_D)        0.081    12.898    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_17_fu_1152_reg[0]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                         -23.018    
  -------------------------------------------------------------------
                         slack                                -10.120    

Slack (VIOLATED) :        -10.120ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_1_fu_1088_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.910ns  (logic 6.720ns (33.751%)  route 13.190ns (66.249%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=6 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          0.972    21.910    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X80Y41         LUT5 (Prop_lut5_I4_O)        0.124    22.034 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_32/O
                         net (fo=1, routed)           0.806    22.840    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_1_fu_10881_repN
    SLICE_X81Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.964 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_comp_34/O
                         net (fo=1, routed)           0.000    22.964    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_299
    SLICE_X81Y40         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_1_fu_1088_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.560    12.740    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X81Y40         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_1_fu_1088_reg[0]/C
                         clock pessimism              0.230    12.969    
                         clock uncertainty           -0.154    12.815    
    SLICE_X81Y40         FDRE (Setup_fdre_C_D)        0.029    12.844    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_1_fu_1088_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -22.964    
  -------------------------------------------------------------------
                         slack                                -10.120    

Slack (VIOLATED) :        -10.087ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_47_fu_1272_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.880ns  (logic 6.720ns (33.803%)  route 13.160ns (66.197%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          1.348    22.286    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X87Y39         LUT6 (Prop_lut6_I0_O)        0.124    22.410 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_47_fu_1272[0]_i_2/O
                         net (fo=1, routed)           0.399    22.809    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_47_fu_12721
    SLICE_X89Y39         LUT6 (Prop_lut6_I3_O)        0.124    22.933 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_47_fu_1272[0]_i_1/O
                         net (fo=1, routed)           0.000    22.933    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_280
    SLICE_X89Y39         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_47_fu_1272_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.561    12.740    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X89Y39         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_47_fu_1272_reg[0]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X89Y39         FDRE (Setup_fdre_C_D)        0.031    12.847    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_47_fu_1272_reg[0]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                         -22.933    
  -------------------------------------------------------------------
                         slack                                -10.087    

Slack (VIOLATED) :        -10.043ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_51_fu_1288_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.834ns  (logic 6.720ns (33.881%)  route 13.114ns (66.119%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          1.218    22.156    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X80Y42         LUT6 (Prop_lut6_I0_O)        0.124    22.280 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_51_fu_1288[0]_i_2/O
                         net (fo=1, routed)           0.484    22.764    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_51_fu_12881
    SLICE_X81Y42         LUT6 (Prop_lut6_I2_O)        0.124    22.888 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_51_fu_1288[0]_i_1/O
                         net (fo=1, routed)           0.000    22.888    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_284
    SLICE_X81Y42         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_51_fu_1288_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.561    12.740    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X81Y42         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_51_fu_1288_reg[0]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X81Y42         FDRE (Setup_fdre_C_D)        0.029    12.845    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_51_fu_1288_reg[0]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -22.888    
  -------------------------------------------------------------------
                         slack                                -10.043    

Slack (VIOLATED) :        -10.026ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.560ns  (logic 8.213ns (41.990%)  route 11.347ns (58.010%))
  Logic Levels:           36  (CARRY4=18 LUT2=1 LUT4=1 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.937 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.990    16.928    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_7
    SLICE_X65Y25         LUT5 (Prop_lut5_I1_O)        0.299    17.227 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[8]_i_2/O
                         net (fo=1, routed)           0.455    17.681    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[8]_i_2_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124    17.805 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[8]_i_1/O
                         net (fo=3, routed)           0.630    18.435    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[8]_i_1_n_0
    SLICE_X66Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.559 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[8]_i_1/O
                         net (fo=4, routed)           0.320    18.879    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196_reg[6]
    SLICE_X67Y30         LUT6 (Prop_lut6_I2_O)        0.124    19.003 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196[6]_i_1/O
                         net (fo=4, routed)           0.658    19.661    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_address_1_fu_1024_reg[8]
    SLICE_X57Y35         LUT2 (Prop_lut2_I0_O)        0.124    19.785 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_2/O
                         net (fo=1, routed)           0.000    19.785    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_2_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.186 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.186    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][3]_srl3_i_1_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.870    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.984 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.984    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.098 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.098    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.212 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.212    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.326 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.326    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.440 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.440    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.554 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.554    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.668 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.668    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.002 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][59]_srl3_i_1/O[1]
                         net (fo=1, routed)           0.611    22.613    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[61]_0[60]
    SLICE_X58Y49         SRL16E                                       r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.555    12.734    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X58Y49         SRL16E                                       r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/CLK
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X58Y49         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.223    12.587    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                -10.026    

Slack (VIOLATED) :        -10.019ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][56]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.388ns  (logic 7.893ns (40.710%)  route 11.495ns (59.290%))
  Logic Levels:           33  (CARRY4=15 LUT2=1 LUT4=1 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.927     3.221    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y49         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.675 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=2, routed)           0.802     6.477    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[14]
    SLICE_X56Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.601 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[14]_i_3/O
                         net (fo=2, routed)           0.664     7.265    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[14]_i_3_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.124     7.389 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_5/O
                         net (fo=1, routed)           0.162     7.551    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_5_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_2/O
                         net (fo=3, routed)           0.641     8.315    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_2_n_0
    SLICE_X57Y118        LUT5 (Prop_lut5_I2_O)        0.124     8.439 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[6]_i_1/O
                         net (fo=4, routed)           0.795     9.234    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[6]
    SLICE_X57Y109        LUT5 (Prop_lut5_I0_O)        0.124     9.358 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[6]_i_3/O
                         net (fo=1, routed)           0.298     9.656    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[6]
    SLICE_X58Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.780 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[6]_i_2/O
                         net (fo=128, routed)         0.701    10.481    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[6]
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.124    10.605 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_39/O
                         net (fo=1, routed)           0.000    10.605    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_39_n_0
    SLICE_X58Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    10.819 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_17/O
                         net (fo=1, routed)           0.000    10.819    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_17_n_0
    SLICE_X58Y107        MUXF8 (Prop_muxf8_I1_O)      0.088    10.907 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_6/O
                         net (fo=1, routed)           1.060    11.967    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_6_n_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I3_O)        0.319    12.286 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_2/O
                         net (fo=1, routed)           0.433    12.720    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_2_n_0
    SLICE_X56Y116        LUT5 (Prop_lut5_I0_O)        0.124    12.844 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_1/O
                         net (fo=4, routed)           0.468    13.311    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[6]
    SLICE_X56Y119        LUT4 (Prop_lut4_I0_O)        0.124    13.435 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[6]_i_1/O
                         net (fo=2, routed)           0.566    14.001    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[6]
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124    14.125 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[6]_i_1/O
                         net (fo=3, routed)           1.008    15.133    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[6]_i_1_n_0
    SLICE_X54Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.537 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.546    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.873    16.658    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_5
    SLICE_X44Y127        LUT5 (Prop_lut5_I1_O)        0.301    16.959 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_3/O
                         net (fo=1, routed)           0.479    17.439    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_3_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.563 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_1/O
                         net (fo=3, routed)           0.319    17.882    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_1_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    18.006 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[10]_i_1/O
                         net (fo=4, routed)           0.862    18.868    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196_reg[8]
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    18.992 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196[8]_i_1/O
                         net (fo=4, routed)           0.738    19.730    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_address_1_fu_1024_reg[10]
    SLICE_X39Y107        LUT2 (Prop_lut2_I0_O)        0.124    19.854 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_4/O
                         net (fo=1, routed)           0.000    19.854    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_4_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.404 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.404    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.518 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.518    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.632 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.746 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.746    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.860 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.860    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.974    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.088    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.202    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.316    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.430 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.544 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.544    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.658 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.658    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.992 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1/O[1]
                         net (fo=1, routed)           0.618    22.610    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[61]_0[56]
    SLICE_X38Y117        SRL16E                                       r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][56]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.645    12.824    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X38Y117        SRL16E                                       r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][56]_srl3/CLK
                         clock pessimism              0.147    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X38Y117        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.226    12.591    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][56]_srl3
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                         -22.610    
  -------------------------------------------------------------------
                         slack                                -10.019    

Slack (VIOLATED) :        -10.012ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_39_fu_1240_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.801ns  (logic 6.720ns (33.938%)  route 13.081ns (66.062%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          1.224    22.162    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X84Y37         LUT6 (Prop_lut6_I0_O)        0.124    22.286 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_39_fu_1240[0]_i_2/O
                         net (fo=1, routed)           0.444    22.730    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_39_fu_12401
    SLICE_X84Y37         LUT6 (Prop_lut6_I3_O)        0.124    22.854 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_39_fu_1240[0]_i_1/O
                         net (fo=1, routed)           0.000    22.854    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_272
    SLICE_X84Y37         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_39_fu_1240_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.558    12.738    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X84Y37         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_39_fu_1240_reg[0]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)        0.029    12.842    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_39_fu_1240_reg[0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -22.854    
  -------------------------------------------------------------------
                         slack                                -10.012    

Slack (VIOLATED) :        -9.994ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_59_fu_1320_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.785ns  (logic 6.720ns (33.965%)  route 13.065ns (66.035%))
  Logic Levels:           27  (CARRY4=5 LUT3=2 LUT4=1 LUT5=5 LUT6=12 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.322    20.814    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X72Y34         LUT3 (Prop_lut3_I2_O)        0.124    20.938 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_full_fu_996[0]_i_1/O
                         net (fo=79, routed)          1.219    22.157    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/c_10_fu_10440
    SLICE_X85Y42         LUT6 (Prop_lut6_I0_O)        0.124    22.281 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_59_fu_1320[0]_i_2/O
                         net (fo=1, routed)           0.433    22.714    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_59_fu_13201
    SLICE_X85Y42         LUT6 (Prop_lut6_I2_O)        0.124    22.838 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_reg_computed_59_fu_1320[0]_i_1/O
                         net (fo=1, routed)           0.000    22.838    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U_n_292
    SLICE_X85Y42         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_59_fu_1320_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.561    12.740    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X85Y42         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_59_fu_1320_reg[0]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X85Y42         FDRE (Setup_fdre_C_D)        0.029    12.845    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_reg_computed_59_fu_1320_reg[0]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -22.838    
  -------------------------------------------------------------------
                         slack                                 -9.994    

Slack (VIOLATED) :        -9.989ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.361ns  (logic 8.007ns (41.357%)  route 11.354ns (58.643%))
  Logic Levels:           34  (CARRY4=16 LUT2=1 LUT4=1 LUT5=5 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    3.221ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.927     3.221    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y49         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.675 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[14]
                         net (fo=2, routed)           0.802     6.477    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[14]
    SLICE_X56Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.601 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[14]_i_3/O
                         net (fo=2, routed)           0.664     7.265    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[14]_i_3_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.124     7.389 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_5/O
                         net (fo=1, routed)           0.162     7.551    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_5_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.124     7.675 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_2/O
                         net (fo=3, routed)           0.641     8.315    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[6]_i_2_n_0
    SLICE_X57Y118        LUT5 (Prop_lut5_I2_O)        0.124     8.439 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[6]_i_1/O
                         net (fo=4, routed)           0.795     9.234    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[6]
    SLICE_X57Y109        LUT5 (Prop_lut5_I0_O)        0.124     9.358 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[6]_i_3/O
                         net (fo=1, routed)           0.298     9.656    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[6]
    SLICE_X58Y109        LUT6 (Prop_lut6_I2_O)        0.124     9.780 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[6]_i_2/O
                         net (fo=128, routed)         0.701    10.481    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[6]
    SLICE_X58Y107        LUT6 (Prop_lut6_I3_O)        0.124    10.605 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_39/O
                         net (fo=1, routed)           0.000    10.605    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_39_n_0
    SLICE_X58Y107        MUXF7 (Prop_muxf7_I1_O)      0.214    10.819 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_17/O
                         net (fo=1, routed)           0.000    10.819    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_17_n_0
    SLICE_X58Y107        MUXF8 (Prop_muxf8_I1_O)      0.088    10.907 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_6/O
                         net (fo=1, routed)           1.060    11.967    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[6]_i_6_n_0
    SLICE_X56Y116        LUT6 (Prop_lut6_I3_O)        0.319    12.286 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_2/O
                         net (fo=1, routed)           0.433    12.720    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_2_n_0
    SLICE_X56Y116        LUT5 (Prop_lut5_I0_O)        0.124    12.844 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[6]_i_1/O
                         net (fo=4, routed)           0.468    13.311    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[6]
    SLICE_X56Y119        LUT4 (Prop_lut4_I0_O)        0.124    13.435 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[6]_i_1/O
                         net (fo=2, routed)           0.566    14.001    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[6]
    SLICE_X55Y121        LUT6 (Prop_lut6_I2_O)        0.124    14.125 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[6]_i_1/O
                         net (fo=3, routed)           1.008    15.133    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[6]_i_1_n_0
    SLICE_X54Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.537 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.546    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X54Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.785 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.873    16.658    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_5
    SLICE_X44Y127        LUT5 (Prop_lut5_I1_O)        0.301    16.959 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_3/O
                         net (fo=1, routed)           0.479    17.439    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_3_n_0
    SLICE_X44Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.563 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_1/O
                         net (fo=3, routed)           0.319    17.882    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[10]_i_1_n_0
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.124    18.006 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[10]_i_1/O
                         net (fo=4, routed)           0.862    18.868    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196_reg[8]
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    18.992 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/reg_2196[8]_i_1/O
                         net (fo=4, routed)           0.738    19.730    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_address_1_fu_1024_reg[10]
    SLICE_X39Y107        LUT2 (Prop_lut2_I0_O)        0.124    19.854 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_4/O
                         net (fo=1, routed)           0.000    19.854    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_4_n_0
    SLICE_X39Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.404 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.404    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][7]_srl3_i_1_n_0
    SLICE_X39Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.518 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.518    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][11]_srl3_i_1_n_0
    SLICE_X39Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.632 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.632    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][15]_srl3_i_1_n_0
    SLICE_X39Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.746 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.746    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][19]_srl3_i_1_n_0
    SLICE_X39Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.860 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.860    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][23]_srl3_i_1_n_0
    SLICE_X39Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.974    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][27]_srl3_i_1_n_0
    SLICE_X39Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.088    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][31]_srl3_i_1_n_0
    SLICE_X39Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.202    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][35]_srl3_i_1_n_0
    SLICE_X39Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.316    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][39]_srl3_i_1_n_0
    SLICE_X39Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.430 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.430    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][43]_srl3_i_1_n_0
    SLICE_X39Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.544 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.544    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][47]_srl3_i_1_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.658 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.658    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][51]_srl3_i_1_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.772 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.772    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][55]_srl3_i_1_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.106 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/mem_reg[2][59]_srl3_i_1/O[1]
                         net (fo=1, routed)           0.476    22.582    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/dout_reg[61]_0[60]
    SLICE_X38Y117        SRL16E                                       r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.645    12.824    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X38Y117        SRL16E                                       r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3/CLK
                         clock pessimism              0.147    12.971    
                         clock uncertainty           -0.154    12.817    
    SLICE_X38Y117        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.223    12.594    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[2][60]_srl3
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -22.582    
  -------------------------------------------------------------------
                         slack                                 -9.989    

Slack (VIOLATED) :        -9.978ns  (required time - arrival time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbi_3_reg_17423_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.524ns  (logic 6.472ns (33.148%)  route 13.052ns (66.852%))
  Logic Levels:           25  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.759     3.053    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y7          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.507 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DOADO[9]
                         net (fo=2, routed)           1.475     6.982    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/dout[9]
    SLICE_X40Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.106 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3/O
                         net (fo=2, routed)           0.661     7.768    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[9]_i_3_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.892 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5/O
                         net (fo=1, routed)           0.151     8.043    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_5_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.167 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2/O
                         net (fo=3, routed)           0.313     8.480    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_value_fu_1028[1]_i_2_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I2_O)        0.124     8.604 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/w_state_value_2_fu_1696[1]_i_1/O
                         net (fo=4, routed)           0.453     9.057    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_to_w_value_1_fu_14076_p3[1]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.124     9.181 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_3/O
                         net (fo=1, routed)           0.433     9.614    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_m_to_w_value[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     9.738 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_2_fu_1344[1]_i_2/O
                         net (fo=128, routed)         0.921    10.659    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/reg_file_129_fu_13396_p3[1]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.783 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37/O
                         net (fo=1, routed)           0.000    10.783    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_37_n_0
    SLICE_X38Y8          MUXF7 (Prop_muxf7_I1_O)      0.247    11.030 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_16_n_0
    SLICE_X38Y8          MUXF8 (Prop_muxf8_I0_O)      0.098    11.128 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6/O
                         net (fo=1, routed)           0.891    12.019    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764_reg[1]_i_6_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I3_O)        0.319    12.338 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2/O
                         net (fo=1, routed)           0.797    13.135    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_2_n_0
    SLICE_X42Y22         LUT5 (Prop_lut5_I0_O)        0.124    13.259 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/e_state_rv1_2_fu_764[1]_i_1/O
                         net (fo=4, routed)           0.336    13.595    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_1_fu_12990_p3[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.719 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/i_to_e_rv1_3_reg_17174[1]_i_1/O
                         net (fo=2, routed)           0.454    14.172    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_sig_allocacmp_i_to_e_rv1_3[1]
    SLICE_X45Y23         LUT6 (Prop_lut6_I2_O)        0.124    14.296 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1/O
                         net (fo=3, routed)           0.789    15.085    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/select_ln42_reg_17321[1]_i_1_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.592 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.592    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_address_2_fu_744_reg[1]_i_3_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.009    15.715    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[7]_i_2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.829 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.829    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[11]_i_2_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.943    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[15]_i_2_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.165 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.475    16.641    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364_reg[19]_i_2_n_7
    SLICE_X50Y24         LUT6 (Prop_lut6_I2_O)        0.299    16.940 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1/O
                         net (fo=3, routed)           0.185    17.125    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/result_26_reg_17364[16]_i_1_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I0_O)        0.124    17.249 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_load_reg_16561[16]_i_1/O
                         net (fo=6, routed)           0.624    17.872    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/trunc_ln4_fu_3055_p4[0]
    SLICE_X49Y25         LUT5 (Prop_lut5_I0_O)        0.124    17.996 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_2/O
                         net (fo=1, routed)           0.543    18.539    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/m_state_is_local_ip_2_fu_3095_p2
    SLICE_X55Y25         LUT6 (Prop_lut6_I3_O)        0.124    18.663 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_reg_16609_pp0_iter1_reg_reg[0]_srl2_i_1/O
                         net (fo=4, routed)           0.189    18.852    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/is_local_fu_3411_p3
    SLICE_X55Y25         LUT3 (Prop_lut3_I1_O)        0.124    18.976 f  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_3/O
                         net (fo=6, routed)           0.392    19.368    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/p_1441_in
    SLICE_X54Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.492 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/ip_data_ram_EN_A_INST_0_i_1/O
                         net (fo=1110, routed)        1.343    20.835    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/full_n_reg
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.124    20.959 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/flow_control_loop_pipe_sequential_init_U/w_state_value_fu_1060[31]_i_1/O
                         net (fo=192, routed)         1.619    22.578    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbc_3_reg_174280
    SLICE_X56Y12         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbi_3_reg_17423_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.550    12.729    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X56Y12         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbi_3_reg_17423_reg[12]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X56Y12         FDRE (Setup_fdre_C_CE)      -0.205    12.600    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/nbi_3_reg_17423_reg[12]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -22.578    
  -------------------------------------------------------------------
                         slack                                 -9.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.574%)  route 0.189ns (50.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.548     0.884    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X51Y63         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[47]/Q
                         net (fo=2, routed)           0.189     1.214    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[45]
    SLICE_X49Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.259 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_cnt[35]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_22
    SLICE_X49Y64         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.819     1.185    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y64         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[35]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.982%)  route 0.181ns (46.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.546     0.882    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X50Y82         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.181     1.226    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X49Y82         LUT3 (Prop_lut3_I2_O)        0.048     1.274 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[39]_i_1/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[39]
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.816     1.182    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X49Y82         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.107     1.254    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.019%)  route 0.167ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.550     0.886    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/ap_clk
    SLICE_X50Y89         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[33]/Q
                         net (fo=2, routed)           0.167     1.200    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/D[31]
    SLICE_X49Y88         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.822     1.188    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[33]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.022     1.175    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/data_p2_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_pp0_iter2_reg_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.084%)  route 0.261ns (64.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.636     0.972    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X45Y110        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_reg[21]__0/Q
                         net (fo=1, routed)           0.261     1.374    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_reg[21]__0_n_0
    SLICE_X50Y107        SRL16E                                       r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_pp0_iter2_reg_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.905     1.271    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X50Y107        SRL16E                                       r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_pp0_iter2_reg_reg[21]_srl2/CLK
                         clock pessimism             -0.039     1.232    
    SLICE_X50Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.347    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/gmem_addr_1_reg_16672_pp0_iter2_reg_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.213ns (52.959%)  route 0.189ns (47.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.552     0.888    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X50Y55         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[16]/Q
                         net (fo=2, routed)           0.189     1.241    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[14]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.049     1.290 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.290    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_53
    SLICE_X49Y56         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.824     1.190    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y56         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.107     1.262    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter2_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.849%)  route 0.168ns (53.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.633     0.969    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X50Y109        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter2_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.148     1.117 r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter2_reg_reg[0]__0/Q
                         net (fo=4, routed)           0.168     1.285    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter2_reg
    SLICE_X49Y111        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.908     1.274    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X49Y111        FDRE                                         r  design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter3_reg_reg[0]/C
                         clock pessimism             -0.039     1.235    
    SLICE_X49Y111        FDRE (Hold_fdre_C_D)         0.021     1.256    design_1_i/multihart_ip_0/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/is_store_reg_16617_pp0_iter3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.917%)  route 0.202ns (52.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.551     0.887    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/ap_clk
    SLICE_X52Y57         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p1_reg[22]/Q
                         net (fo=2, routed)           0.202     1.230    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/Q[20]
    SLICE_X49Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.275 r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req/sect_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/rs_req_n_47
    SLICE_X49Y58         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.823     1.189    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/ap_clk
    SLICE_X49Y58         FDRE                                         r  design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/multihart_ip_1/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/sect_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.141ns (25.047%)  route 0.422ns (74.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.579     0.915    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X61Y96         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/Q
                         net (fo=1, routed)           0.422     1.478    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[30]
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.961     1.327    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.035     1.292    
    RAMB18_X3Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     1.447    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter2_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter3_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.775%)  route 0.178ns (58.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.546     0.882    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X52Y26         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter2_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter2_reg_reg[15]/Q
                         net (fo=1, routed)           0.178     1.188    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter2_reg[15]
    SLICE_X44Y25         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter3_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.813     1.179    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/ap_clk
    SLICE_X44Y25         FDRE                                         r  design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter3_reg_reg[15]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.012     1.156    design_1_i/multihart_ip_1/inst/grp_multihart_ip_Pipeline_VITIS_LOOP_197_1_fu_175/m_state_result_2_load_reg_17261_pp0_iter3_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.164ns (29.060%)  route 0.400ns (70.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.580     0.916    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X62Y97         FDRE                                         r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/bus_read/rs_rdata/data_p1_reg[12]/Q
                         net (fo=1, routed)           0.400     1.480    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/din[12]
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.961     1.327    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/ap_clk
    RAMB18_X3Y49         RAMB18E1                                     r  design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
                         clock pessimism             -0.035     1.292    
    RAMB18_X3Y49         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[12])
                                                      0.155     1.447    design_1_i/multihart_ip_0/inst/gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y27   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y16   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y26   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y22   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y18   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y26   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y22   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y23   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y28   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y14   design_1_i/multihart_ip_0/inst/control_s_axi_U/int_ip_code_ram/mem_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y126  design_1_i/multihart_ip_0/inst/control_s_axi_U/int_start_pc/mem_reg_0_1_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.103ns  (logic 0.124ns (5.897%)  route 1.979ns (94.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.953     0.953    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y89         LUT1 (Prop_lut1_I0_O)        0.124     1.077 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.026     2.103    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       1.693     2.872    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.045ns (5.831%)  route 0.727ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.312     0.312    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X27Y89         LUT1 (Prop_lut1_I0_O)        0.045     0.357 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.415     0.772    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17552, routed)       0.928     1.294    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X27Y109        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





