
nemo2.space_tracker_p_gnss_relay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000044e8  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080045a4  080045a4  000145a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046f0  080046f0  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080046f0  080046f0  000146f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046f8  080046f8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f8  080046f8  000146f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046fc  080046fc  000146fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08004700  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  2000006c  0800476c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000044c  0800476c  0002044c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010b12  00000000  00000000  000200d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002246  00000000  00000000  00030be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ec0  00000000  00000000  00032e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b9b  00000000  00000000  00033cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c94c  00000000  00000000  0003488b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011e02  00000000  00000000  000511d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bbe6d  00000000  00000000  00062fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003ab4  00000000  00000000  0011ee48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001228fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000006c 	.word	0x2000006c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800458c 	.word	0x0800458c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000070 	.word	0x20000070
 8000100:	0800458c 	.word	0x0800458c

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b5b0      	push	{r4, r5, r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f000 fc93 	bl	8000f70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f887 	bl	800075c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 f98d 	bl	800096c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 f909 	bl	8000868 <MX_USART2_UART_Init>
  MX_USART5_UART_Init();
 8000656:	f000 f955 	bl	8000904 <MX_USART5_UART_Init>
  MX_TIM6_Init();
 800065a:	f000 f8c7 	bl	80007ec <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay ( 5000 ) ;
 800065e:	4b36      	ldr	r3, [pc, #216]	; (8000738 <main+0xf8>)
 8000660:	0018      	movs	r0, r3
 8000662:	f000 fd0b 	bl	800107c <HAL_Delay>
  my_tim_init () ;
 8000666:	f000 fa59 	bl	8000b1c <my_tim_init>
  HAL_UART_Transmit ( &huart2 , hello , strlen ( hello ) , UART2_TX_TIMEOUT ) ;
 800066a:	4b34      	ldr	r3, [pc, #208]	; (800073c <main+0xfc>)
 800066c:	681c      	ldr	r4, [r3, #0]
 800066e:	4b33      	ldr	r3, [pc, #204]	; (800073c <main+0xfc>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	0018      	movs	r0, r3
 8000674:	f7ff fd46 	bl	8000104 <strlen>
 8000678:	0003      	movs	r3, r0
 800067a:	b29a      	uxth	r2, r3
 800067c:	23fa      	movs	r3, #250	; 0xfa
 800067e:	009b      	lsls	r3, r3, #2
 8000680:	482f      	ldr	r0, [pc, #188]	; (8000740 <main+0x100>)
 8000682:	0021      	movs	r1, r4
 8000684:	f002 faa6 	bl	8002bd4 <HAL_UART_Transmit>

  send_command ( get_nmea_br , false ) ;
 8000688:	4b2e      	ldr	r3, [pc, #184]	; (8000744 <main+0x104>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2100      	movs	r1, #0
 800068e:	0018      	movs	r0, r3
 8000690:	f000 fa82 	bl	8000b98 <send_command>
//  HAL_UART_Transmit ( &huart5 , res , len , UART2_TX_TIMEOUT ) ;
//  HAL_UART_Transmit ( &huart5 , save_nvram , strlen ( save_nvram ) , UART2_TX_TIMEOUT ) ;
//  HAL_UART_Transmit ( &huart5 , &terminal_rx_byte , 1 , UART2_TX_TIMEOUT ) ;


  char cscs = q1_check_xor ( get_nmea_br , strlen ( get_nmea_br ) ) ;
 8000694:	4b2b      	ldr	r3, [pc, #172]	; (8000744 <main+0x104>)
 8000696:	681d      	ldr	r5, [r3, #0]
 8000698:	4b2a      	ldr	r3, [pc, #168]	; (8000744 <main+0x104>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	0018      	movs	r0, r3
 800069e:	f7ff fd31 	bl	8000104 <strlen>
 80006a2:	0003      	movs	r3, r0
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	1dfc      	adds	r4, r7, #7
 80006a8:	0019      	movs	r1, r3
 80006aa:	0028      	movs	r0, r5
 80006ac:	f000 fa04 	bl	8000ab8 <q1_check_xor>
 80006b0:	0003      	movs	r3, r0
 80006b2:	7023      	strb	r3, [r4, #0]
  sprintf ( res , "$%s*%X\r\n\0" , get_nmea_br , cscs ) ;
 80006b4:	4b23      	ldr	r3, [pc, #140]	; (8000744 <main+0x104>)
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	1dfb      	adds	r3, r7, #7
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	4922      	ldr	r1, [pc, #136]	; (8000748 <main+0x108>)
 80006be:	4823      	ldr	r0, [pc, #140]	; (800074c <main+0x10c>)
 80006c0:	f003 fb74 	bl	8003dac <siprintf>
  len = strlen ( (char*) res ) ;
 80006c4:	4b21      	ldr	r3, [pc, #132]	; (800074c <main+0x10c>)
 80006c6:	0018      	movs	r0, r3
 80006c8:	f7ff fd1c 	bl	8000104 <strlen>
 80006cc:	0003      	movs	r3, r0
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	4b1f      	ldr	r3, [pc, #124]	; (8000750 <main+0x110>)
 80006d2:	701a      	strb	r2, [r3, #0]
  HAL_UART_Transmit ( &huart2 , res , len , UART2_TX_TIMEOUT ) ; // muszę dodać 6
 80006d4:	4b1e      	ldr	r3, [pc, #120]	; (8000750 <main+0x110>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	b29a      	uxth	r2, r3
 80006da:	23fa      	movs	r3, #250	; 0xfa
 80006dc:	009b      	lsls	r3, r3, #2
 80006de:	491b      	ldr	r1, [pc, #108]	; (800074c <main+0x10c>)
 80006e0:	4817      	ldr	r0, [pc, #92]	; (8000740 <main+0x100>)
 80006e2:	f002 fa77 	bl	8002bd4 <HAL_UART_Transmit>
  my_gnss_sw_on() ;
 80006e6:	f000 f9cd 	bl	8000a84 <my_gnss_sw_on>
  my_tim_start () ;
 80006ea:	f000 fa23 	bl	8000b34 <my_tim_start>
  HAL_Delay ( 1000 ) ;
 80006ee:	23fa      	movs	r3, #250	; 0xfa
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	0018      	movs	r0, r3
 80006f4:	f000 fcc2 	bl	800107c <HAL_Delay>
  HAL_UART_Transmit ( &huart5 , res , len , UART2_TX_TIMEOUT ) ;
 80006f8:	4b15      	ldr	r3, [pc, #84]	; (8000750 <main+0x110>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	23fa      	movs	r3, #250	; 0xfa
 8000700:	009b      	lsls	r3, r3, #2
 8000702:	4912      	ldr	r1, [pc, #72]	; (800074c <main+0x10c>)
 8000704:	4813      	ldr	r0, [pc, #76]	; (8000754 <main+0x114>)
 8000706:	f002 fa65 	bl	8002bd4 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_UART_Receive ( &huart5 , &gnss_rx_byte , 1 , UART5_RX_TIMEOUT ) ;
 800070a:	23fa      	movs	r3, #250	; 0xfa
 800070c:	009b      	lsls	r3, r3, #2
 800070e:	4912      	ldr	r1, [pc, #72]	; (8000758 <main+0x118>)
 8000710:	4810      	ldr	r0, [pc, #64]	; (8000754 <main+0x114>)
 8000712:	2201      	movs	r2, #1
 8000714:	f002 fb02 	bl	8002d1c <HAL_UART_Receive>
	  if ( gnss_rx_byte )
 8000718:	4b0f      	ldr	r3, [pc, #60]	; (8000758 <main+0x118>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b00      	cmp	r3, #0
 800071e:	d0f4      	beq.n	800070a <main+0xca>
	  {
		  HAL_UART_Transmit ( &huart2 , &gnss_rx_byte , 1 , UART5_TX_TIMEOUT ) ;
 8000720:	23fa      	movs	r3, #250	; 0xfa
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	490c      	ldr	r1, [pc, #48]	; (8000758 <main+0x118>)
 8000726:	4806      	ldr	r0, [pc, #24]	; (8000740 <main+0x100>)
 8000728:	2201      	movs	r2, #1
 800072a:	f002 fa53 	bl	8002bd4 <HAL_UART_Transmit>
		  gnss_rx_byte = 0 ;
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <main+0x118>)
 8000730:	2200      	movs	r2, #0
 8000732:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Receive ( &huart5 , &gnss_rx_byte , 1 , UART5_RX_TIMEOUT ) ;
 8000734:	e7e9      	b.n	800070a <main+0xca>
 8000736:	46c0      	nop			; (mov r8, r8)
 8000738:	00001388 	.word	0x00001388
 800073c:	20000000 	.word	0x20000000
 8000740:	200000d4 	.word	0x200000d4
 8000744:	20000008 	.word	0x20000008
 8000748:	08004628 	.word	0x08004628
 800074c:	200001fc 	.word	0x200001fc
 8000750:	200002f8 	.word	0x200002f8
 8000754:	20000168 	.word	0x20000168
 8000758:	200002f6 	.word	0x200002f6

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b590      	push	{r4, r7, lr}
 800075e:	b095      	sub	sp, #84	; 0x54
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	2414      	movs	r4, #20
 8000764:	193b      	adds	r3, r7, r4
 8000766:	0018      	movs	r0, r3
 8000768:	233c      	movs	r3, #60	; 0x3c
 800076a:	001a      	movs	r2, r3
 800076c:	2100      	movs	r1, #0
 800076e:	f003 fb3d 	bl	8003dec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	0018      	movs	r0, r3
 8000776:	2310      	movs	r3, #16
 8000778:	001a      	movs	r2, r3
 800077a:	2100      	movs	r1, #0
 800077c:	f003 fb36 	bl	8003dec <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000780:	2380      	movs	r3, #128	; 0x80
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	0018      	movs	r0, r3
 8000786:	f000 ff1b 	bl	80015c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800078a:	193b      	adds	r3, r7, r4
 800078c:	2202      	movs	r2, #2
 800078e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000790:	193b      	adds	r3, r7, r4
 8000792:	2280      	movs	r2, #128	; 0x80
 8000794:	0052      	lsls	r2, r2, #1
 8000796:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000798:	193b      	adds	r3, r7, r4
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800079e:	193b      	adds	r3, r7, r4
 80007a0:	2240      	movs	r2, #64	; 0x40
 80007a2:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	2200      	movs	r2, #0
 80007a8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007aa:	193b      	adds	r3, r7, r4
 80007ac:	0018      	movs	r0, r3
 80007ae:	f000 ff6d 	bl	800168c <HAL_RCC_OscConfig>
 80007b2:	1e03      	subs	r3, r0, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80007b6:	f000 fa63 	bl	8000c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2207      	movs	r2, #7
 80007be:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007c0:	1d3b      	adds	r3, r7, #4
 80007c2:	2200      	movs	r2, #0
 80007c4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2200      	movs	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2100      	movs	r1, #0
 80007d6:	0018      	movs	r0, r3
 80007d8:	f001 fab8 	bl	8001d4c <HAL_RCC_ClockConfig>
 80007dc:	1e03      	subs	r3, r0, #0
 80007de:	d001      	beq.n	80007e4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80007e0:	f000 fa4e 	bl	8000c80 <Error_Handler>
  }
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b015      	add	sp, #84	; 0x54
 80007ea:	bd90      	pop	{r4, r7, pc}

080007ec <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f2:	1d3b      	adds	r3, r7, #4
 80007f4:	0018      	movs	r0, r3
 80007f6:	230c      	movs	r3, #12
 80007f8:	001a      	movs	r2, r3
 80007fa:	2100      	movs	r1, #0
 80007fc:	f003 faf6 	bl	8003dec <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000800:	4b15      	ldr	r3, [pc, #84]	; (8000858 <MX_TIM6_Init+0x6c>)
 8000802:	4a16      	ldr	r2, [pc, #88]	; (800085c <MX_TIM6_Init+0x70>)
 8000804:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8000806:	4b14      	ldr	r3, [pc, #80]	; (8000858 <MX_TIM6_Init+0x6c>)
 8000808:	4a15      	ldr	r2, [pc, #84]	; (8000860 <MX_TIM6_Init+0x74>)
 800080a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080c:	4b12      	ldr	r3, [pc, #72]	; (8000858 <MX_TIM6_Init+0x6c>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_TIM6_Init+0x6c>)
 8000814:	4a13      	ldr	r2, [pc, #76]	; (8000864 <MX_TIM6_Init+0x78>)
 8000816:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000818:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <MX_TIM6_Init+0x6c>)
 800081a:	2200      	movs	r2, #0
 800081c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_TIM6_Init+0x6c>)
 8000820:	0018      	movs	r0, r3
 8000822:	f001 fe79 	bl	8002518 <HAL_TIM_Base_Init>
 8000826:	1e03      	subs	r3, r0, #0
 8000828:	d001      	beq.n	800082e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800082a:	f000 fa29 	bl	8000c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800083a:	1d3a      	adds	r2, r7, #4
 800083c:	4b06      	ldr	r3, [pc, #24]	; (8000858 <MX_TIM6_Init+0x6c>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f002 f8e3 	bl	8002a0c <HAL_TIMEx_MasterConfigSynchronization>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 800084a:	f000 fa19 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	46bd      	mov	sp, r7
 8000852:	b004      	add	sp, #16
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	20000088 	.word	0x20000088
 800085c:	40001000 	.word	0x40001000
 8000860:	00003e7f 	.word	0x00003e7f
 8000864:	000003e7 	.word	0x000003e7

08000868 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800086c:	4b23      	ldr	r3, [pc, #140]	; (80008fc <MX_USART2_UART_Init+0x94>)
 800086e:	4a24      	ldr	r2, [pc, #144]	; (8000900 <MX_USART2_UART_Init+0x98>)
 8000870:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000872:	4b22      	ldr	r3, [pc, #136]	; (80008fc <MX_USART2_UART_Init+0x94>)
 8000874:	22e1      	movs	r2, #225	; 0xe1
 8000876:	0252      	lsls	r2, r2, #9
 8000878:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800087a:	4b20      	ldr	r3, [pc, #128]	; (80008fc <MX_USART2_UART_Init+0x94>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000880:	4b1e      	ldr	r3, [pc, #120]	; (80008fc <MX_USART2_UART_Init+0x94>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000886:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <MX_USART2_UART_Init+0x94>)
 8000888:	2200      	movs	r2, #0
 800088a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800088c:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <MX_USART2_UART_Init+0x94>)
 800088e:	220c      	movs	r2, #12
 8000890:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_USART2_UART_Init+0x94>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_USART2_UART_Init+0x94>)
 800089a:	2200      	movs	r2, #0
 800089c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008aa:	4b14      	ldr	r3, [pc, #80]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b0:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f002 f938 	bl	8002b28 <HAL_UART_Init>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008bc:	f000 f9e0 	bl	8000c80 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c0:	4b0e      	ldr	r3, [pc, #56]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008c2:	2100      	movs	r1, #0
 80008c4:	0018      	movs	r0, r3
 80008c6:	f003 f8d3 	bl	8003a70 <HAL_UARTEx_SetTxFifoThreshold>
 80008ca:	1e03      	subs	r3, r0, #0
 80008cc:	d001      	beq.n	80008d2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008ce:	f000 f9d7 	bl	8000c80 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d2:	4b0a      	ldr	r3, [pc, #40]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008d4:	2100      	movs	r1, #0
 80008d6:	0018      	movs	r0, r3
 80008d8:	f003 f90a 	bl	8003af0 <HAL_UARTEx_SetRxFifoThreshold>
 80008dc:	1e03      	subs	r3, r0, #0
 80008de:	d001      	beq.n	80008e4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008e0:	f000 f9ce 	bl	8000c80 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008e4:	4b05      	ldr	r3, [pc, #20]	; (80008fc <MX_USART2_UART_Init+0x94>)
 80008e6:	0018      	movs	r0, r3
 80008e8:	f003 f888 	bl	80039fc <HAL_UARTEx_DisableFifoMode>
 80008ec:	1e03      	subs	r3, r0, #0
 80008ee:	d001      	beq.n	80008f4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008f0:	f000 f9c6 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	46c0      	nop			; (mov r8, r8)
 80008fc:	200000d4 	.word	0x200000d4
 8000900:	40004400 	.word	0x40004400

08000904 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8000908:	4b16      	ldr	r3, [pc, #88]	; (8000964 <MX_USART5_UART_Init+0x60>)
 800090a:	4a17      	ldr	r2, [pc, #92]	; (8000968 <MX_USART5_UART_Init+0x64>)
 800090c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 800090e:	4b15      	ldr	r3, [pc, #84]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000910:	2296      	movs	r2, #150	; 0x96
 8000912:	0192      	lsls	r2, r2, #6
 8000914:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	4b13      	ldr	r3, [pc, #76]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800091c:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_USART5_UART_Init+0x60>)
 800091e:	2200      	movs	r2, #0
 8000920:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000922:	4b10      	ldr	r3, [pc, #64]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000928:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <MX_USART5_UART_Init+0x60>)
 800092a:	220c      	movs	r2, #12
 800092c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092e:	4b0d      	ldr	r3, [pc, #52]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	4b0b      	ldr	r3, [pc, #44]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800093a:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <MX_USART5_UART_Init+0x60>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000940:	4b08      	ldr	r3, [pc, #32]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000942:	2200      	movs	r2, #0
 8000944:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000946:	4b07      	ldr	r3, [pc, #28]	; (8000964 <MX_USART5_UART_Init+0x60>)
 8000948:	2200      	movs	r2, #0
 800094a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800094c:	4b05      	ldr	r3, [pc, #20]	; (8000964 <MX_USART5_UART_Init+0x60>)
 800094e:	0018      	movs	r0, r3
 8000950:	f002 f8ea 	bl	8002b28 <HAL_UART_Init>
 8000954:	1e03      	subs	r3, r0, #0
 8000956:	d001      	beq.n	800095c <MX_USART5_UART_Init+0x58>
  {
    Error_Handler();
 8000958:	f000 f992 	bl	8000c80 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 800095c:	46c0      	nop			; (mov r8, r8)
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	20000168 	.word	0x20000168
 8000968:	40005000 	.word	0x40005000

0800096c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800096c:	b590      	push	{r4, r7, lr}
 800096e:	b089      	sub	sp, #36	; 0x24
 8000970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000972:	240c      	movs	r4, #12
 8000974:	193b      	adds	r3, r7, r4
 8000976:	0018      	movs	r0, r3
 8000978:	2314      	movs	r3, #20
 800097a:	001a      	movs	r2, r3
 800097c:	2100      	movs	r1, #0
 800097e:	f003 fa35 	bl	8003dec <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000982:	4b25      	ldr	r3, [pc, #148]	; (8000a18 <MX_GPIO_Init+0xac>)
 8000984:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000986:	4b24      	ldr	r3, [pc, #144]	; (8000a18 <MX_GPIO_Init+0xac>)
 8000988:	2101      	movs	r1, #1
 800098a:	430a      	orrs	r2, r1
 800098c:	635a      	str	r2, [r3, #52]	; 0x34
 800098e:	4b22      	ldr	r3, [pc, #136]	; (8000a18 <MX_GPIO_Init+0xac>)
 8000990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000992:	2201      	movs	r2, #1
 8000994:	4013      	ands	r3, r2
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	4b1f      	ldr	r3, [pc, #124]	; (8000a18 <MX_GPIO_Init+0xac>)
 800099c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800099e:	4b1e      	ldr	r3, [pc, #120]	; (8000a18 <MX_GPIO_Init+0xac>)
 80009a0:	2102      	movs	r1, #2
 80009a2:	430a      	orrs	r2, r1
 80009a4:	635a      	str	r2, [r3, #52]	; 0x34
 80009a6:	4b1c      	ldr	r3, [pc, #112]	; (8000a18 <MX_GPIO_Init+0xac>)
 80009a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009aa:	2202      	movs	r2, #2
 80009ac:	4013      	ands	r3, r2
 80009ae:	607b      	str	r3, [r7, #4]
 80009b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RF_SW_CTL1_Pin|RF_SW_CTL2_Pin|GNSS_RST_Pin|GNSS_PWR_SW_Pin, GPIO_PIN_RESET);
 80009b2:	23ac      	movs	r3, #172	; 0xac
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	4819      	ldr	r0, [pc, #100]	; (8000a1c <MX_GPIO_Init+0xb0>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	0019      	movs	r1, r3
 80009bc:	f000 fde2 	bl	8001584 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RF_SW_CTL1_Pin RF_SW_CTL2_Pin GNSS_PWR_SW_Pin */
  GPIO_InitStruct.Pin = RF_SW_CTL1_Pin|RF_SW_CTL2_Pin|GNSS_PWR_SW_Pin;
 80009c0:	193b      	adds	r3, r7, r4
 80009c2:	228c      	movs	r2, #140	; 0x8c
 80009c4:	0212      	lsls	r2, r2, #8
 80009c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	193b      	adds	r3, r7, r4
 80009ca:	2201      	movs	r2, #1
 80009cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d4:	193b      	adds	r3, r7, r4
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009da:	193b      	adds	r3, r7, r4
 80009dc:	4a0f      	ldr	r2, [pc, #60]	; (8000a1c <MX_GPIO_Init+0xb0>)
 80009de:	0019      	movs	r1, r3
 80009e0:	0010      	movs	r0, r2
 80009e2:	f000 fc63 	bl	80012ac <HAL_GPIO_Init>

  /*Configure GPIO pin : GNSS_RST_Pin */
  GPIO_InitStruct.Pin = GNSS_RST_Pin;
 80009e6:	0021      	movs	r1, r4
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	2280      	movs	r2, #128	; 0x80
 80009ec:	0192      	lsls	r2, r2, #6
 80009ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2211      	movs	r2, #17
 80009f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	187b      	adds	r3, r7, r1
 80009f8:	2200      	movs	r2, #0
 80009fa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2200      	movs	r2, #0
 8000a00:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GNSS_RST_GPIO_Port, &GPIO_InitStruct);
 8000a02:	187b      	adds	r3, r7, r1
 8000a04:	4a05      	ldr	r2, [pc, #20]	; (8000a1c <MX_GPIO_Init+0xb0>)
 8000a06:	0019      	movs	r1, r3
 8000a08:	0010      	movs	r0, r2
 8000a0a:	f000 fc4f 	bl	80012ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b009      	add	sp, #36	; 0x24
 8000a14:	bd90      	pop	{r4, r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	50000400 	.word	0x50000400

08000a20 <my_ant_sw_pos>:

/* USER CODE BEGIN 4 */

// ** ANT SW Operations
void my_ant_sw_pos ( uint8_t pos )
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	0002      	movs	r2, r0
 8000a28:	1dfb      	adds	r3, r7, #7
 8000a2a:	701a      	strb	r2, [r3, #0]
	if ( pos == 1 ) // Włączenie GNSS czyli ustawienie RF_SW_CTL1 = LOW i RF_SW_CTL2 = HIGH
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d10e      	bne.n	8000a52 <my_ant_sw_pos+0x32>
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_RESET ) ;
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	00db      	lsls	r3, r3, #3
 8000a38:	4811      	ldr	r0, [pc, #68]	; (8000a80 <my_ant_sw_pos+0x60>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	0019      	movs	r1, r3
 8000a3e:	f000 fda1 	bl	8001584 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_SET ) ;
 8000a42:	2380      	movs	r3, #128	; 0x80
 8000a44:	011b      	lsls	r3, r3, #4
 8000a46:	480e      	ldr	r0, [pc, #56]	; (8000a80 <my_ant_sw_pos+0x60>)
 8000a48:	2201      	movs	r2, #1
 8000a4a:	0019      	movs	r1, r3
 8000a4c:	f000 fd9a 	bl	8001584 <HAL_GPIO_WritePin>
	else if ( pos == 2 )
	{
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
	}
}
 8000a50:	e011      	b.n	8000a76 <my_ant_sw_pos+0x56>
	else if ( pos == 2 )
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d10d      	bne.n	8000a76 <my_ant_sw_pos+0x56>
		HAL_GPIO_WritePin ( RF_SW_CTL1_GPIO_Port , RF_SW_CTL1_Pin , GPIO_PIN_SET ) ;
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	00db      	lsls	r3, r3, #3
 8000a5e:	4808      	ldr	r0, [pc, #32]	; (8000a80 <my_ant_sw_pos+0x60>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	0019      	movs	r1, r3
 8000a64:	f000 fd8e 	bl	8001584 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( RF_SW_CTL2_GPIO_Port , RF_SW_CTL2_Pin , GPIO_PIN_RESET ) ;
 8000a68:	2380      	movs	r3, #128	; 0x80
 8000a6a:	011b      	lsls	r3, r3, #4
 8000a6c:	4804      	ldr	r0, [pc, #16]	; (8000a80 <my_ant_sw_pos+0x60>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	0019      	movs	r1, r3
 8000a72:	f000 fd87 	bl	8001584 <HAL_GPIO_WritePin>
}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	b002      	add	sp, #8
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	50000400 	.word	0x50000400

08000a84 <my_gnss_sw_on>:

// ** GNSS Operations
void my_gnss_sw_on ( void )
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
	my_ant_sw_pos ( 1 ) ;
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff ffc9 	bl	8000a20 <my_ant_sw_pos>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_PWR_SW_Pin , GPIO_PIN_SET ) ;
 8000a8e:	2380      	movs	r3, #128	; 0x80
 8000a90:	021b      	lsls	r3, r3, #8
 8000a92:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <my_gnss_sw_on+0x30>)
 8000a94:	2201      	movs	r2, #1
 8000a96:	0019      	movs	r1, r3
 8000a98:	f000 fd74 	bl	8001584 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_SET ) ;
 8000a9c:	2380      	movs	r3, #128	; 0x80
 8000a9e:	019b      	lsls	r3, r3, #6
 8000aa0:	4804      	ldr	r0, [pc, #16]	; (8000ab4 <my_gnss_sw_on+0x30>)
 8000aa2:	2201      	movs	r2, #1
 8000aa4:	0019      	movs	r1, r3
 8000aa6:	f000 fd6d 	bl	8001584 <HAL_GPIO_WritePin>
	MX_USART5_UART_Init () ;
 8000aaa:	f7ff ff2b 	bl	8000904 <MX_USART5_UART_Init>
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	50000400 	.word	0x50000400

08000ab8 <q1_check_xor>:
	HAL_GPIO_WritePin ( GNSS_PWR_SW_GPIO_Port , GNSS_RST_Pin , GPIO_PIN_RESET ) ;
	HAL_UART_DeInit ( &huart5 ) ;

}
unsigned char q1_check_xor ( const uint8_t *m , uint8_t l )
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	000a      	movs	r2, r1
 8000ac2:	1cfb      	adds	r3, r7, #3
 8000ac4:	701a      	strb	r2, [r3, #0]
	unsigned char result = 0 ;
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	18fb      	adds	r3, r7, r3
 8000aca:	2200      	movs	r2, #0
 8000acc:	701a      	strb	r2, [r3, #0]
	unsigned int i = 0 ;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]

	if ( ( NULL == m ) || ( l < 1 ) )
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d003      	beq.n	8000ae0 <q1_check_xor+0x28>
 8000ad8:	1cfb      	adds	r3, r7, #3
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d101      	bne.n	8000ae4 <q1_check_xor+0x2c>
	{
		return 0;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	e017      	b.n	8000b14 <q1_check_xor+0x5c>
	}
	for ( i = 0 ; i < l ; i++ )
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	e00c      	b.n	8000b04 <q1_check_xor+0x4c>
	{
		result ^= *( m + i ) ;
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	68bb      	ldr	r3, [r7, #8]
 8000aee:	18d3      	adds	r3, r2, r3
 8000af0:	7819      	ldrb	r1, [r3, #0]
 8000af2:	220f      	movs	r2, #15
 8000af4:	18bb      	adds	r3, r7, r2
 8000af6:	18ba      	adds	r2, r7, r2
 8000af8:	7812      	ldrb	r2, [r2, #0]
 8000afa:	404a      	eors	r2, r1
 8000afc:	701a      	strb	r2, [r3, #0]
	for ( i = 0 ; i < l ; i++ )
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	3301      	adds	r3, #1
 8000b02:	60bb      	str	r3, [r7, #8]
 8000b04:	1cfb      	adds	r3, r7, #3
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	68ba      	ldr	r2, [r7, #8]
 8000b0a:	429a      	cmp	r2, r3
 8000b0c:	d3ed      	bcc.n	8000aea <q1_check_xor+0x32>
	}
	return result ;
 8000b0e:	230f      	movs	r3, #15
 8000b10:	18fb      	adds	r3, r7, r3
 8000b12:	781b      	ldrb	r3, [r3, #0]
}
 8000b14:	0018      	movs	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	b004      	add	sp, #16
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <my_tim_init>:

void my_tim_init (void )
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
	__HAL_TIM_CLEAR_IT ( &htim6 , TIM_IT_UPDATE ) ;
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <my_tim_init+0x14>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	2202      	movs	r2, #2
 8000b26:	4252      	negs	r2, r2
 8000b28:	611a      	str	r2, [r3, #16]
}
 8000b2a:	46c0      	nop			; (mov r8, r8)
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000088 	.word	0x20000088

08000b34 <my_tim_start>:

void my_tim_start (void )
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	tim_seconds = 0 ;
 8000b38:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <my_tim_start+0x18>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim6 ) ;
 8000b3e:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <my_tim_start+0x1c>)
 8000b40:	0018      	movs	r0, r3
 8000b42:	f001 fd41 	bl	80025c8 <HAL_TIM_Base_Start_IT>
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	200002fa 	.word	0x200002fa
 8000b50:	20000088 	.word	0x20000088

08000b54 <HAL_TIM_PeriodElapsedCallback>:
{
	HAL_TIM_Base_Stop_IT ( &htim6 ) ;
}

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b082      	sub	sp, #8
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a0a      	ldr	r2, [pc, #40]	; (8000b8c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d10d      	bne.n	8000b82 <HAL_TIM_PeriodElapsedCallback+0x2e>
	{
		tim_seconds++ ;
 8000b66:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b68:	881b      	ldrh	r3, [r3, #0]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	b29a      	uxth	r2, r3
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b70:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > tim_seconds_ths_sys_shutdown )
 8000b72:	4b07      	ldr	r3, [pc, #28]	; (8000b90 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b74:	881a      	ldrh	r2, [r3, #0]
 8000b76:	4b07      	ldr	r3, [pc, #28]	; (8000b94 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	429a      	cmp	r2, r3
 8000b7c:	d901      	bls.n	8000b82 <HAL_TIM_PeriodElapsedCallback+0x2e>
		  {
			  //HAL_NVIC_SystemReset () ;
			  HAL_PWREx_EnterSHUTDOWNMode () ;
 8000b7e:	f000 fd5f 	bl	8001640 <HAL_PWREx_EnterSHUTDOWNMode>
		  }
	}
}
 8000b82:	46c0      	nop			; (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	b002      	add	sp, #8
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	46c0      	nop			; (mov r8, r8)
 8000b8c:	40001000 	.word	0x40001000
 8000b90:	200002fa 	.word	0x200002fa
 8000b94:	2000000c 	.word	0x2000000c

08000b98 <send_command>:

void send_command ( const char* c1 , bool save_nram )
{
 8000b98:	b5b0      	push	{r4, r5, r7, lr}
 8000b9a:	b088      	sub	sp, #32
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
 8000ba0:	000a      	movs	r2, r1
 8000ba2:	1cfb      	adds	r3, r7, #3
 8000ba4:	701a      	strb	r2, [r3, #0]
	size_t len_c1 = strlen ( c1 ) ;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	0018      	movs	r0, r3
 8000baa:	f7ff faab 	bl	8000104 <strlen>
 8000bae:	0003      	movs	r3, r0
 8000bb0:	61fb      	str	r3, [r7, #28]
	char cs = q1_check_xor ( c1 , len_c1 ) ;
 8000bb2:	69fb      	ldr	r3, [r7, #28]
 8000bb4:	b2da      	uxtb	r2, r3
 8000bb6:	251b      	movs	r5, #27
 8000bb8:	197c      	adds	r4, r7, r5
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	0011      	movs	r1, r2
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f7ff ff7a 	bl	8000ab8 <q1_check_xor>
 8000bc4:	0003      	movs	r3, r0
 8000bc6:	7023      	strb	r3, [r4, #0]
	char* c2 = (char*) malloc ( ( len_c1 + 7 ) * sizeof ( char ) ) ; // Dodanie 7 wynika z konieczności uwzględnienia znaków: prexi $ i sufix *XX\n\r\0 , gdzie XX to checksum
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	3307      	adds	r3, #7
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f003 f82f 	bl	8003c30 <malloc>
 8000bd2:	0003      	movs	r3, r0
 8000bd4:	617b      	str	r3, [r7, #20]
	size_t len_c2 = strlen ( c2 ) ;
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f7ff fa93 	bl	8000104 <strlen>
 8000bde:	0003      	movs	r3, r0
 8000be0:	613b      	str	r3, [r7, #16]
	sprintf ( c2 , "$%s*%X\r\n\0" , c1 , cs ) ;
 8000be2:	197b      	adds	r3, r7, r5
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4920      	ldr	r1, [pc, #128]	; (8000c6c <send_command+0xd4>)
 8000bea:	6978      	ldr	r0, [r7, #20]
 8000bec:	f003 f8de 	bl	8003dac <siprintf>
	size_t len_2 = strlen ( c2 ) ;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f7ff fa86 	bl	8000104 <strlen>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	60fb      	str	r3, [r7, #12]

	HAL_UART_Transmit ( &huart2 , c2 , len_c2 , UART2_TX_TIMEOUT ) ;
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	23fa      	movs	r3, #250	; 0xfa
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	6979      	ldr	r1, [r7, #20]
 8000c06:	481a      	ldr	r0, [pc, #104]	; (8000c70 <send_command+0xd8>)
 8000c08:	f001 ffe4 	bl	8002bd4 <HAL_UART_Transmit>
	my_gnss_sw_on() ;
 8000c0c:	f7ff ff3a 	bl	8000a84 <my_gnss_sw_on>
	my_tim_start () ;
 8000c10:	f7ff ff90 	bl	8000b34 <my_tim_start>
	HAL_Delay ( 1000 ) ;
 8000c14:	23fa      	movs	r3, #250	; 0xfa
 8000c16:	009b      	lsls	r3, r3, #2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f000 fa2f 	bl	800107c <HAL_Delay>
	HAL_UART_Transmit ( &huart5 , c2 , len_c2 , UART2_TX_TIMEOUT ) ;
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	b29a      	uxth	r2, r3
 8000c22:	23fa      	movs	r3, #250	; 0xfa
 8000c24:	009b      	lsls	r3, r3, #2
 8000c26:	6979      	ldr	r1, [r7, #20]
 8000c28:	4812      	ldr	r0, [pc, #72]	; (8000c74 <send_command+0xdc>)
 8000c2a:	f001 ffd3 	bl	8002bd4 <HAL_UART_Transmit>
	if ( save_nram )
 8000c2e:	1cfb      	adds	r3, r7, #3
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d00e      	beq.n	8000c54 <send_command+0xbc>
		HAL_UART_Transmit ( &huart5 , save_nvram , strlen ( save_nvram ) , UART2_TX_TIMEOUT ) ;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <send_command+0xe0>)
 8000c38:	681c      	ldr	r4, [r3, #0]
 8000c3a:	4b0f      	ldr	r3, [pc, #60]	; (8000c78 <send_command+0xe0>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f7ff fa60 	bl	8000104 <strlen>
 8000c44:	0003      	movs	r3, r0
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	23fa      	movs	r3, #250	; 0xfa
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4809      	ldr	r0, [pc, #36]	; (8000c74 <send_command+0xdc>)
 8000c4e:	0021      	movs	r1, r4
 8000c50:	f001 ffc0 	bl	8002bd4 <HAL_UART_Transmit>
	HAL_UART_Transmit ( &huart5 , &terminal_rx_byte , 1 , UART2_TX_TIMEOUT ) ;
 8000c54:	23fa      	movs	r3, #250	; 0xfa
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	4908      	ldr	r1, [pc, #32]	; (8000c7c <send_command+0xe4>)
 8000c5a:	4806      	ldr	r0, [pc, #24]	; (8000c74 <send_command+0xdc>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f001 ffb9 	bl	8002bd4 <HAL_UART_Transmit>
}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b008      	add	sp, #32
 8000c68:	bdb0      	pop	{r4, r5, r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	08004628 	.word	0x08004628
 8000c70:	200000d4 	.word	0x200000d4
 8000c74:	20000168 	.word	0x20000168
 8000c78:	20000004 	.word	0x20000004
 8000c7c:	200002f7 	.word	0x200002f7

08000c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c84:	b672      	cpsid	i
}
 8000c86:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <Error_Handler+0x8>
	...

08000c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000c94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c96:	4b10      	ldr	r3, [pc, #64]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000c98:	2101      	movs	r1, #1
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	641a      	str	r2, [r3, #64]	; 0x40
 8000c9e:	4b0e      	ldr	r3, [pc, #56]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	607b      	str	r3, [r7, #4]
 8000ca8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000caa:	4b0b      	ldr	r3, [pc, #44]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000cac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cae:	4b0a      	ldr	r3, [pc, #40]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000cb0:	2180      	movs	r1, #128	; 0x80
 8000cb2:	0549      	lsls	r1, r1, #21
 8000cb4:	430a      	orrs	r2, r1
 8000cb6:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cb8:	4b07      	ldr	r3, [pc, #28]	; (8000cd8 <HAL_MspInit+0x4c>)
 8000cba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cbc:	2380      	movs	r3, #128	; 0x80
 8000cbe:	055b      	lsls	r3, r3, #21
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000cc6:	23c0      	movs	r3, #192	; 0xc0
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	0018      	movs	r0, r3
 8000ccc:	f000 f9fa 	bl	80010c4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cd0:	46c0      	nop			; (mov r8, r8)
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	b002      	add	sp, #8
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40021000 	.word	0x40021000

08000cdc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b084      	sub	sp, #16
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a0d      	ldr	r2, [pc, #52]	; (8000d20 <HAL_TIM_Base_MspInit+0x44>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d113      	bne.n	8000d16 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000cee:	4b0d      	ldr	r3, [pc, #52]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cf0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_TIM_Base_MspInit+0x48>)
 8000cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cfe:	2210      	movs	r2, #16
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 3, 0);
 8000d06:	2200      	movs	r2, #0
 8000d08:	2103      	movs	r1, #3
 8000d0a:	2011      	movs	r0, #17
 8000d0c:	f000 fa9c 	bl	8001248 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000d10:	2011      	movs	r0, #17
 8000d12:	f000 faae 	bl	8001272 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	b004      	add	sp, #16
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	46c0      	nop			; (mov r8, r8)
 8000d20:	40001000 	.word	0x40001000
 8000d24:	40021000 	.word	0x40021000

08000d28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b09f      	sub	sp, #124	; 0x7c
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d30:	2364      	movs	r3, #100	; 0x64
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	0018      	movs	r0, r3
 8000d36:	2314      	movs	r3, #20
 8000d38:	001a      	movs	r2, r3
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	f003 f856 	bl	8003dec <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d40:	2418      	movs	r4, #24
 8000d42:	193b      	adds	r3, r7, r4
 8000d44:	0018      	movs	r0, r3
 8000d46:	234c      	movs	r3, #76	; 0x4c
 8000d48:	001a      	movs	r2, r3
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	f003 f84e 	bl	8003dec <memset>
  if(huart->Instance==USART2)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a3d      	ldr	r2, [pc, #244]	; (8000e4c <HAL_UART_MspInit+0x124>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d13f      	bne.n	8000dda <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d5a:	193b      	adds	r3, r7, r4
 8000d5c:	2202      	movs	r2, #2
 8000d5e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d60:	193b      	adds	r3, r7, r4
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d66:	193b      	adds	r3, r7, r4
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f001 f999 	bl	80020a0 <HAL_RCCEx_PeriphCLKConfig>
 8000d6e:	1e03      	subs	r3, r0, #0
 8000d70:	d001      	beq.n	8000d76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d72:	f7ff ff85 	bl	8000c80 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d76:	4b36      	ldr	r3, [pc, #216]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000d78:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d7a:	4b35      	ldr	r3, [pc, #212]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000d7c:	2180      	movs	r1, #128	; 0x80
 8000d7e:	0289      	lsls	r1, r1, #10
 8000d80:	430a      	orrs	r2, r1
 8000d82:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d84:	4b32      	ldr	r3, [pc, #200]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000d86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d88:	2380      	movs	r3, #128	; 0x80
 8000d8a:	029b      	lsls	r3, r3, #10
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	617b      	str	r3, [r7, #20]
 8000d90:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b2f      	ldr	r3, [pc, #188]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d96:	4b2e      	ldr	r3, [pc, #184]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000d98:	2101      	movs	r1, #1
 8000d9a:	430a      	orrs	r2, r1
 8000d9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d9e:	4b2c      	ldr	r3, [pc, #176]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000da0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000da2:	2201      	movs	r2, #1
 8000da4:	4013      	ands	r3, r2
 8000da6:	613b      	str	r3, [r7, #16]
 8000da8:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000daa:	2164      	movs	r1, #100	; 0x64
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2202      	movs	r2, #2
 8000db6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000dc4:	187b      	adds	r3, r7, r1
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dca:	187a      	adds	r2, r7, r1
 8000dcc:	23a0      	movs	r3, #160	; 0xa0
 8000dce:	05db      	lsls	r3, r3, #23
 8000dd0:	0011      	movs	r1, r2
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	f000 fa6a 	bl	80012ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8000dd8:	e034      	b.n	8000e44 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART5)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a1d      	ldr	r2, [pc, #116]	; (8000e54 <HAL_UART_MspInit+0x12c>)
 8000de0:	4293      	cmp	r3, r2
 8000de2:	d12f      	bne.n	8000e44 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART5_CLK_ENABLE();
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000de6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000de8:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000dea:	2180      	movs	r1, #128	; 0x80
 8000dec:	0049      	lsls	r1, r1, #1
 8000dee:	430a      	orrs	r2, r1
 8000df0:	63da      	str	r2, [r3, #60]	; 0x3c
 8000df2:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000df4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000df6:	2380      	movs	r3, #128	; 0x80
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	60fb      	str	r3, [r7, #12]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e00:	4b13      	ldr	r3, [pc, #76]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000e02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e04:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000e06:	2102      	movs	r1, #2
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	635a      	str	r2, [r3, #52]	; 0x34
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_UART_MspInit+0x128>)
 8000e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e10:	2202      	movs	r2, #2
 8000e12:	4013      	ands	r3, r2
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000e18:	2164      	movs	r1, #100	; 0x64
 8000e1a:	187b      	adds	r3, r7, r1
 8000e1c:	2218      	movs	r2, #24
 8000e1e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e20:	187b      	adds	r3, r7, r1
 8000e22:	2202      	movs	r2, #2
 8000e24:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	2203      	movs	r2, #3
 8000e36:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <HAL_UART_MspInit+0x130>)
 8000e3c:	0019      	movs	r1, r3
 8000e3e:	0010      	movs	r0, r2
 8000e40:	f000 fa34 	bl	80012ac <HAL_GPIO_Init>
}
 8000e44:	46c0      	nop			; (mov r8, r8)
 8000e46:	46bd      	mov	sp, r7
 8000e48:	b01f      	add	sp, #124	; 0x7c
 8000e4a:	bd90      	pop	{r4, r7, pc}
 8000e4c:	40004400 	.word	0x40004400
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40005000 	.word	0x40005000
 8000e58:	50000400 	.word	0x50000400

08000e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e60:	e7fe      	b.n	8000e60 <NMI_Handler+0x4>

08000e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <HardFault_Handler+0x4>

08000e68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e80:	f000 f8e0 	bl	8001044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e90:	4b03      	ldr	r3, [pc, #12]	; (8000ea0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8000e92:	0018      	movs	r0, r3
 8000e94:	f001 fbfa 	bl	800268c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	20000088 	.word	0x20000088

08000ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eac:	4a14      	ldr	r2, [pc, #80]	; (8000f00 <_sbrk+0x5c>)
 8000eae:	4b15      	ldr	r3, [pc, #84]	; (8000f04 <_sbrk+0x60>)
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000eb8:	4b13      	ldr	r3, [pc, #76]	; (8000f08 <_sbrk+0x64>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d102      	bne.n	8000ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec0:	4b11      	ldr	r3, [pc, #68]	; (8000f08 <_sbrk+0x64>)
 8000ec2:	4a12      	ldr	r2, [pc, #72]	; (8000f0c <_sbrk+0x68>)
 8000ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ec6:	4b10      	ldr	r3, [pc, #64]	; (8000f08 <_sbrk+0x64>)
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	18d3      	adds	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	d207      	bcs.n	8000ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed4:	f002 ffa4 	bl	8003e20 <__errno>
 8000ed8:	0003      	movs	r3, r0
 8000eda:	220c      	movs	r2, #12
 8000edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	e009      	b.n	8000ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee4:	4b08      	ldr	r3, [pc, #32]	; (8000f08 <_sbrk+0x64>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <_sbrk+0x64>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	18d2      	adds	r2, r2, r3
 8000ef2:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <_sbrk+0x64>)
 8000ef4:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b006      	add	sp, #24
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	20024000 	.word	0x20024000
 8000f04:	00000400 	.word	0x00000400
 8000f08:	200002fc 	.word	0x200002fc
 8000f0c:	20000450 	.word	0x20000450

08000f10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f1c:	480d      	ldr	r0, [pc, #52]	; (8000f54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f20:	f7ff fff6 	bl	8000f10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f24:	480c      	ldr	r0, [pc, #48]	; (8000f58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f26:	490d      	ldr	r1, [pc, #52]	; (8000f5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f28:	4a0d      	ldr	r2, [pc, #52]	; (8000f60 <LoopForever+0xe>)
  movs r3, #0
 8000f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f2c:	e002      	b.n	8000f34 <LoopCopyDataInit>

08000f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f32:	3304      	adds	r3, #4

08000f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f38:	d3f9      	bcc.n	8000f2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f3a:	4a0a      	ldr	r2, [pc, #40]	; (8000f64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f3c:	4c0a      	ldr	r4, [pc, #40]	; (8000f68 <LoopForever+0x16>)
  movs r3, #0
 8000f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f40:	e001      	b.n	8000f46 <LoopFillZerobss>

08000f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f44:	3204      	adds	r2, #4

08000f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f48:	d3fb      	bcc.n	8000f42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f4a:	f002 ff6f 	bl	8003e2c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000f4e:	f7ff fb77 	bl	8000640 <main>

08000f52 <LoopForever>:

LoopForever:
  b LoopForever
 8000f52:	e7fe      	b.n	8000f52 <LoopForever>
  ldr   r0, =_estack
 8000f54:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f5c:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f60:	08004700 	.word	0x08004700
  ldr r2, =_sbss
 8000f64:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f68:	2000044c 	.word	0x2000044c

08000f6c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f6c:	e7fe      	b.n	8000f6c <ADC1_COMP_IRQHandler>
	...

08000f70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f76:	1dfb      	adds	r3, r7, #7
 8000f78:	2200      	movs	r2, #0
 8000f7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <HAL_Init+0x3c>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <HAL_Init+0x3c>)
 8000f82:	2180      	movs	r1, #128	; 0x80
 8000f84:	0049      	lsls	r1, r1, #1
 8000f86:	430a      	orrs	r2, r1
 8000f88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f8a:	2003      	movs	r0, #3
 8000f8c:	f000 f810 	bl	8000fb0 <HAL_InitTick>
 8000f90:	1e03      	subs	r3, r0, #0
 8000f92:	d003      	beq.n	8000f9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f94:	1dfb      	adds	r3, r7, #7
 8000f96:	2201      	movs	r2, #1
 8000f98:	701a      	strb	r2, [r3, #0]
 8000f9a:	e001      	b.n	8000fa0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000f9c:	f7ff fe76 	bl	8000c8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fa0:	1dfb      	adds	r3, r7, #7
 8000fa2:	781b      	ldrb	r3, [r3, #0]
}
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b002      	add	sp, #8
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40022000 	.word	0x40022000

08000fb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb0:	b590      	push	{r4, r7, lr}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb8:	230f      	movs	r3, #15
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000fc0:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <HAL_InitTick+0x88>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d02b      	beq.n	8001020 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	; (800103c <HAL_InitTick+0x8c>)
 8000fca:	681c      	ldr	r4, [r3, #0]
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <HAL_InitTick+0x88>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	0019      	movs	r1, r3
 8000fd2:	23fa      	movs	r3, #250	; 0xfa
 8000fd4:	0098      	lsls	r0, r3, #2
 8000fd6:	f7ff f8a7 	bl	8000128 <__udivsi3>
 8000fda:	0003      	movs	r3, r0
 8000fdc:	0019      	movs	r1, r3
 8000fde:	0020      	movs	r0, r4
 8000fe0:	f7ff f8a2 	bl	8000128 <__udivsi3>
 8000fe4:	0003      	movs	r3, r0
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f000 f953 	bl	8001292 <HAL_SYSTICK_Config>
 8000fec:	1e03      	subs	r3, r0, #0
 8000fee:	d112      	bne.n	8001016 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2b03      	cmp	r3, #3
 8000ff4:	d80a      	bhi.n	800100c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	425b      	negs	r3, r3
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	0018      	movs	r0, r3
 8001000:	f000 f922 	bl	8001248 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001004:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <HAL_InitTick+0x90>)
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	e00d      	b.n	8001028 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800100c:	230f      	movs	r3, #15
 800100e:	18fb      	adds	r3, r7, r3
 8001010:	2201      	movs	r2, #1
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e008      	b.n	8001028 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001016:	230f      	movs	r3, #15
 8001018:	18fb      	adds	r3, r7, r3
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
 800101e:	e003      	b.n	8001028 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001020:	230f      	movs	r3, #15
 8001022:	18fb      	adds	r3, r7, r3
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001028:	230f      	movs	r3, #15
 800102a:	18fb      	adds	r3, r7, r3
 800102c:	781b      	ldrb	r3, [r3, #0]
}
 800102e:	0018      	movs	r0, r3
 8001030:	46bd      	mov	sp, r7
 8001032:	b005      	add	sp, #20
 8001034:	bd90      	pop	{r4, r7, pc}
 8001036:	46c0      	nop			; (mov r8, r8)
 8001038:	20000018 	.word	0x20000018
 800103c:	20000010 	.word	0x20000010
 8001040:	20000014 	.word	0x20000014

08001044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <HAL_IncTick+0x1c>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	001a      	movs	r2, r3
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <HAL_IncTick+0x20>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	18d2      	adds	r2, r2, r3
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <HAL_IncTick+0x20>)
 8001056:	601a      	str	r2, [r3, #0]
}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	20000018 	.word	0x20000018
 8001064:	20000300 	.word	0x20000300

08001068 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  return uwTick;
 800106c:	4b02      	ldr	r3, [pc, #8]	; (8001078 <HAL_GetTick+0x10>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	0018      	movs	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	20000300 	.word	0x20000300

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff fff0 	bl	8001068 <HAL_GetTick>
 8001088:	0003      	movs	r3, r0
 800108a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	3301      	adds	r3, #1
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b0a      	ldr	r3, [pc, #40]	; (80010c0 <HAL_Delay+0x44>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	001a      	movs	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	189b      	adds	r3, r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	f7ff ffe0 	bl	8001068 <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	46c0      	nop			; (mov r8, r8)
 80010b6:	46c0      	nop			; (mov r8, r8)
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b004      	add	sp, #16
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	20000018 	.word	0x20000018

080010c4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4a06      	ldr	r2, [pc, #24]	; (80010ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80010d2:	4013      	ands	r3, r2
 80010d4:	0019      	movs	r1, r3
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	430a      	orrs	r2, r1
 80010dc:	601a      	str	r2, [r3, #0]
}
 80010de:	46c0      	nop			; (mov r8, r8)
 80010e0:	46bd      	mov	sp, r7
 80010e2:	b002      	add	sp, #8
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	40010000 	.word	0x40010000
 80010ec:	fffff9ff 	.word	0xfffff9ff

080010f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	0002      	movs	r2, r0
 80010f8:	1dfb      	adds	r3, r7, #7
 80010fa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b7f      	cmp	r3, #127	; 0x7f
 8001102:	d809      	bhi.n	8001118 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001104:	1dfb      	adds	r3, r7, #7
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	001a      	movs	r2, r3
 800110a:	231f      	movs	r3, #31
 800110c:	401a      	ands	r2, r3
 800110e:	4b04      	ldr	r3, [pc, #16]	; (8001120 <__NVIC_EnableIRQ+0x30>)
 8001110:	2101      	movs	r1, #1
 8001112:	4091      	lsls	r1, r2
 8001114:	000a      	movs	r2, r1
 8001116:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001118:	46c0      	nop			; (mov r8, r8)
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b590      	push	{r4, r7, lr}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	0002      	movs	r2, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	1dfb      	adds	r3, r7, #7
 8001130:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001132:	1dfb      	adds	r3, r7, #7
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b7f      	cmp	r3, #127	; 0x7f
 8001138:	d828      	bhi.n	800118c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800113a:	4a2f      	ldr	r2, [pc, #188]	; (80011f8 <__NVIC_SetPriority+0xd4>)
 800113c:	1dfb      	adds	r3, r7, #7
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b25b      	sxtb	r3, r3
 8001142:	089b      	lsrs	r3, r3, #2
 8001144:	33c0      	adds	r3, #192	; 0xc0
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	589b      	ldr	r3, [r3, r2]
 800114a:	1dfa      	adds	r2, r7, #7
 800114c:	7812      	ldrb	r2, [r2, #0]
 800114e:	0011      	movs	r1, r2
 8001150:	2203      	movs	r2, #3
 8001152:	400a      	ands	r2, r1
 8001154:	00d2      	lsls	r2, r2, #3
 8001156:	21ff      	movs	r1, #255	; 0xff
 8001158:	4091      	lsls	r1, r2
 800115a:	000a      	movs	r2, r1
 800115c:	43d2      	mvns	r2, r2
 800115e:	401a      	ands	r2, r3
 8001160:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	019b      	lsls	r3, r3, #6
 8001166:	22ff      	movs	r2, #255	; 0xff
 8001168:	401a      	ands	r2, r3
 800116a:	1dfb      	adds	r3, r7, #7
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	0018      	movs	r0, r3
 8001170:	2303      	movs	r3, #3
 8001172:	4003      	ands	r3, r0
 8001174:	00db      	lsls	r3, r3, #3
 8001176:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001178:	481f      	ldr	r0, [pc, #124]	; (80011f8 <__NVIC_SetPriority+0xd4>)
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	b25b      	sxtb	r3, r3
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	430a      	orrs	r2, r1
 8001184:	33c0      	adds	r3, #192	; 0xc0
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800118a:	e031      	b.n	80011f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800118c:	4a1b      	ldr	r2, [pc, #108]	; (80011fc <__NVIC_SetPriority+0xd8>)
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	0019      	movs	r1, r3
 8001194:	230f      	movs	r3, #15
 8001196:	400b      	ands	r3, r1
 8001198:	3b08      	subs	r3, #8
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	3306      	adds	r3, #6
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	18d3      	adds	r3, r2, r3
 80011a2:	3304      	adds	r3, #4
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	1dfa      	adds	r2, r7, #7
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	0011      	movs	r1, r2
 80011ac:	2203      	movs	r2, #3
 80011ae:	400a      	ands	r2, r1
 80011b0:	00d2      	lsls	r2, r2, #3
 80011b2:	21ff      	movs	r1, #255	; 0xff
 80011b4:	4091      	lsls	r1, r2
 80011b6:	000a      	movs	r2, r1
 80011b8:	43d2      	mvns	r2, r2
 80011ba:	401a      	ands	r2, r3
 80011bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	019b      	lsls	r3, r3, #6
 80011c2:	22ff      	movs	r2, #255	; 0xff
 80011c4:	401a      	ands	r2, r3
 80011c6:	1dfb      	adds	r3, r7, #7
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	0018      	movs	r0, r3
 80011cc:	2303      	movs	r3, #3
 80011ce:	4003      	ands	r3, r0
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011d4:	4809      	ldr	r0, [pc, #36]	; (80011fc <__NVIC_SetPriority+0xd8>)
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	001c      	movs	r4, r3
 80011dc:	230f      	movs	r3, #15
 80011de:	4023      	ands	r3, r4
 80011e0:	3b08      	subs	r3, #8
 80011e2:	089b      	lsrs	r3, r3, #2
 80011e4:	430a      	orrs	r2, r1
 80011e6:	3306      	adds	r3, #6
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	18c3      	adds	r3, r0, r3
 80011ec:	3304      	adds	r3, #4
 80011ee:	601a      	str	r2, [r3, #0]
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b003      	add	sp, #12
 80011f6:	bd90      	pop	{r4, r7, pc}
 80011f8:	e000e100 	.word	0xe000e100
 80011fc:	e000ed00 	.word	0xe000ed00

08001200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	1e5a      	subs	r2, r3, #1
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	045b      	lsls	r3, r3, #17
 8001210:	429a      	cmp	r2, r3
 8001212:	d301      	bcc.n	8001218 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001214:	2301      	movs	r3, #1
 8001216:	e010      	b.n	800123a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001218:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <SysTick_Config+0x44>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	3a01      	subs	r2, #1
 800121e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001220:	2301      	movs	r3, #1
 8001222:	425b      	negs	r3, r3
 8001224:	2103      	movs	r1, #3
 8001226:	0018      	movs	r0, r3
 8001228:	f7ff ff7c 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <SysTick_Config+0x44>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001232:	4b04      	ldr	r3, [pc, #16]	; (8001244 <SysTick_Config+0x44>)
 8001234:	2207      	movs	r2, #7
 8001236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001238:	2300      	movs	r3, #0
}
 800123a:	0018      	movs	r0, r3
 800123c:	46bd      	mov	sp, r7
 800123e:	b002      	add	sp, #8
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	e000e010 	.word	0xe000e010

08001248 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60b9      	str	r1, [r7, #8]
 8001250:	607a      	str	r2, [r7, #4]
 8001252:	210f      	movs	r1, #15
 8001254:	187b      	adds	r3, r7, r1
 8001256:	1c02      	adds	r2, r0, #0
 8001258:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	187b      	adds	r3, r7, r1
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	b25b      	sxtb	r3, r3
 8001262:	0011      	movs	r1, r2
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff ff5d 	bl	8001124 <__NVIC_SetPriority>
}
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	46bd      	mov	sp, r7
 800126e:	b004      	add	sp, #16
 8001270:	bd80      	pop	{r7, pc}

08001272 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	0002      	movs	r2, r0
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800127e:	1dfb      	adds	r3, r7, #7
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	b25b      	sxtb	r3, r3
 8001284:	0018      	movs	r0, r3
 8001286:	f7ff ff33 	bl	80010f0 <__NVIC_EnableIRQ>
}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b002      	add	sp, #8
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	0018      	movs	r0, r3
 800129e:	f7ff ffaf 	bl	8001200 <SysTick_Config>
 80012a2:	0003      	movs	r3, r0
}
 80012a4:	0018      	movs	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	b002      	add	sp, #8
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ba:	e14d      	b.n	8001558 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2101      	movs	r1, #1
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4091      	lsls	r1, r2
 80012c6:	000a      	movs	r2, r1
 80012c8:	4013      	ands	r3, r2
 80012ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d100      	bne.n	80012d4 <HAL_GPIO_Init+0x28>
 80012d2:	e13e      	b.n	8001552 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2203      	movs	r2, #3
 80012da:	4013      	ands	r3, r2
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d005      	beq.n	80012ec <HAL_GPIO_Init+0x40>
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2203      	movs	r2, #3
 80012e6:	4013      	ands	r3, r2
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d130      	bne.n	800134e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	2203      	movs	r2, #3
 80012f8:	409a      	lsls	r2, r3
 80012fa:	0013      	movs	r3, r2
 80012fc:	43da      	mvns	r2, r3
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	4013      	ands	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	409a      	lsls	r2, r3
 800130e:	0013      	movs	r3, r2
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4313      	orrs	r3, r2
 8001314:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001322:	2201      	movs	r2, #1
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	409a      	lsls	r2, r3
 8001328:	0013      	movs	r3, r2
 800132a:	43da      	mvns	r2, r3
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	4013      	ands	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	2201      	movs	r2, #1
 800133a:	401a      	ands	r2, r3
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	409a      	lsls	r2, r3
 8001340:	0013      	movs	r3, r2
 8001342:	693a      	ldr	r2, [r7, #16]
 8001344:	4313      	orrs	r3, r2
 8001346:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	2203      	movs	r2, #3
 8001354:	4013      	ands	r3, r2
 8001356:	2b03      	cmp	r3, #3
 8001358:	d017      	beq.n	800138a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	005b      	lsls	r3, r3, #1
 8001364:	2203      	movs	r2, #3
 8001366:	409a      	lsls	r2, r3
 8001368:	0013      	movs	r3, r2
 800136a:	43da      	mvns	r2, r3
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	4013      	ands	r3, r2
 8001370:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	689a      	ldr	r2, [r3, #8]
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	409a      	lsls	r2, r3
 800137c:	0013      	movs	r3, r2
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	2203      	movs	r2, #3
 8001390:	4013      	ands	r3, r2
 8001392:	2b02      	cmp	r3, #2
 8001394:	d123      	bne.n	80013de <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	08da      	lsrs	r2, r3, #3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3208      	adds	r2, #8
 800139e:	0092      	lsls	r2, r2, #2
 80013a0:	58d3      	ldr	r3, [r2, r3]
 80013a2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	2207      	movs	r2, #7
 80013a8:	4013      	ands	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	220f      	movs	r2, #15
 80013ae:	409a      	lsls	r2, r3
 80013b0:	0013      	movs	r3, r2
 80013b2:	43da      	mvns	r2, r3
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	4013      	ands	r3, r2
 80013b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	691a      	ldr	r2, [r3, #16]
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	2107      	movs	r1, #7
 80013c2:	400b      	ands	r3, r1
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	409a      	lsls	r2, r3
 80013c8:	0013      	movs	r3, r2
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	08da      	lsrs	r2, r3, #3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	3208      	adds	r2, #8
 80013d8:	0092      	lsls	r2, r2, #2
 80013da:	6939      	ldr	r1, [r7, #16]
 80013dc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	005b      	lsls	r3, r3, #1
 80013e8:	2203      	movs	r2, #3
 80013ea:	409a      	lsls	r2, r3
 80013ec:	0013      	movs	r3, r2
 80013ee:	43da      	mvns	r2, r3
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	4013      	ands	r3, r2
 80013f4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	2203      	movs	r2, #3
 80013fc:	401a      	ands	r2, r3
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	409a      	lsls	r2, r3
 8001404:	0013      	movs	r3, r2
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4313      	orrs	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	23c0      	movs	r3, #192	; 0xc0
 8001418:	029b      	lsls	r3, r3, #10
 800141a:	4013      	ands	r3, r2
 800141c:	d100      	bne.n	8001420 <HAL_GPIO_Init+0x174>
 800141e:	e098      	b.n	8001552 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001420:	4a53      	ldr	r2, [pc, #332]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	089b      	lsrs	r3, r3, #2
 8001426:	3318      	adds	r3, #24
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	589b      	ldr	r3, [r3, r2]
 800142c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	2203      	movs	r2, #3
 8001432:	4013      	ands	r3, r2
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	220f      	movs	r2, #15
 8001438:	409a      	lsls	r2, r3
 800143a:	0013      	movs	r3, r2
 800143c:	43da      	mvns	r2, r3
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4013      	ands	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	23a0      	movs	r3, #160	; 0xa0
 8001448:	05db      	lsls	r3, r3, #23
 800144a:	429a      	cmp	r2, r3
 800144c:	d019      	beq.n	8001482 <HAL_GPIO_Init+0x1d6>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a48      	ldr	r2, [pc, #288]	; (8001574 <HAL_GPIO_Init+0x2c8>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d013      	beq.n	800147e <HAL_GPIO_Init+0x1d2>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4a47      	ldr	r2, [pc, #284]	; (8001578 <HAL_GPIO_Init+0x2cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d00d      	beq.n	800147a <HAL_GPIO_Init+0x1ce>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4a46      	ldr	r2, [pc, #280]	; (800157c <HAL_GPIO_Init+0x2d0>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d007      	beq.n	8001476 <HAL_GPIO_Init+0x1ca>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4a45      	ldr	r2, [pc, #276]	; (8001580 <HAL_GPIO_Init+0x2d4>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d101      	bne.n	8001472 <HAL_GPIO_Init+0x1c6>
 800146e:	2304      	movs	r3, #4
 8001470:	e008      	b.n	8001484 <HAL_GPIO_Init+0x1d8>
 8001472:	2305      	movs	r3, #5
 8001474:	e006      	b.n	8001484 <HAL_GPIO_Init+0x1d8>
 8001476:	2303      	movs	r3, #3
 8001478:	e004      	b.n	8001484 <HAL_GPIO_Init+0x1d8>
 800147a:	2302      	movs	r3, #2
 800147c:	e002      	b.n	8001484 <HAL_GPIO_Init+0x1d8>
 800147e:	2301      	movs	r3, #1
 8001480:	e000      	b.n	8001484 <HAL_GPIO_Init+0x1d8>
 8001482:	2300      	movs	r3, #0
 8001484:	697a      	ldr	r2, [r7, #20]
 8001486:	2103      	movs	r1, #3
 8001488:	400a      	ands	r2, r1
 800148a:	00d2      	lsls	r2, r2, #3
 800148c:	4093      	lsls	r3, r2
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	4313      	orrs	r3, r2
 8001492:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001494:	4936      	ldr	r1, [pc, #216]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	089b      	lsrs	r3, r3, #2
 800149a:	3318      	adds	r3, #24
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014a2:	4b33      	ldr	r3, [pc, #204]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	43da      	mvns	r2, r3
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4013      	ands	r3, r2
 80014b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685a      	ldr	r2, [r3, #4]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	035b      	lsls	r3, r3, #13
 80014ba:	4013      	ands	r3, r2
 80014bc:	d003      	beq.n	80014c6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014c6:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80014cc:	4b28      	ldr	r3, [pc, #160]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	43da      	mvns	r2, r3
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	4013      	ands	r3, r2
 80014da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	685a      	ldr	r2, [r3, #4]
 80014e0:	2380      	movs	r3, #128	; 0x80
 80014e2:	039b      	lsls	r3, r3, #14
 80014e4:	4013      	ands	r3, r2
 80014e6:	d003      	beq.n	80014f0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014f0:	4b1f      	ldr	r3, [pc, #124]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014f6:	4a1e      	ldr	r2, [pc, #120]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 80014f8:	2384      	movs	r3, #132	; 0x84
 80014fa:	58d3      	ldr	r3, [r2, r3]
 80014fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	43da      	mvns	r2, r3
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	4013      	ands	r3, r2
 8001506:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	029b      	lsls	r3, r3, #10
 8001510:	4013      	ands	r3, r2
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001514:	693a      	ldr	r2, [r7, #16]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4313      	orrs	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800151c:	4914      	ldr	r1, [pc, #80]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 800151e:	2284      	movs	r2, #132	; 0x84
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001524:	4a12      	ldr	r2, [pc, #72]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	58d3      	ldr	r3, [r2, r3]
 800152a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	43da      	mvns	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	4013      	ands	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	685a      	ldr	r2, [r3, #4]
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	025b      	lsls	r3, r3, #9
 800153e:	4013      	ands	r3, r2
 8001540:	d003      	beq.n	800154a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001542:	693a      	ldr	r2, [r7, #16]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4313      	orrs	r3, r2
 8001548:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800154a:	4909      	ldr	r1, [pc, #36]	; (8001570 <HAL_GPIO_Init+0x2c4>)
 800154c:	2280      	movs	r2, #128	; 0x80
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	681a      	ldr	r2, [r3, #0]
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	40da      	lsrs	r2, r3
 8001560:	1e13      	subs	r3, r2, #0
 8001562:	d000      	beq.n	8001566 <HAL_GPIO_Init+0x2ba>
 8001564:	e6aa      	b.n	80012bc <HAL_GPIO_Init+0x10>
  }
}
 8001566:	46c0      	nop			; (mov r8, r8)
 8001568:	46c0      	nop			; (mov r8, r8)
 800156a:	46bd      	mov	sp, r7
 800156c:	b006      	add	sp, #24
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40021800 	.word	0x40021800
 8001574:	50000400 	.word	0x50000400
 8001578:	50000800 	.word	0x50000800
 800157c:	50000c00 	.word	0x50000c00
 8001580:	50001000 	.word	0x50001000

08001584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	0008      	movs	r0, r1
 800158e:	0011      	movs	r1, r2
 8001590:	1cbb      	adds	r3, r7, #2
 8001592:	1c02      	adds	r2, r0, #0
 8001594:	801a      	strh	r2, [r3, #0]
 8001596:	1c7b      	adds	r3, r7, #1
 8001598:	1c0a      	adds	r2, r1, #0
 800159a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800159c:	1c7b      	adds	r3, r7, #1
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d004      	beq.n	80015ae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015a4:	1cbb      	adds	r3, r7, #2
 80015a6:	881a      	ldrh	r2, [r3, #0]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015ac:	e003      	b.n	80015b6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015ae:	1cbb      	adds	r3, r7, #2
 80015b0:	881a      	ldrh	r2, [r3, #0]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	46bd      	mov	sp, r7
 80015ba:	b002      	add	sp, #8
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80015c8:	4b19      	ldr	r3, [pc, #100]	; (8001630 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80015ce:	4013      	ands	r3, r2
 80015d0:	0019      	movs	r1, r3
 80015d2:	4b17      	ldr	r3, [pc, #92]	; (8001630 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	430a      	orrs	r2, r1
 80015d8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d11f      	bne.n	8001624 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80015e4:	4b14      	ldr	r3, [pc, #80]	; (8001638 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	0013      	movs	r3, r2
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	189b      	adds	r3, r3, r2
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4912      	ldr	r1, [pc, #72]	; (800163c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80015f2:	0018      	movs	r0, r3
 80015f4:	f7fe fd98 	bl	8000128 <__udivsi3>
 80015f8:	0003      	movs	r3, r0
 80015fa:	3301      	adds	r3, #1
 80015fc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80015fe:	e008      	b.n	8001612 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	3b01      	subs	r3, #1
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	e001      	b.n	8001612 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e009      	b.n	8001626 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001614:	695a      	ldr	r2, [r3, #20]
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	401a      	ands	r2, r3
 800161c:	2380      	movs	r3, #128	; 0x80
 800161e:	00db      	lsls	r3, r3, #3
 8001620:	429a      	cmp	r2, r3
 8001622:	d0ed      	beq.n	8001600 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001624:	2300      	movs	r3, #0
}
 8001626:	0018      	movs	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	b004      	add	sp, #16
 800162c:	bd80      	pop	{r7, pc}
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	40007000 	.word	0x40007000
 8001634:	fffff9ff 	.word	0xfffff9ff
 8001638:	20000010 	.word	0x20000010
 800163c:	000f4240 	.word	0x000f4240

08001640 <HAL_PWREx_EnterSHUTDOWNMode>:
  * @retval None

  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2207      	movs	r2, #7
 800164a:	4393      	bics	r3, r2
 800164c:	001a      	movs	r2, r3
 800164e:	4b07      	ldr	r3, [pc, #28]	; (800166c <HAL_PWREx_EnterSHUTDOWNMode+0x2c>)
 8001650:	2104      	movs	r1, #4
 8001652:	430a      	orrs	r2, r1
 8001654:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 8001658:	691a      	ldr	r2, [r3, #16]
 800165a:	4b05      	ldr	r3, [pc, #20]	; (8001670 <HAL_PWREx_EnterSHUTDOWNMode+0x30>)
 800165c:	2104      	movs	r1, #4
 800165e:	430a      	orrs	r2, r1
 8001660:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8001662:	bf30      	wfi
}
 8001664:	46c0      	nop			; (mov r8, r8)
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	40007000 	.word	0x40007000
 8001670:	e000ed00 	.word	0xe000ed00

08001674 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <LL_RCC_GetAPB1Prescaler+0x14>)
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	23e0      	movs	r3, #224	; 0xe0
 800167e:	01db      	lsls	r3, r3, #7
 8001680:	4013      	ands	r3, r2
}
 8001682:	0018      	movs	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40021000 	.word	0x40021000

0800168c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b088      	sub	sp, #32
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d102      	bne.n	80016a0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	f000 fb50 	bl	8001d40 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2201      	movs	r2, #1
 80016a6:	4013      	ands	r3, r2
 80016a8:	d100      	bne.n	80016ac <HAL_RCC_OscConfig+0x20>
 80016aa:	e07c      	b.n	80017a6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ac:	4bc3      	ldr	r3, [pc, #780]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	2238      	movs	r2, #56	; 0x38
 80016b2:	4013      	ands	r3, r2
 80016b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016b6:	4bc1      	ldr	r3, [pc, #772]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	2203      	movs	r2, #3
 80016bc:	4013      	ands	r3, r2
 80016be:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	2b10      	cmp	r3, #16
 80016c4:	d102      	bne.n	80016cc <HAL_RCC_OscConfig+0x40>
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	2b03      	cmp	r3, #3
 80016ca:	d002      	beq.n	80016d2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	2b08      	cmp	r3, #8
 80016d0:	d10b      	bne.n	80016ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d2:	4bba      	ldr	r3, [pc, #744]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	2380      	movs	r3, #128	; 0x80
 80016d8:	029b      	lsls	r3, r3, #10
 80016da:	4013      	ands	r3, r2
 80016dc:	d062      	beq.n	80017a4 <HAL_RCC_OscConfig+0x118>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d15e      	bne.n	80017a4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e32a      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685a      	ldr	r2, [r3, #4]
 80016ee:	2380      	movs	r3, #128	; 0x80
 80016f0:	025b      	lsls	r3, r3, #9
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d107      	bne.n	8001706 <HAL_RCC_OscConfig+0x7a>
 80016f6:	4bb1      	ldr	r3, [pc, #708]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4bb0      	ldr	r3, [pc, #704]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80016fc:	2180      	movs	r1, #128	; 0x80
 80016fe:	0249      	lsls	r1, r1, #9
 8001700:	430a      	orrs	r2, r1
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	e020      	b.n	8001748 <HAL_RCC_OscConfig+0xbc>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685a      	ldr	r2, [r3, #4]
 800170a:	23a0      	movs	r3, #160	; 0xa0
 800170c:	02db      	lsls	r3, r3, #11
 800170e:	429a      	cmp	r2, r3
 8001710:	d10e      	bne.n	8001730 <HAL_RCC_OscConfig+0xa4>
 8001712:	4baa      	ldr	r3, [pc, #680]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	4ba9      	ldr	r3, [pc, #676]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001718:	2180      	movs	r1, #128	; 0x80
 800171a:	02c9      	lsls	r1, r1, #11
 800171c:	430a      	orrs	r2, r1
 800171e:	601a      	str	r2, [r3, #0]
 8001720:	4ba6      	ldr	r3, [pc, #664]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4ba5      	ldr	r3, [pc, #660]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	430a      	orrs	r2, r1
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	e00b      	b.n	8001748 <HAL_RCC_OscConfig+0xbc>
 8001730:	4ba2      	ldr	r3, [pc, #648]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4ba1      	ldr	r3, [pc, #644]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001736:	49a2      	ldr	r1, [pc, #648]	; (80019c0 <HAL_RCC_OscConfig+0x334>)
 8001738:	400a      	ands	r2, r1
 800173a:	601a      	str	r2, [r3, #0]
 800173c:	4b9f      	ldr	r3, [pc, #636]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	4b9e      	ldr	r3, [pc, #632]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001742:	49a0      	ldr	r1, [pc, #640]	; (80019c4 <HAL_RCC_OscConfig+0x338>)
 8001744:	400a      	ands	r2, r1
 8001746:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d014      	beq.n	800177a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001750:	f7ff fc8a 	bl	8001068 <HAL_GetTick>
 8001754:	0003      	movs	r3, r0
 8001756:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001758:	e008      	b.n	800176c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800175a:	f7ff fc85 	bl	8001068 <HAL_GetTick>
 800175e:	0002      	movs	r2, r0
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	1ad3      	subs	r3, r2, r3
 8001764:	2b64      	cmp	r3, #100	; 0x64
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e2e9      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800176c:	4b93      	ldr	r3, [pc, #588]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	029b      	lsls	r3, r3, #10
 8001774:	4013      	ands	r3, r2
 8001776:	d0f0      	beq.n	800175a <HAL_RCC_OscConfig+0xce>
 8001778:	e015      	b.n	80017a6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177a:	f7ff fc75 	bl	8001068 <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001784:	f7ff fc70 	bl	8001068 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b64      	cmp	r3, #100	; 0x64
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e2d4      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001796:	4b89      	ldr	r3, [pc, #548]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001798:	681a      	ldr	r2, [r3, #0]
 800179a:	2380      	movs	r3, #128	; 0x80
 800179c:	029b      	lsls	r3, r3, #10
 800179e:	4013      	ands	r3, r2
 80017a0:	d1f0      	bne.n	8001784 <HAL_RCC_OscConfig+0xf8>
 80017a2:	e000      	b.n	80017a6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2202      	movs	r2, #2
 80017ac:	4013      	ands	r3, r2
 80017ae:	d100      	bne.n	80017b2 <HAL_RCC_OscConfig+0x126>
 80017b0:	e099      	b.n	80018e6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017b2:	4b82      	ldr	r3, [pc, #520]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	2238      	movs	r2, #56	; 0x38
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017bc:	4b7f      	ldr	r3, [pc, #508]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	2203      	movs	r2, #3
 80017c2:	4013      	ands	r3, r2
 80017c4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	2b10      	cmp	r3, #16
 80017ca:	d102      	bne.n	80017d2 <HAL_RCC_OscConfig+0x146>
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d002      	beq.n	80017d8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d135      	bne.n	8001844 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d8:	4b78      	ldr	r3, [pc, #480]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	4013      	ands	r3, r2
 80017e2:	d005      	beq.n	80017f0 <HAL_RCC_OscConfig+0x164>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d101      	bne.n	80017f0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80017ec:	2301      	movs	r3, #1
 80017ee:	e2a7      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f0:	4b72      	ldr	r3, [pc, #456]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a74      	ldr	r2, [pc, #464]	; (80019c8 <HAL_RCC_OscConfig+0x33c>)
 80017f6:	4013      	ands	r3, r2
 80017f8:	0019      	movs	r1, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	021a      	lsls	r2, r3, #8
 8001800:	4b6e      	ldr	r3, [pc, #440]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001802:	430a      	orrs	r2, r1
 8001804:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d112      	bne.n	8001832 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800180c:	4b6b      	ldr	r3, [pc, #428]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a6e      	ldr	r2, [pc, #440]	; (80019cc <HAL_RCC_OscConfig+0x340>)
 8001812:	4013      	ands	r3, r2
 8001814:	0019      	movs	r1, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	691a      	ldr	r2, [r3, #16]
 800181a:	4b68      	ldr	r3, [pc, #416]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800181c:	430a      	orrs	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001820:	4b66      	ldr	r3, [pc, #408]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	0adb      	lsrs	r3, r3, #11
 8001826:	2207      	movs	r2, #7
 8001828:	4013      	ands	r3, r2
 800182a:	4a69      	ldr	r2, [pc, #420]	; (80019d0 <HAL_RCC_OscConfig+0x344>)
 800182c:	40da      	lsrs	r2, r3
 800182e:	4b69      	ldr	r3, [pc, #420]	; (80019d4 <HAL_RCC_OscConfig+0x348>)
 8001830:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001832:	4b69      	ldr	r3, [pc, #420]	; (80019d8 <HAL_RCC_OscConfig+0x34c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	0018      	movs	r0, r3
 8001838:	f7ff fbba 	bl	8000fb0 <HAL_InitTick>
 800183c:	1e03      	subs	r3, r0, #0
 800183e:	d051      	beq.n	80018e4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e27d      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d030      	beq.n	80018ae <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800184c:	4b5b      	ldr	r3, [pc, #364]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a5e      	ldr	r2, [pc, #376]	; (80019cc <HAL_RCC_OscConfig+0x340>)
 8001852:	4013      	ands	r3, r2
 8001854:	0019      	movs	r1, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691a      	ldr	r2, [r3, #16]
 800185a:	4b58      	ldr	r3, [pc, #352]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800185c:	430a      	orrs	r2, r1
 800185e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001860:	4b56      	ldr	r3, [pc, #344]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	4b55      	ldr	r3, [pc, #340]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001866:	2180      	movs	r1, #128	; 0x80
 8001868:	0049      	lsls	r1, r1, #1
 800186a:	430a      	orrs	r2, r1
 800186c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800186e:	f7ff fbfb 	bl	8001068 <HAL_GetTick>
 8001872:	0003      	movs	r3, r0
 8001874:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001878:	f7ff fbf6 	bl	8001068 <HAL_GetTick>
 800187c:	0002      	movs	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e25a      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800188a:	4b4c      	ldr	r3, [pc, #304]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	2380      	movs	r3, #128	; 0x80
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	4013      	ands	r3, r2
 8001894:	d0f0      	beq.n	8001878 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001896:	4b49      	ldr	r3, [pc, #292]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4a4b      	ldr	r2, [pc, #300]	; (80019c8 <HAL_RCC_OscConfig+0x33c>)
 800189c:	4013      	ands	r3, r2
 800189e:	0019      	movs	r1, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	695b      	ldr	r3, [r3, #20]
 80018a4:	021a      	lsls	r2, r3, #8
 80018a6:	4b45      	ldr	r3, [pc, #276]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018a8:	430a      	orrs	r2, r1
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	e01b      	b.n	80018e6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80018ae:	4b43      	ldr	r3, [pc, #268]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	4b42      	ldr	r3, [pc, #264]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018b4:	4949      	ldr	r1, [pc, #292]	; (80019dc <HAL_RCC_OscConfig+0x350>)
 80018b6:	400a      	ands	r2, r1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ba:	f7ff fbd5 	bl	8001068 <HAL_GetTick>
 80018be:	0003      	movs	r3, r0
 80018c0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018c2:	e008      	b.n	80018d6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018c4:	f7ff fbd0 	bl	8001068 <HAL_GetTick>
 80018c8:	0002      	movs	r2, r0
 80018ca:	693b      	ldr	r3, [r7, #16]
 80018cc:	1ad3      	subs	r3, r2, r3
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e234      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80018d6:	4b39      	ldr	r3, [pc, #228]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	2380      	movs	r3, #128	; 0x80
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	4013      	ands	r3, r2
 80018e0:	d1f0      	bne.n	80018c4 <HAL_RCC_OscConfig+0x238>
 80018e2:	e000      	b.n	80018e6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018e4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2208      	movs	r2, #8
 80018ec:	4013      	ands	r3, r2
 80018ee:	d047      	beq.n	8001980 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80018f0:	4b32      	ldr	r3, [pc, #200]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2238      	movs	r2, #56	; 0x38
 80018f6:	4013      	ands	r3, r2
 80018f8:	2b18      	cmp	r3, #24
 80018fa:	d10a      	bne.n	8001912 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80018fc:	4b2f      	ldr	r3, [pc, #188]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80018fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001900:	2202      	movs	r2, #2
 8001902:	4013      	ands	r3, r2
 8001904:	d03c      	beq.n	8001980 <HAL_RCC_OscConfig+0x2f4>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	699b      	ldr	r3, [r3, #24]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d138      	bne.n	8001980 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e216      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	699b      	ldr	r3, [r3, #24]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d019      	beq.n	800194e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800191a:	4b28      	ldr	r3, [pc, #160]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 800191c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800191e:	4b27      	ldr	r3, [pc, #156]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001920:	2101      	movs	r1, #1
 8001922:	430a      	orrs	r2, r1
 8001924:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001926:	f7ff fb9f 	bl	8001068 <HAL_GetTick>
 800192a:	0003      	movs	r3, r0
 800192c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001930:	f7ff fb9a 	bl	8001068 <HAL_GetTick>
 8001934:	0002      	movs	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e1fe      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001942:	4b1e      	ldr	r3, [pc, #120]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001946:	2202      	movs	r2, #2
 8001948:	4013      	ands	r3, r2
 800194a:	d0f1      	beq.n	8001930 <HAL_RCC_OscConfig+0x2a4>
 800194c:	e018      	b.n	8001980 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800194e:	4b1b      	ldr	r3, [pc, #108]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001950:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001952:	4b1a      	ldr	r3, [pc, #104]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001954:	2101      	movs	r1, #1
 8001956:	438a      	bics	r2, r1
 8001958:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800195a:	f7ff fb85 	bl	8001068 <HAL_GetTick>
 800195e:	0003      	movs	r3, r0
 8001960:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001964:	f7ff fb80 	bl	8001068 <HAL_GetTick>
 8001968:	0002      	movs	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e1e4      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001976:	4b11      	ldr	r3, [pc, #68]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800197a:	2202      	movs	r2, #2
 800197c:	4013      	ands	r3, r2
 800197e:	d1f1      	bne.n	8001964 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2204      	movs	r2, #4
 8001986:	4013      	ands	r3, r2
 8001988:	d100      	bne.n	800198c <HAL_RCC_OscConfig+0x300>
 800198a:	e0c7      	b.n	8001b1c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800198c:	231f      	movs	r3, #31
 800198e:	18fb      	adds	r3, r7, r3
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2238      	movs	r2, #56	; 0x38
 800199a:	4013      	ands	r3, r2
 800199c:	2b20      	cmp	r3, #32
 800199e:	d11f      	bne.n	80019e0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_RCC_OscConfig+0x330>)
 80019a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a4:	2202      	movs	r2, #2
 80019a6:	4013      	ands	r3, r2
 80019a8:	d100      	bne.n	80019ac <HAL_RCC_OscConfig+0x320>
 80019aa:	e0b7      	b.n	8001b1c <HAL_RCC_OscConfig+0x490>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d000      	beq.n	80019b6 <HAL_RCC_OscConfig+0x32a>
 80019b4:	e0b2      	b.n	8001b1c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e1c2      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	40021000 	.word	0x40021000
 80019c0:	fffeffff 	.word	0xfffeffff
 80019c4:	fffbffff 	.word	0xfffbffff
 80019c8:	ffff80ff 	.word	0xffff80ff
 80019cc:	ffffc7ff 	.word	0xffffc7ff
 80019d0:	00f42400 	.word	0x00f42400
 80019d4:	20000010 	.word	0x20000010
 80019d8:	20000014 	.word	0x20000014
 80019dc:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80019e0:	4bb5      	ldr	r3, [pc, #724]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 80019e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019e4:	2380      	movs	r3, #128	; 0x80
 80019e6:	055b      	lsls	r3, r3, #21
 80019e8:	4013      	ands	r3, r2
 80019ea:	d101      	bne.n	80019f0 <HAL_RCC_OscConfig+0x364>
 80019ec:	2301      	movs	r3, #1
 80019ee:	e000      	b.n	80019f2 <HAL_RCC_OscConfig+0x366>
 80019f0:	2300      	movs	r3, #0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d011      	beq.n	8001a1a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80019f6:	4bb0      	ldr	r3, [pc, #704]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 80019f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80019fa:	4baf      	ldr	r3, [pc, #700]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	0549      	lsls	r1, r1, #21
 8001a00:	430a      	orrs	r2, r1
 8001a02:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a04:	4bac      	ldr	r3, [pc, #688]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001a08:	2380      	movs	r3, #128	; 0x80
 8001a0a:	055b      	lsls	r3, r3, #21
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001a12:	231f      	movs	r3, #31
 8001a14:	18fb      	adds	r3, r7, r3
 8001a16:	2201      	movs	r2, #1
 8001a18:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a1a:	4ba8      	ldr	r3, [pc, #672]	; (8001cbc <HAL_RCC_OscConfig+0x630>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	2380      	movs	r3, #128	; 0x80
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4013      	ands	r3, r2
 8001a24:	d11a      	bne.n	8001a5c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a26:	4ba5      	ldr	r3, [pc, #660]	; (8001cbc <HAL_RCC_OscConfig+0x630>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4ba4      	ldr	r3, [pc, #656]	; (8001cbc <HAL_RCC_OscConfig+0x630>)
 8001a2c:	2180      	movs	r1, #128	; 0x80
 8001a2e:	0049      	lsls	r1, r1, #1
 8001a30:	430a      	orrs	r2, r1
 8001a32:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001a34:	f7ff fb18 	bl	8001068 <HAL_GetTick>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a3c:	e008      	b.n	8001a50 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3e:	f7ff fb13 	bl	8001068 <HAL_GetTick>
 8001a42:	0002      	movs	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d901      	bls.n	8001a50 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e177      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a50:	4b9a      	ldr	r3, [pc, #616]	; (8001cbc <HAL_RCC_OscConfig+0x630>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	2380      	movs	r3, #128	; 0x80
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d0f0      	beq.n	8001a3e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d106      	bne.n	8001a72 <HAL_RCC_OscConfig+0x3e6>
 8001a64:	4b94      	ldr	r3, [pc, #592]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a66:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a68:	4b93      	ldr	r3, [pc, #588]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001a70:	e01c      	b.n	8001aac <HAL_RCC_OscConfig+0x420>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b05      	cmp	r3, #5
 8001a78:	d10c      	bne.n	8001a94 <HAL_RCC_OscConfig+0x408>
 8001a7a:	4b8f      	ldr	r3, [pc, #572]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a7e:	4b8e      	ldr	r3, [pc, #568]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a80:	2104      	movs	r1, #4
 8001a82:	430a      	orrs	r2, r1
 8001a84:	65da      	str	r2, [r3, #92]	; 0x5c
 8001a86:	4b8c      	ldr	r3, [pc, #560]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a8a:	4b8b      	ldr	r3, [pc, #556]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	65da      	str	r2, [r3, #92]	; 0x5c
 8001a92:	e00b      	b.n	8001aac <HAL_RCC_OscConfig+0x420>
 8001a94:	4b88      	ldr	r3, [pc, #544]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a98:	4b87      	ldr	r3, [pc, #540]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	438a      	bics	r2, r1
 8001a9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001aa0:	4b85      	ldr	r3, [pc, #532]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001aa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001aa4:	4b84      	ldr	r3, [pc, #528]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d014      	beq.n	8001ade <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab4:	f7ff fad8 	bl	8001068 <HAL_GetTick>
 8001ab8:	0003      	movs	r3, r0
 8001aba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001abc:	e009      	b.n	8001ad2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7ff fad3 	bl	8001068 <HAL_GetTick>
 8001ac2:	0002      	movs	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4a7d      	ldr	r2, [pc, #500]	; (8001cc0 <HAL_RCC_OscConfig+0x634>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e136      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ad2:	4b79      	ldr	r3, [pc, #484]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001ad4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ad6:	2202      	movs	r2, #2
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d0f0      	beq.n	8001abe <HAL_RCC_OscConfig+0x432>
 8001adc:	e013      	b.n	8001b06 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ade:	f7ff fac3 	bl	8001068 <HAL_GetTick>
 8001ae2:	0003      	movs	r3, r0
 8001ae4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001ae6:	e009      	b.n	8001afc <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae8:	f7ff fabe 	bl	8001068 <HAL_GetTick>
 8001aec:	0002      	movs	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	4a73      	ldr	r2, [pc, #460]	; (8001cc0 <HAL_RCC_OscConfig+0x634>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e121      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001afc:	4b6e      	ldr	r3, [pc, #440]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b00:	2202      	movs	r2, #2
 8001b02:	4013      	ands	r3, r2
 8001b04:	d1f0      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001b06:	231f      	movs	r3, #31
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d105      	bne.n	8001b1c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001b10:	4b69      	ldr	r3, [pc, #420]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b14:	4b68      	ldr	r3, [pc, #416]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b16:	496b      	ldr	r1, [pc, #428]	; (8001cc4 <HAL_RCC_OscConfig+0x638>)
 8001b18:	400a      	ands	r2, r1
 8001b1a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2220      	movs	r2, #32
 8001b22:	4013      	ands	r3, r2
 8001b24:	d039      	beq.n	8001b9a <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d01b      	beq.n	8001b66 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b2e:	4b62      	ldr	r3, [pc, #392]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	4b61      	ldr	r3, [pc, #388]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b34:	2180      	movs	r1, #128	; 0x80
 8001b36:	03c9      	lsls	r1, r1, #15
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff fa94 	bl	8001068 <HAL_GetTick>
 8001b40:	0003      	movs	r3, r0
 8001b42:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001b44:	e008      	b.n	8001b58 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b46:	f7ff fa8f 	bl	8001068 <HAL_GetTick>
 8001b4a:	0002      	movs	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e0f3      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001b58:	4b57      	ldr	r3, [pc, #348]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	2380      	movs	r3, #128	; 0x80
 8001b5e:	041b      	lsls	r3, r3, #16
 8001b60:	4013      	ands	r3, r2
 8001b62:	d0f0      	beq.n	8001b46 <HAL_RCC_OscConfig+0x4ba>
 8001b64:	e019      	b.n	8001b9a <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001b66:	4b54      	ldr	r3, [pc, #336]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	4b53      	ldr	r3, [pc, #332]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b6c:	4956      	ldr	r1, [pc, #344]	; (8001cc8 <HAL_RCC_OscConfig+0x63c>)
 8001b6e:	400a      	ands	r2, r1
 8001b70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b72:	f7ff fa79 	bl	8001068 <HAL_GetTick>
 8001b76:	0003      	movs	r3, r0
 8001b78:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b7c:	f7ff fa74 	bl	8001068 <HAL_GetTick>
 8001b80:	0002      	movs	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e0d8      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001b8e:	4b4a      	ldr	r3, [pc, #296]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	041b      	lsls	r3, r3, #16
 8001b96:	4013      	ands	r3, r2
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	6a1b      	ldr	r3, [r3, #32]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d100      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x518>
 8001ba2:	e0cc      	b.n	8001d3e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ba4:	4b44      	ldr	r3, [pc, #272]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2238      	movs	r2, #56	; 0x38
 8001baa:	4013      	ands	r3, r2
 8001bac:	2b10      	cmp	r3, #16
 8001bae:	d100      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x526>
 8001bb0:	e07b      	b.n	8001caa <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a1b      	ldr	r3, [r3, #32]
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d156      	bne.n	8001c68 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bba:	4b3f      	ldr	r3, [pc, #252]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	4b3e      	ldr	r3, [pc, #248]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001bc0:	4942      	ldr	r1, [pc, #264]	; (8001ccc <HAL_RCC_OscConfig+0x640>)
 8001bc2:	400a      	ands	r2, r1
 8001bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc6:	f7ff fa4f 	bl	8001068 <HAL_GetTick>
 8001bca:	0003      	movs	r3, r0
 8001bcc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff fa4a 	bl	8001068 <HAL_GetTick>
 8001bd4:	0002      	movs	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e0ae      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001be2:	4b35      	ldr	r3, [pc, #212]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	049b      	lsls	r3, r3, #18
 8001bea:	4013      	ands	r3, r2
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bee:	4b32      	ldr	r3, [pc, #200]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	4a37      	ldr	r2, [pc, #220]	; (8001cd0 <HAL_RCC_OscConfig+0x644>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	0019      	movs	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c06:	021b      	lsls	r3, r3, #8
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	431a      	orrs	r2, r3
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c14:	431a      	orrs	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c1a:	431a      	orrs	r2, r3
 8001c1c:	4b26      	ldr	r3, [pc, #152]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c1e:	430a      	orrs	r2, r1
 8001c20:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c22:	4b25      	ldr	r3, [pc, #148]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	4b24      	ldr	r3, [pc, #144]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c28:	2180      	movs	r1, #128	; 0x80
 8001c2a:	0449      	lsls	r1, r1, #17
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001c30:	4b21      	ldr	r3, [pc, #132]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	4b20      	ldr	r3, [pc, #128]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c36:	2180      	movs	r1, #128	; 0x80
 8001c38:	0549      	lsls	r1, r1, #21
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fa13 	bl	8001068 <HAL_GetTick>
 8001c42:	0003      	movs	r3, r0
 8001c44:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff fa0e 	bl	8001068 <HAL_GetTick>
 8001c4c:	0002      	movs	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e072      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c5a:	4b17      	ldr	r3, [pc, #92]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	2380      	movs	r3, #128	; 0x80
 8001c60:	049b      	lsls	r3, r3, #18
 8001c62:	4013      	ands	r3, r2
 8001c64:	d0f0      	beq.n	8001c48 <HAL_RCC_OscConfig+0x5bc>
 8001c66:	e06a      	b.n	8001d3e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c68:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	4b12      	ldr	r3, [pc, #72]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c6e:	4917      	ldr	r1, [pc, #92]	; (8001ccc <HAL_RCC_OscConfig+0x640>)
 8001c70:	400a      	ands	r2, r1
 8001c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c74:	f7ff f9f8 	bl	8001068 <HAL_GetTick>
 8001c78:	0003      	movs	r3, r0
 8001c7a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7e:	f7ff f9f3 	bl	8001068 <HAL_GetTick>
 8001c82:	0002      	movs	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e057      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c90:	4b09      	ldr	r3, [pc, #36]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	2380      	movs	r3, #128	; 0x80
 8001c96:	049b      	lsls	r3, r3, #18
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d1f0      	bne.n	8001c7e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001c9c:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001c9e:	68da      	ldr	r2, [r3, #12]
 8001ca0:	4b05      	ldr	r3, [pc, #20]	; (8001cb8 <HAL_RCC_OscConfig+0x62c>)
 8001ca2:	490c      	ldr	r1, [pc, #48]	; (8001cd4 <HAL_RCC_OscConfig+0x648>)
 8001ca4:	400a      	ands	r2, r1
 8001ca6:	60da      	str	r2, [r3, #12]
 8001ca8:	e049      	b.n	8001d3e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d112      	bne.n	8001cd8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e044      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
 8001cb6:	46c0      	nop			; (mov r8, r8)
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40007000 	.word	0x40007000
 8001cc0:	00001388 	.word	0x00001388
 8001cc4:	efffffff 	.word	0xefffffff
 8001cc8:	ffbfffff 	.word	0xffbfffff
 8001ccc:	feffffff 	.word	0xfeffffff
 8001cd0:	11c1808c 	.word	0x11c1808c
 8001cd4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <HAL_RCC_OscConfig+0x6bc>)
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	2203      	movs	r2, #3
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d126      	bne.n	8001d3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	2270      	movs	r2, #112	; 0x70
 8001cf0:	401a      	ands	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d11f      	bne.n	8001d3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	23fe      	movs	r3, #254	; 0xfe
 8001cfe:	01db      	lsls	r3, r3, #7
 8001d00:	401a      	ands	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d06:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d116      	bne.n	8001d3a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	23f8      	movs	r3, #248	; 0xf8
 8001d10:	039b      	lsls	r3, r3, #14
 8001d12:	401a      	ands	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d10e      	bne.n	8001d3a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d1c:	697a      	ldr	r2, [r7, #20]
 8001d1e:	23e0      	movs	r3, #224	; 0xe0
 8001d20:	051b      	lsls	r3, r3, #20
 8001d22:	401a      	ands	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d106      	bne.n	8001d3a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	0f5b      	lsrs	r3, r3, #29
 8001d30:	075a      	lsls	r2, r3, #29
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d001      	beq.n	8001d3e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	e000      	b.n	8001d40 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b008      	add	sp, #32
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40021000 	.word	0x40021000

08001d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d101      	bne.n	8001d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e0e9      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d60:	4b76      	ldr	r3, [pc, #472]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2207      	movs	r2, #7
 8001d66:	4013      	ands	r3, r2
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d91e      	bls.n	8001dac <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6e:	4b73      	ldr	r3, [pc, #460]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2207      	movs	r2, #7
 8001d74:	4393      	bics	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	4b70      	ldr	r3, [pc, #448]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	430a      	orrs	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d80:	f7ff f972 	bl	8001068 <HAL_GetTick>
 8001d84:	0003      	movs	r3, r0
 8001d86:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d88:	e009      	b.n	8001d9e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d8a:	f7ff f96d 	bl	8001068 <HAL_GetTick>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	4a6a      	ldr	r2, [pc, #424]	; (8001f40 <HAL_RCC_ClockConfig+0x1f4>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e0ca      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001d9e:	4b67      	ldr	r3, [pc, #412]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	2207      	movs	r2, #7
 8001da4:	4013      	ands	r3, r2
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d1ee      	bne.n	8001d8a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2202      	movs	r2, #2
 8001db2:	4013      	ands	r3, r2
 8001db4:	d015      	beq.n	8001de2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2204      	movs	r2, #4
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d006      	beq.n	8001dce <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001dc0:	4b60      	ldr	r3, [pc, #384]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	4b5f      	ldr	r3, [pc, #380]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001dc6:	21e0      	movs	r1, #224	; 0xe0
 8001dc8:	01c9      	lsls	r1, r1, #7
 8001dca:	430a      	orrs	r2, r1
 8001dcc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dce:	4b5d      	ldr	r3, [pc, #372]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	4a5d      	ldr	r2, [pc, #372]	; (8001f48 <HAL_RCC_ClockConfig+0x1fc>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	0019      	movs	r1, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	4b59      	ldr	r3, [pc, #356]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001dde:	430a      	orrs	r2, r1
 8001de0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2201      	movs	r2, #1
 8001de8:	4013      	ands	r3, r2
 8001dea:	d057      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d107      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001df4:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	2380      	movs	r3, #128	; 0x80
 8001dfa:	029b      	lsls	r3, r3, #10
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	d12b      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e097      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	2b02      	cmp	r3, #2
 8001e0a:	d107      	bne.n	8001e1c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e0c:	4b4d      	ldr	r3, [pc, #308]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	2380      	movs	r3, #128	; 0x80
 8001e12:	049b      	lsls	r3, r3, #18
 8001e14:	4013      	ands	r3, r2
 8001e16:	d11f      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e08b      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d107      	bne.n	8001e34 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e24:	4b47      	ldr	r3, [pc, #284]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d113      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	e07f      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	2b03      	cmp	r3, #3
 8001e3a:	d106      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e3c:	4b41      	ldr	r3, [pc, #260]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e40:	2202      	movs	r2, #2
 8001e42:	4013      	ands	r3, r2
 8001e44:	d108      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e074      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001e4a:	4b3e      	ldr	r3, [pc, #248]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e4e:	2202      	movs	r2, #2
 8001e50:	4013      	ands	r3, r2
 8001e52:	d101      	bne.n	8001e58 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e06d      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e58:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2207      	movs	r2, #7
 8001e5e:	4393      	bics	r3, r2
 8001e60:	0019      	movs	r1, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	685a      	ldr	r2, [r3, #4]
 8001e66:	4b37      	ldr	r3, [pc, #220]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e6c:	f7ff f8fc 	bl	8001068 <HAL_GetTick>
 8001e70:	0003      	movs	r3, r0
 8001e72:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e74:	e009      	b.n	8001e8a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e76:	f7ff f8f7 	bl	8001068 <HAL_GetTick>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	4a2f      	ldr	r2, [pc, #188]	; (8001f40 <HAL_RCC_ClockConfig+0x1f4>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e054      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e8a:	4b2e      	ldr	r3, [pc, #184]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2238      	movs	r2, #56	; 0x38
 8001e90:	401a      	ands	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d1ec      	bne.n	8001e76 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e9c:	4b27      	ldr	r3, [pc, #156]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2207      	movs	r2, #7
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	683a      	ldr	r2, [r7, #0]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d21e      	bcs.n	8001ee8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eaa:	4b24      	ldr	r3, [pc, #144]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2207      	movs	r2, #7
 8001eb0:	4393      	bics	r3, r2
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	4b21      	ldr	r3, [pc, #132]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	430a      	orrs	r2, r1
 8001eba:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ebc:	f7ff f8d4 	bl	8001068 <HAL_GetTick>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001ec4:	e009      	b.n	8001eda <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ec6:	f7ff f8cf 	bl	8001068 <HAL_GetTick>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	4a1b      	ldr	r2, [pc, #108]	; (8001f40 <HAL_RCC_ClockConfig+0x1f4>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d901      	bls.n	8001eda <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	e02c      	b.n	8001f34 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001eda:	4b18      	ldr	r3, [pc, #96]	; (8001f3c <HAL_RCC_ClockConfig+0x1f0>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	2207      	movs	r2, #7
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d1ee      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2204      	movs	r2, #4
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d009      	beq.n	8001f06 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001ef2:	4b14      	ldr	r3, [pc, #80]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4a15      	ldr	r2, [pc, #84]	; (8001f4c <HAL_RCC_ClockConfig+0x200>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68da      	ldr	r2, [r3, #12]
 8001f00:	4b10      	ldr	r3, [pc, #64]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001f02:	430a      	orrs	r2, r1
 8001f04:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f06:	f000 f829 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001f0a:	0001      	movs	r1, r0
 8001f0c:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <HAL_RCC_ClockConfig+0x1f8>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	220f      	movs	r2, #15
 8001f14:	401a      	ands	r2, r3
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_RCC_ClockConfig+0x204>)
 8001f18:	0092      	lsls	r2, r2, #2
 8001f1a:	58d3      	ldr	r3, [r2, r3]
 8001f1c:	221f      	movs	r2, #31
 8001f1e:	4013      	ands	r3, r2
 8001f20:	000a      	movs	r2, r1
 8001f22:	40da      	lsrs	r2, r3
 8001f24:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <HAL_RCC_ClockConfig+0x208>)
 8001f26:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f28:	4b0b      	ldr	r3, [pc, #44]	; (8001f58 <HAL_RCC_ClockConfig+0x20c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7ff f83f 	bl	8000fb0 <HAL_InitTick>
 8001f32:	0003      	movs	r3, r0
}
 8001f34:	0018      	movs	r0, r3
 8001f36:	46bd      	mov	sp, r7
 8001f38:	b004      	add	sp, #16
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	40022000 	.word	0x40022000
 8001f40:	00001388 	.word	0x00001388
 8001f44:	40021000 	.word	0x40021000
 8001f48:	fffff0ff 	.word	0xfffff0ff
 8001f4c:	ffff8fff 	.word	0xffff8fff
 8001f50:	08004634 	.word	0x08004634
 8001f54:	20000010 	.word	0x20000010
 8001f58:	20000014 	.word	0x20000014

08001f5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f62:	4b3c      	ldr	r3, [pc, #240]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2238      	movs	r2, #56	; 0x38
 8001f68:	4013      	ands	r3, r2
 8001f6a:	d10f      	bne.n	8001f8c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001f6c:	4b39      	ldr	r3, [pc, #228]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	0adb      	lsrs	r3, r3, #11
 8001f72:	2207      	movs	r2, #7
 8001f74:	4013      	ands	r3, r2
 8001f76:	2201      	movs	r2, #1
 8001f78:	409a      	lsls	r2, r3
 8001f7a:	0013      	movs	r3, r2
 8001f7c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001f7e:	6839      	ldr	r1, [r7, #0]
 8001f80:	4835      	ldr	r0, [pc, #212]	; (8002058 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f82:	f7fe f8d1 	bl	8000128 <__udivsi3>
 8001f86:	0003      	movs	r3, r0
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	e05d      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f8c:	4b31      	ldr	r3, [pc, #196]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	2238      	movs	r2, #56	; 0x38
 8001f92:	4013      	ands	r3, r2
 8001f94:	2b08      	cmp	r3, #8
 8001f96:	d102      	bne.n	8001f9e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f98:	4b30      	ldr	r3, [pc, #192]	; (800205c <HAL_RCC_GetSysClockFreq+0x100>)
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	e054      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f9e:	4b2d      	ldr	r3, [pc, #180]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2238      	movs	r2, #56	; 0x38
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b10      	cmp	r3, #16
 8001fa8:	d138      	bne.n	800201c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fac:	68db      	ldr	r3, [r3, #12]
 8001fae:	2203      	movs	r2, #3
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fb4:	4b27      	ldr	r3, [pc, #156]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	2207      	movs	r2, #7
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d10d      	bne.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fc8:	68b9      	ldr	r1, [r7, #8]
 8001fca:	4824      	ldr	r0, [pc, #144]	; (800205c <HAL_RCC_GetSysClockFreq+0x100>)
 8001fcc:	f7fe f8ac 	bl	8000128 <__udivsi3>
 8001fd0:	0003      	movs	r3, r0
 8001fd2:	0019      	movs	r1, r3
 8001fd4:	4b1f      	ldr	r3, [pc, #124]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	0a1b      	lsrs	r3, r3, #8
 8001fda:	227f      	movs	r2, #127	; 0x7f
 8001fdc:	4013      	ands	r3, r2
 8001fde:	434b      	muls	r3, r1
 8001fe0:	617b      	str	r3, [r7, #20]
        break;
 8001fe2:	e00d      	b.n	8002000 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	481c      	ldr	r0, [pc, #112]	; (8002058 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001fe8:	f7fe f89e 	bl	8000128 <__udivsi3>
 8001fec:	0003      	movs	r3, r0
 8001fee:	0019      	movs	r1, r3
 8001ff0:	4b18      	ldr	r3, [pc, #96]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	227f      	movs	r2, #127	; 0x7f
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	434b      	muls	r3, r1
 8001ffc:	617b      	str	r3, [r7, #20]
        break;
 8001ffe:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002000:	4b14      	ldr	r3, [pc, #80]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	0f5b      	lsrs	r3, r3, #29
 8002006:	2207      	movs	r2, #7
 8002008:	4013      	ands	r3, r2
 800200a:	3301      	adds	r3, #1
 800200c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800200e:	6879      	ldr	r1, [r7, #4]
 8002010:	6978      	ldr	r0, [r7, #20]
 8002012:	f7fe f889 	bl	8000128 <__udivsi3>
 8002016:	0003      	movs	r3, r0
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	e015      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800201c:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	2238      	movs	r2, #56	; 0x38
 8002022:	4013      	ands	r3, r2
 8002024:	2b20      	cmp	r3, #32
 8002026:	d103      	bne.n	8002030 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002028:	2380      	movs	r3, #128	; 0x80
 800202a:	021b      	lsls	r3, r3, #8
 800202c:	613b      	str	r3, [r7, #16]
 800202e:	e00b      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002030:	4b08      	ldr	r3, [pc, #32]	; (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2238      	movs	r2, #56	; 0x38
 8002036:	4013      	ands	r3, r2
 8002038:	2b18      	cmp	r3, #24
 800203a:	d103      	bne.n	8002044 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800203c:	23fa      	movs	r3, #250	; 0xfa
 800203e:	01db      	lsls	r3, r3, #7
 8002040:	613b      	str	r3, [r7, #16]
 8002042:	e001      	b.n	8002048 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002044:	2300      	movs	r3, #0
 8002046:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002048:	693b      	ldr	r3, [r7, #16]
}
 800204a:	0018      	movs	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	b006      	add	sp, #24
 8002050:	bd80      	pop	{r7, pc}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	40021000 	.word	0x40021000
 8002058:	00f42400 	.word	0x00f42400
 800205c:	007a1200 	.word	0x007a1200

08002060 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002064:	4b02      	ldr	r3, [pc, #8]	; (8002070 <HAL_RCC_GetHCLKFreq+0x10>)
 8002066:	681b      	ldr	r3, [r3, #0]
}
 8002068:	0018      	movs	r0, r3
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	20000010 	.word	0x20000010

08002074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002074:	b5b0      	push	{r4, r5, r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002078:	f7ff fff2 	bl	8002060 <HAL_RCC_GetHCLKFreq>
 800207c:	0004      	movs	r4, r0
 800207e:	f7ff faf9 	bl	8001674 <LL_RCC_GetAPB1Prescaler>
 8002082:	0003      	movs	r3, r0
 8002084:	0b1a      	lsrs	r2, r3, #12
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002088:	0092      	lsls	r2, r2, #2
 800208a:	58d3      	ldr	r3, [r2, r3]
 800208c:	221f      	movs	r2, #31
 800208e:	4013      	ands	r3, r2
 8002090:	40dc      	lsrs	r4, r3
 8002092:	0023      	movs	r3, r4
}
 8002094:	0018      	movs	r0, r3
 8002096:	46bd      	mov	sp, r7
 8002098:	bdb0      	pop	{r4, r5, r7, pc}
 800209a:	46c0      	nop			; (mov r8, r8)
 800209c:	08004674 	.word	0x08004674

080020a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b086      	sub	sp, #24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80020a8:	2313      	movs	r3, #19
 80020aa:	18fb      	adds	r3, r7, r3
 80020ac:	2200      	movs	r2, #0
 80020ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80020b0:	2312      	movs	r3, #18
 80020b2:	18fb      	adds	r3, r7, r3
 80020b4:	2200      	movs	r2, #0
 80020b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	2380      	movs	r3, #128	; 0x80
 80020be:	029b      	lsls	r3, r3, #10
 80020c0:	4013      	ands	r3, r2
 80020c2:	d100      	bne.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80020c4:	e0ad      	b.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020c6:	2011      	movs	r0, #17
 80020c8:	183b      	adds	r3, r7, r0
 80020ca:	2200      	movs	r2, #0
 80020cc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ce:	4b47      	ldr	r3, [pc, #284]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80020d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020d2:	2380      	movs	r3, #128	; 0x80
 80020d4:	055b      	lsls	r3, r3, #21
 80020d6:	4013      	ands	r3, r2
 80020d8:	d110      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020da:	4b44      	ldr	r3, [pc, #272]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80020dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020de:	4b43      	ldr	r3, [pc, #268]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80020e0:	2180      	movs	r1, #128	; 0x80
 80020e2:	0549      	lsls	r1, r1, #21
 80020e4:	430a      	orrs	r2, r1
 80020e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80020e8:	4b40      	ldr	r3, [pc, #256]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80020ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020ec:	2380      	movs	r3, #128	; 0x80
 80020ee:	055b      	lsls	r3, r3, #21
 80020f0:	4013      	ands	r3, r2
 80020f2:	60bb      	str	r3, [r7, #8]
 80020f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020f6:	183b      	adds	r3, r7, r0
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80020fc:	4b3c      	ldr	r3, [pc, #240]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b3b      	ldr	r3, [pc, #236]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002102:	2180      	movs	r1, #128	; 0x80
 8002104:	0049      	lsls	r1, r1, #1
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800210a:	f7fe ffad 	bl	8001068 <HAL_GetTick>
 800210e:	0003      	movs	r3, r0
 8002110:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002112:	e00b      	b.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002114:	f7fe ffa8 	bl	8001068 <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d904      	bls.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002122:	2313      	movs	r3, #19
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	2203      	movs	r2, #3
 8002128:	701a      	strb	r2, [r3, #0]
        break;
 800212a:	e005      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800212c:	4b30      	ldr	r3, [pc, #192]	; (80021f0 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800212e:	681a      	ldr	r2, [r3, #0]
 8002130:	2380      	movs	r3, #128	; 0x80
 8002132:	005b      	lsls	r3, r3, #1
 8002134:	4013      	ands	r3, r2
 8002136:	d0ed      	beq.n	8002114 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002138:	2313      	movs	r3, #19
 800213a:	18fb      	adds	r3, r7, r3
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d15e      	bne.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002142:	4b2a      	ldr	r3, [pc, #168]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002144:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002146:	23c0      	movs	r3, #192	; 0xc0
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	4013      	ands	r3, r2
 800214c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d019      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	697a      	ldr	r2, [r7, #20]
 800215a:	429a      	cmp	r2, r3
 800215c:	d014      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800215e:	4b23      	ldr	r3, [pc, #140]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002162:	4a24      	ldr	r2, [pc, #144]	; (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002164:	4013      	ands	r3, r2
 8002166:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002168:	4b20      	ldr	r3, [pc, #128]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800216a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800216c:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800216e:	2180      	movs	r1, #128	; 0x80
 8002170:	0249      	lsls	r1, r1, #9
 8002172:	430a      	orrs	r2, r1
 8002174:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002178:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800217a:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800217c:	491e      	ldr	r1, [pc, #120]	; (80021f8 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800217e:	400a      	ands	r2, r1
 8002180:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002182:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	2201      	movs	r2, #1
 800218c:	4013      	ands	r3, r2
 800218e:	d016      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002190:	f7fe ff6a 	bl	8001068 <HAL_GetTick>
 8002194:	0003      	movs	r3, r0
 8002196:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002198:	e00c      	b.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800219a:	f7fe ff65 	bl	8001068 <HAL_GetTick>
 800219e:	0002      	movs	r2, r0
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	4a15      	ldr	r2, [pc, #84]	; (80021fc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d904      	bls.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80021aa:	2313      	movs	r3, #19
 80021ac:	18fb      	adds	r3, r7, r3
 80021ae:	2203      	movs	r2, #3
 80021b0:	701a      	strb	r2, [r3, #0]
            break;
 80021b2:	e004      	b.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021b4:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b8:	2202      	movs	r2, #2
 80021ba:	4013      	ands	r3, r2
 80021bc:	d0ed      	beq.n	800219a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80021be:	2313      	movs	r3, #19
 80021c0:	18fb      	adds	r3, r7, r3
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10a      	bne.n	80021de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021c8:	4b08      	ldr	r3, [pc, #32]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021cc:	4a09      	ldr	r2, [pc, #36]	; (80021f4 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80021ce:	4013      	ands	r3, r2
 80021d0:	0019      	movs	r1, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021d6:	4b05      	ldr	r3, [pc, #20]	; (80021ec <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80021d8:	430a      	orrs	r2, r1
 80021da:	65da      	str	r2, [r3, #92]	; 0x5c
 80021dc:	e016      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80021de:	2312      	movs	r3, #18
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2213      	movs	r2, #19
 80021e4:	18ba      	adds	r2, r7, r2
 80021e6:	7812      	ldrb	r2, [r2, #0]
 80021e8:	701a      	strb	r2, [r3, #0]
 80021ea:	e00f      	b.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40007000 	.word	0x40007000
 80021f4:	fffffcff 	.word	0xfffffcff
 80021f8:	fffeffff 	.word	0xfffeffff
 80021fc:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002200:	2312      	movs	r3, #18
 8002202:	18fb      	adds	r3, r7, r3
 8002204:	2213      	movs	r2, #19
 8002206:	18ba      	adds	r2, r7, r2
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800220c:	2311      	movs	r3, #17
 800220e:	18fb      	adds	r3, r7, r3
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d105      	bne.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002216:	4bb6      	ldr	r3, [pc, #728]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002218:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800221a:	4bb5      	ldr	r3, [pc, #724]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800221c:	49b5      	ldr	r1, [pc, #724]	; (80024f4 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800221e:	400a      	ands	r2, r1
 8002220:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2201      	movs	r2, #1
 8002228:	4013      	ands	r3, r2
 800222a:	d009      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800222c:	4bb0      	ldr	r3, [pc, #704]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800222e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002230:	2203      	movs	r2, #3
 8002232:	4393      	bics	r3, r2
 8002234:	0019      	movs	r1, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	685a      	ldr	r2, [r3, #4]
 800223a:	4bad      	ldr	r3, [pc, #692]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800223c:	430a      	orrs	r2, r1
 800223e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2202      	movs	r2, #2
 8002246:	4013      	ands	r3, r2
 8002248:	d009      	beq.n	800225e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800224a:	4ba9      	ldr	r3, [pc, #676]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800224c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800224e:	220c      	movs	r2, #12
 8002250:	4393      	bics	r3, r2
 8002252:	0019      	movs	r1, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	4ba5      	ldr	r3, [pc, #660]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800225a:	430a      	orrs	r2, r1
 800225c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2204      	movs	r2, #4
 8002264:	4013      	ands	r3, r2
 8002266:	d009      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002268:	4ba1      	ldr	r3, [pc, #644]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800226a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800226c:	2230      	movs	r2, #48	; 0x30
 800226e:	4393      	bics	r3, r2
 8002270:	0019      	movs	r1, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	68da      	ldr	r2, [r3, #12]
 8002276:	4b9e      	ldr	r3, [pc, #632]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002278:	430a      	orrs	r2, r1
 800227a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2210      	movs	r2, #16
 8002282:	4013      	ands	r3, r2
 8002284:	d009      	beq.n	800229a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002286:	4b9a      	ldr	r3, [pc, #616]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800228a:	4a9b      	ldr	r2, [pc, #620]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800228c:	4013      	ands	r3, r2
 800228e:	0019      	movs	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	691a      	ldr	r2, [r3, #16]
 8002294:	4b96      	ldr	r3, [pc, #600]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002296:	430a      	orrs	r2, r1
 8002298:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	2380      	movs	r3, #128	; 0x80
 80022a0:	015b      	lsls	r3, r3, #5
 80022a2:	4013      	ands	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 80022a6:	4b92      	ldr	r3, [pc, #584]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022aa:	4a94      	ldr	r2, [pc, #592]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	0019      	movs	r1, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	4b8e      	ldr	r3, [pc, #568]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022b6:	430a      	orrs	r2, r1
 80022b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4013      	ands	r3, r2
 80022c4:	d009      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022c6:	4b8a      	ldr	r3, [pc, #552]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ca:	4a8d      	ldr	r2, [pc, #564]	; (8002500 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	0019      	movs	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022d4:	4b86      	ldr	r3, [pc, #536]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022d6:	430a      	orrs	r2, r1
 80022d8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	2380      	movs	r3, #128	; 0x80
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	4013      	ands	r3, r2
 80022e4:	d009      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022e6:	4b82      	ldr	r3, [pc, #520]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ea:	4a86      	ldr	r2, [pc, #536]	; (8002504 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 80022ec:	4013      	ands	r3, r2
 80022ee:	0019      	movs	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80022f4:	4b7e      	ldr	r3, [pc, #504]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80022f6:	430a      	orrs	r2, r1
 80022f8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2220      	movs	r2, #32
 8002300:	4013      	ands	r3, r2
 8002302:	d009      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002304:	4b7a      	ldr	r3, [pc, #488]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	4a7f      	ldr	r2, [pc, #508]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800230a:	4013      	ands	r3, r2
 800230c:	0019      	movs	r1, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	699a      	ldr	r2, [r3, #24]
 8002312:	4b77      	ldr	r3, [pc, #476]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002314:	430a      	orrs	r2, r1
 8002316:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2240      	movs	r2, #64	; 0x40
 800231e:	4013      	ands	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002322:	4b73      	ldr	r3, [pc, #460]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002326:	4a79      	ldr	r2, [pc, #484]	; (800250c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002328:	4013      	ands	r3, r2
 800232a:	0019      	movs	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69da      	ldr	r2, [r3, #28]
 8002330:	4b6f      	ldr	r3, [pc, #444]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002332:	430a      	orrs	r2, r1
 8002334:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	2380      	movs	r3, #128	; 0x80
 800233c:	01db      	lsls	r3, r3, #7
 800233e:	4013      	ands	r3, r2
 8002340:	d015      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002342:	4b6b      	ldr	r3, [pc, #428]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	0899      	lsrs	r1, r3, #2
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800234e:	4b68      	ldr	r3, [pc, #416]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002350:	430a      	orrs	r2, r1
 8002352:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	05db      	lsls	r3, r3, #23
 800235c:	429a      	cmp	r2, r3
 800235e:	d106      	bne.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002360:	4b63      	ldr	r3, [pc, #396]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	4b62      	ldr	r3, [pc, #392]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002366:	2180      	movs	r1, #128	; 0x80
 8002368:	0249      	lsls	r1, r1, #9
 800236a:	430a      	orrs	r2, r1
 800236c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	031b      	lsls	r3, r3, #12
 8002376:	4013      	ands	r3, r2
 8002378:	d009      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800237a:	4b5d      	ldr	r3, [pc, #372]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800237c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237e:	2240      	movs	r2, #64	; 0x40
 8002380:	4393      	bics	r3, r2
 8002382:	0019      	movs	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002388:	4b59      	ldr	r3, [pc, #356]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800238a:	430a      	orrs	r2, r1
 800238c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	039b      	lsls	r3, r3, #14
 8002396:	4013      	ands	r3, r2
 8002398:	d016      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800239a:	4b55      	ldr	r3, [pc, #340]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800239c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239e:	4a5c      	ldr	r2, [pc, #368]	; (8002510 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	0019      	movs	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023a8:	4b51      	ldr	r3, [pc, #324]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023aa:	430a      	orrs	r2, r1
 80023ac:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	03db      	lsls	r3, r3, #15
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d106      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023ba:	4b4d      	ldr	r3, [pc, #308]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	4b4c      	ldr	r3, [pc, #304]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023c0:	2180      	movs	r1, #128	; 0x80
 80023c2:	0449      	lsls	r1, r1, #17
 80023c4:	430a      	orrs	r2, r1
 80023c6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	03db      	lsls	r3, r3, #15
 80023d0:	4013      	ands	r3, r2
 80023d2:	d016      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80023d4:	4b46      	ldr	r3, [pc, #280]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	4a4e      	ldr	r2, [pc, #312]	; (8002514 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80023da:	4013      	ands	r3, r2
 80023dc:	0019      	movs	r1, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023e2:	4b43      	ldr	r3, [pc, #268]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023e4:	430a      	orrs	r2, r1
 80023e6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	045b      	lsls	r3, r3, #17
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d106      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023f4:	4b3e      	ldr	r3, [pc, #248]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	4b3d      	ldr	r3, [pc, #244]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80023fa:	2180      	movs	r1, #128	; 0x80
 80023fc:	0449      	lsls	r1, r1, #17
 80023fe:	430a      	orrs	r2, r1
 8002400:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	4013      	ands	r3, r2
 800240c:	d014      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800240e:	4b38      	ldr	r3, [pc, #224]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002412:	2203      	movs	r2, #3
 8002414:	4393      	bics	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a1a      	ldr	r2, [r3, #32]
 800241c:	4b34      	ldr	r3, [pc, #208]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800241e:	430a      	orrs	r2, r1
 8002420:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d106      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800242a:	4b31      	ldr	r3, [pc, #196]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	4b30      	ldr	r3, [pc, #192]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002430:	2180      	movs	r1, #128	; 0x80
 8002432:	0249      	lsls	r1, r1, #9
 8002434:	430a      	orrs	r2, r1
 8002436:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	019b      	lsls	r3, r3, #6
 8002440:	4013      	ands	r3, r2
 8002442:	d014      	beq.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002444:	4b2a      	ldr	r3, [pc, #168]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002448:	220c      	movs	r2, #12
 800244a:	4393      	bics	r3, r2
 800244c:	0019      	movs	r1, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002452:	4b27      	ldr	r3, [pc, #156]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002454:	430a      	orrs	r2, r1
 8002456:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245c:	2b04      	cmp	r3, #4
 800245e:	d106      	bne.n	800246e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002460:	4b23      	ldr	r3, [pc, #140]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	4b22      	ldr	r3, [pc, #136]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002466:	2180      	movs	r1, #128	; 0x80
 8002468:	0249      	lsls	r1, r1, #9
 800246a:	430a      	orrs	r2, r1
 800246c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	045b      	lsls	r3, r3, #17
 8002476:	4013      	ands	r3, r2
 8002478:	d016      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800247a:	4b1d      	ldr	r3, [pc, #116]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	4a22      	ldr	r2, [pc, #136]	; (8002508 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002480:	4013      	ands	r3, r2
 8002482:	0019      	movs	r1, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002488:	4b19      	ldr	r3, [pc, #100]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800248a:	430a      	orrs	r2, r1
 800248c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002492:	2380      	movs	r3, #128	; 0x80
 8002494:	019b      	lsls	r3, r3, #6
 8002496:	429a      	cmp	r2, r3
 8002498:	d106      	bne.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800249c:	68da      	ldr	r2, [r3, #12]
 800249e:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024a0:	2180      	movs	r1, #128	; 0x80
 80024a2:	0449      	lsls	r1, r1, #17
 80024a4:	430a      	orrs	r2, r1
 80024a6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681a      	ldr	r2, [r3, #0]
 80024ac:	2380      	movs	r3, #128	; 0x80
 80024ae:	049b      	lsls	r3, r3, #18
 80024b0:	4013      	ands	r3, r2
 80024b2:	d016      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80024b4:	4b0e      	ldr	r3, [pc, #56]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b8:	4a10      	ldr	r2, [pc, #64]	; (80024fc <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80024ba:	4013      	ands	r3, r2
 80024bc:	0019      	movs	r1, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80024c2:	4b0b      	ldr	r3, [pc, #44]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024c4:	430a      	orrs	r2, r1
 80024c6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d106      	bne.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80024d4:	4b06      	ldr	r3, [pc, #24]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80024da:	2180      	movs	r1, #128	; 0x80
 80024dc:	0449      	lsls	r1, r1, #17
 80024de:	430a      	orrs	r2, r1
 80024e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80024e2:	2312      	movs	r3, #18
 80024e4:	18fb      	adds	r3, r7, r3
 80024e6:	781b      	ldrb	r3, [r3, #0]
}
 80024e8:	0018      	movs	r0, r3
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b006      	add	sp, #24
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	40021000 	.word	0x40021000
 80024f4:	efffffff 	.word	0xefffffff
 80024f8:	fffff3ff 	.word	0xfffff3ff
 80024fc:	fffffcff 	.word	0xfffffcff
 8002500:	fff3ffff 	.word	0xfff3ffff
 8002504:	ffcfffff 	.word	0xffcfffff
 8002508:	ffffcfff 	.word	0xffffcfff
 800250c:	ffff3fff 	.word	0xffff3fff
 8002510:	ffbfffff 	.word	0xffbfffff
 8002514:	feffffff 	.word	0xfeffffff

08002518 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d101      	bne.n	800252a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e04a      	b.n	80025c0 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	223d      	movs	r2, #61	; 0x3d
 800252e:	5c9b      	ldrb	r3, [r3, r2]
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d107      	bne.n	8002546 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	223c      	movs	r2, #60	; 0x3c
 800253a:	2100      	movs	r1, #0
 800253c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	0018      	movs	r0, r3
 8002542:	f7fe fbcb 	bl	8000cdc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	223d      	movs	r2, #61	; 0x3d
 800254a:	2102      	movs	r1, #2
 800254c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681a      	ldr	r2, [r3, #0]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3304      	adds	r3, #4
 8002556:	0019      	movs	r1, r3
 8002558:	0010      	movs	r0, r2
 800255a:	f000 f9bf 	bl	80028dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2248      	movs	r2, #72	; 0x48
 8002562:	2101      	movs	r1, #1
 8002564:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	223e      	movs	r2, #62	; 0x3e
 800256a:	2101      	movs	r1, #1
 800256c:	5499      	strb	r1, [r3, r2]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	223f      	movs	r2, #63	; 0x3f
 8002572:	2101      	movs	r1, #1
 8002574:	5499      	strb	r1, [r3, r2]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2240      	movs	r2, #64	; 0x40
 800257a:	2101      	movs	r1, #1
 800257c:	5499      	strb	r1, [r3, r2]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2241      	movs	r2, #65	; 0x41
 8002582:	2101      	movs	r1, #1
 8002584:	5499      	strb	r1, [r3, r2]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2242      	movs	r2, #66	; 0x42
 800258a:	2101      	movs	r1, #1
 800258c:	5499      	strb	r1, [r3, r2]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2243      	movs	r2, #67	; 0x43
 8002592:	2101      	movs	r1, #1
 8002594:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2244      	movs	r2, #68	; 0x44
 800259a:	2101      	movs	r1, #1
 800259c:	5499      	strb	r1, [r3, r2]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2245      	movs	r2, #69	; 0x45
 80025a2:	2101      	movs	r1, #1
 80025a4:	5499      	strb	r1, [r3, r2]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2246      	movs	r2, #70	; 0x46
 80025aa:	2101      	movs	r1, #1
 80025ac:	5499      	strb	r1, [r3, r2]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2247      	movs	r2, #71	; 0x47
 80025b2:	2101      	movs	r1, #1
 80025b4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	223d      	movs	r2, #61	; 0x3d
 80025ba:	2101      	movs	r1, #1
 80025bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	0018      	movs	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b002      	add	sp, #8
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	223d      	movs	r2, #61	; 0x3d
 80025d4:	5c9b      	ldrb	r3, [r3, r2]
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b01      	cmp	r3, #1
 80025da:	d001      	beq.n	80025e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	e047      	b.n	8002670 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	223d      	movs	r2, #61	; 0x3d
 80025e4:	2102      	movs	r1, #2
 80025e6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2101      	movs	r1, #1
 80025f4:	430a      	orrs	r2, r1
 80025f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <HAL_TIM_Base_Start_IT+0xb0>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d014      	beq.n	800262c <HAL_TIM_Base_Start_IT+0x64>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	2380      	movs	r3, #128	; 0x80
 8002608:	05db      	lsls	r3, r3, #23
 800260a:	429a      	cmp	r2, r3
 800260c:	d00e      	beq.n	800262c <HAL_TIM_Base_Start_IT+0x64>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a1a      	ldr	r2, [pc, #104]	; (800267c <HAL_TIM_Base_Start_IT+0xb4>)
 8002614:	4293      	cmp	r3, r2
 8002616:	d009      	beq.n	800262c <HAL_TIM_Base_Start_IT+0x64>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a18      	ldr	r2, [pc, #96]	; (8002680 <HAL_TIM_Base_Start_IT+0xb8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d004      	beq.n	800262c <HAL_TIM_Base_Start_IT+0x64>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a17      	ldr	r2, [pc, #92]	; (8002684 <HAL_TIM_Base_Start_IT+0xbc>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d116      	bne.n	800265a <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	4a15      	ldr	r2, [pc, #84]	; (8002688 <HAL_TIM_Base_Start_IT+0xc0>)
 8002634:	4013      	ands	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2b06      	cmp	r3, #6
 800263c:	d016      	beq.n	800266c <HAL_TIM_Base_Start_IT+0xa4>
 800263e:	68fa      	ldr	r2, [r7, #12]
 8002640:	2380      	movs	r3, #128	; 0x80
 8002642:	025b      	lsls	r3, r3, #9
 8002644:	429a      	cmp	r2, r3
 8002646:	d011      	beq.n	800266c <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2101      	movs	r1, #1
 8002654:	430a      	orrs	r2, r1
 8002656:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002658:	e008      	b.n	800266c <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2101      	movs	r1, #1
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	e000      	b.n	800266e <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800266c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800266e:	2300      	movs	r3, #0
}
 8002670:	0018      	movs	r0, r3
 8002672:	46bd      	mov	sp, r7
 8002674:	b004      	add	sp, #16
 8002676:	bd80      	pop	{r7, pc}
 8002678:	40012c00 	.word	0x40012c00
 800267c:	40000400 	.word	0x40000400
 8002680:	40000800 	.word	0x40000800
 8002684:	40014000 	.word	0x40014000
 8002688:	00010007 	.word	0x00010007

0800268c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	691b      	ldr	r3, [r3, #16]
 80026a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	2202      	movs	r2, #2
 80026a8:	4013      	ands	r3, r2
 80026aa:	d021      	beq.n	80026f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2202      	movs	r2, #2
 80026b0:	4013      	ands	r3, r2
 80026b2:	d01d      	beq.n	80026f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2203      	movs	r2, #3
 80026ba:	4252      	negs	r2, r2
 80026bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	699b      	ldr	r3, [r3, #24]
 80026ca:	2203      	movs	r2, #3
 80026cc:	4013      	ands	r3, r2
 80026ce:	d004      	beq.n	80026da <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	0018      	movs	r0, r3
 80026d4:	f000 f8ea 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
 80026d8:	e007      	b.n	80026ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	0018      	movs	r0, r3
 80026de:	f000 f8dd 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	0018      	movs	r0, r3
 80026e6:	f000 f8e9 	bl	80028bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	2204      	movs	r2, #4
 80026f4:	4013      	ands	r3, r2
 80026f6:	d022      	beq.n	800273e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2204      	movs	r2, #4
 80026fc:	4013      	ands	r3, r2
 80026fe:	d01e      	beq.n	800273e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2205      	movs	r2, #5
 8002706:	4252      	negs	r2, r2
 8002708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2202      	movs	r2, #2
 800270e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	699a      	ldr	r2, [r3, #24]
 8002716:	23c0      	movs	r3, #192	; 0xc0
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4013      	ands	r3, r2
 800271c:	d004      	beq.n	8002728 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	0018      	movs	r0, r3
 8002722:	f000 f8c3 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
 8002726:	e007      	b.n	8002738 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	0018      	movs	r0, r3
 800272c:	f000 f8b6 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	0018      	movs	r0, r3
 8002734:	f000 f8c2 	bl	80028bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	2208      	movs	r2, #8
 8002742:	4013      	ands	r3, r2
 8002744:	d021      	beq.n	800278a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2208      	movs	r2, #8
 800274a:	4013      	ands	r3, r2
 800274c:	d01d      	beq.n	800278a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	2209      	movs	r2, #9
 8002754:	4252      	negs	r2, r2
 8002756:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2204      	movs	r2, #4
 800275c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	69db      	ldr	r3, [r3, #28]
 8002764:	2203      	movs	r2, #3
 8002766:	4013      	ands	r3, r2
 8002768:	d004      	beq.n	8002774 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	0018      	movs	r0, r3
 800276e:	f000 f89d 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
 8002772:	e007      	b.n	8002784 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	0018      	movs	r0, r3
 8002778:	f000 f890 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	0018      	movs	r0, r3
 8002780:	f000 f89c 	bl	80028bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2210      	movs	r2, #16
 800278e:	4013      	ands	r3, r2
 8002790:	d022      	beq.n	80027d8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2210      	movs	r2, #16
 8002796:	4013      	ands	r3, r2
 8002798:	d01e      	beq.n	80027d8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2211      	movs	r2, #17
 80027a0:	4252      	negs	r2, r2
 80027a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2208      	movs	r2, #8
 80027a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	69da      	ldr	r2, [r3, #28]
 80027b0:	23c0      	movs	r3, #192	; 0xc0
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4013      	ands	r3, r2
 80027b6:	d004      	beq.n	80027c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	0018      	movs	r0, r3
 80027bc:	f000 f876 	bl	80028ac <HAL_TIM_IC_CaptureCallback>
 80027c0:	e007      	b.n	80027d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	0018      	movs	r0, r3
 80027c6:	f000 f869 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	0018      	movs	r0, r3
 80027ce:	f000 f875 	bl	80028bc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2200      	movs	r2, #0
 80027d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	2201      	movs	r2, #1
 80027dc:	4013      	ands	r3, r2
 80027de:	d00c      	beq.n	80027fa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2201      	movs	r2, #1
 80027e4:	4013      	ands	r3, r2
 80027e6:	d008      	beq.n	80027fa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2202      	movs	r2, #2
 80027ee:	4252      	negs	r2, r2
 80027f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	0018      	movs	r0, r3
 80027f6:	f7fe f9ad 	bl	8000b54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80027fa:	68bb      	ldr	r3, [r7, #8]
 80027fc:	2280      	movs	r2, #128	; 0x80
 80027fe:	4013      	ands	r3, r2
 8002800:	d104      	bne.n	800280c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	2380      	movs	r3, #128	; 0x80
 8002806:	019b      	lsls	r3, r3, #6
 8002808:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800280a:	d00b      	beq.n	8002824 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	4013      	ands	r3, r2
 8002812:	d007      	beq.n	8002824 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a1e      	ldr	r2, [pc, #120]	; (8002894 <HAL_TIM_IRQHandler+0x208>)
 800281a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	0018      	movs	r0, r3
 8002820:	f000 f972 	bl	8002b08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	2380      	movs	r3, #128	; 0x80
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	4013      	ands	r3, r2
 800282c:	d00b      	beq.n	8002846 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2280      	movs	r2, #128	; 0x80
 8002832:	4013      	ands	r3, r2
 8002834:	d007      	beq.n	8002846 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a17      	ldr	r2, [pc, #92]	; (8002898 <HAL_TIM_IRQHandler+0x20c>)
 800283c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	0018      	movs	r0, r3
 8002842:	f000 f969 	bl	8002b18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	2240      	movs	r2, #64	; 0x40
 800284a:	4013      	ands	r3, r2
 800284c:	d00c      	beq.n	8002868 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2240      	movs	r2, #64	; 0x40
 8002852:	4013      	ands	r3, r2
 8002854:	d008      	beq.n	8002868 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2241      	movs	r2, #65	; 0x41
 800285c:	4252      	negs	r2, r2
 800285e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	0018      	movs	r0, r3
 8002864:	f000 f832 	bl	80028cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	2220      	movs	r2, #32
 800286c:	4013      	ands	r3, r2
 800286e:	d00c      	beq.n	800288a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	4013      	ands	r3, r2
 8002876:	d008      	beq.n	800288a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2221      	movs	r2, #33	; 0x21
 800287e:	4252      	negs	r2, r2
 8002880:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	0018      	movs	r0, r3
 8002886:	f000 f937 	bl	8002af8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800288a:	46c0      	nop			; (mov r8, r8)
 800288c:	46bd      	mov	sp, r7
 800288e:	b004      	add	sp, #16
 8002890:	bd80      	pop	{r7, pc}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	ffffdf7f 	.word	0xffffdf7f
 8002898:	fffffeff 	.word	0xfffffeff

0800289c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80028a4:	46c0      	nop			; (mov r8, r8)
 80028a6:	46bd      	mov	sp, r7
 80028a8:	b002      	add	sp, #8
 80028aa:	bd80      	pop	{r7, pc}

080028ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80028b4:	46c0      	nop			; (mov r8, r8)
 80028b6:	46bd      	mov	sp, r7
 80028b8:	b002      	add	sp, #8
 80028ba:	bd80      	pop	{r7, pc}

080028bc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80028c4:	46c0      	nop			; (mov r8, r8)
 80028c6:	46bd      	mov	sp, r7
 80028c8:	b002      	add	sp, #8
 80028ca:	bd80      	pop	{r7, pc}

080028cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028d4:	46c0      	nop			; (mov r8, r8)
 80028d6:	46bd      	mov	sp, r7
 80028d8:	b002      	add	sp, #8
 80028da:	bd80      	pop	{r7, pc}

080028dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b084      	sub	sp, #16
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a3f      	ldr	r2, [pc, #252]	; (80029ec <TIM_Base_SetConfig+0x110>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d00c      	beq.n	800290e <TIM_Base_SetConfig+0x32>
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	2380      	movs	r3, #128	; 0x80
 80028f8:	05db      	lsls	r3, r3, #23
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d007      	beq.n	800290e <TIM_Base_SetConfig+0x32>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a3b      	ldr	r2, [pc, #236]	; (80029f0 <TIM_Base_SetConfig+0x114>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d003      	beq.n	800290e <TIM_Base_SetConfig+0x32>
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a3a      	ldr	r2, [pc, #232]	; (80029f4 <TIM_Base_SetConfig+0x118>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d108      	bne.n	8002920 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2270      	movs	r2, #112	; 0x70
 8002912:	4393      	bics	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	4313      	orrs	r3, r2
 800291e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a32      	ldr	r2, [pc, #200]	; (80029ec <TIM_Base_SetConfig+0x110>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d01c      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	05db      	lsls	r3, r3, #23
 800292e:	429a      	cmp	r2, r3
 8002930:	d017      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a2e      	ldr	r2, [pc, #184]	; (80029f0 <TIM_Base_SetConfig+0x114>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d013      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a2d      	ldr	r2, [pc, #180]	; (80029f4 <TIM_Base_SetConfig+0x118>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d00f      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a2c      	ldr	r2, [pc, #176]	; (80029f8 <TIM_Base_SetConfig+0x11c>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00b      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a2b      	ldr	r2, [pc, #172]	; (80029fc <TIM_Base_SetConfig+0x120>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d007      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a2a      	ldr	r2, [pc, #168]	; (8002a00 <TIM_Base_SetConfig+0x124>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d003      	beq.n	8002962 <TIM_Base_SetConfig+0x86>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a29      	ldr	r2, [pc, #164]	; (8002a04 <TIM_Base_SetConfig+0x128>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d108      	bne.n	8002974 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4a28      	ldr	r2, [pc, #160]	; (8002a08 <TIM_Base_SetConfig+0x12c>)
 8002966:	4013      	ands	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2280      	movs	r2, #128	; 0x80
 8002978:	4393      	bics	r3, r2
 800297a:	001a      	movs	r2, r3
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	4313      	orrs	r3, r2
 8002982:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	689a      	ldr	r2, [r3, #8]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a13      	ldr	r2, [pc, #76]	; (80029ec <TIM_Base_SetConfig+0x110>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d00b      	beq.n	80029ba <TIM_Base_SetConfig+0xde>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a15      	ldr	r2, [pc, #84]	; (80029fc <TIM_Base_SetConfig+0x120>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d007      	beq.n	80029ba <TIM_Base_SetConfig+0xde>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a14      	ldr	r2, [pc, #80]	; (8002a00 <TIM_Base_SetConfig+0x124>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d003      	beq.n	80029ba <TIM_Base_SetConfig+0xde>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a13      	ldr	r2, [pc, #76]	; (8002a04 <TIM_Base_SetConfig+0x128>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d103      	bne.n	80029c2 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	691a      	ldr	r2, [r3, #16]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2201      	movs	r2, #1
 80029c6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	2201      	movs	r2, #1
 80029ce:	4013      	ands	r3, r2
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d106      	bne.n	80029e2 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	2201      	movs	r2, #1
 80029da:	4393      	bics	r3, r2
 80029dc:	001a      	movs	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	611a      	str	r2, [r3, #16]
  }
}
 80029e2:	46c0      	nop			; (mov r8, r8)
 80029e4:	46bd      	mov	sp, r7
 80029e6:	b004      	add	sp, #16
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	40012c00 	.word	0x40012c00
 80029f0:	40000400 	.word	0x40000400
 80029f4:	40000800 	.word	0x40000800
 80029f8:	40002000 	.word	0x40002000
 80029fc:	40014000 	.word	0x40014000
 8002a00:	40014400 	.word	0x40014400
 8002a04:	40014800 	.word	0x40014800
 8002a08:	fffffcff 	.word	0xfffffcff

08002a0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	223c      	movs	r2, #60	; 0x3c
 8002a1a:	5c9b      	ldrb	r3, [r3, r2]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d101      	bne.n	8002a24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a20:	2302      	movs	r3, #2
 8002a22:	e05a      	b.n	8002ada <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	223c      	movs	r2, #60	; 0x3c
 8002a28:	2101      	movs	r1, #1
 8002a2a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	223d      	movs	r2, #61	; 0x3d
 8002a30:	2102      	movs	r1, #2
 8002a32:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a26      	ldr	r2, [pc, #152]	; (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d108      	bne.n	8002a60 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4a25      	ldr	r2, [pc, #148]	; (8002ae8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002a52:	4013      	ands	r3, r2
 8002a54:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2270      	movs	r2, #112	; 0x70
 8002a64:	4393      	bics	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a19      	ldr	r2, [pc, #100]	; (8002ae4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d014      	beq.n	8002aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	2380      	movs	r3, #128	; 0x80
 8002a8a:	05db      	lsls	r3, r3, #23
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d00e      	beq.n	8002aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a15      	ldr	r2, [pc, #84]	; (8002aec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d009      	beq.n	8002aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a14      	ldr	r2, [pc, #80]	; (8002af0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d004      	beq.n	8002aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a12      	ldr	r2, [pc, #72]	; (8002af4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d10c      	bne.n	8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2280      	movs	r2, #128	; 0x80
 8002ab2:	4393      	bics	r3, r2
 8002ab4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	68ba      	ldr	r2, [r7, #8]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68ba      	ldr	r2, [r7, #8]
 8002ac6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	223d      	movs	r2, #61	; 0x3d
 8002acc:	2101      	movs	r1, #1
 8002ace:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	223c      	movs	r2, #60	; 0x3c
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ad8:	2300      	movs	r3, #0
}
 8002ada:	0018      	movs	r0, r3
 8002adc:	46bd      	mov	sp, r7
 8002ade:	b004      	add	sp, #16
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	46c0      	nop			; (mov r8, r8)
 8002ae4:	40012c00 	.word	0x40012c00
 8002ae8:	ff0fffff 	.word	0xff0fffff
 8002aec:	40000400 	.word	0x40000400
 8002af0:	40000800 	.word	0x40000800
 8002af4:	40014000 	.word	0x40014000

08002af8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b00:	46c0      	nop			; (mov r8, r8)
 8002b02:	46bd      	mov	sp, r7
 8002b04:	b002      	add	sp, #8
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002b10:	46c0      	nop			; (mov r8, r8)
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b002      	add	sp, #8
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002b20:	46c0      	nop			; (mov r8, r8)
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e046      	b.n	8002bc8 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2288      	movs	r2, #136	; 0x88
 8002b3e:	589b      	ldr	r3, [r3, r2]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d107      	bne.n	8002b54 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2284      	movs	r2, #132	; 0x84
 8002b48:	2100      	movs	r1, #0
 8002b4a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f7fe f8ea 	bl	8000d28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2288      	movs	r2, #136	; 0x88
 8002b58:	2124      	movs	r1, #36	; 0x24
 8002b5a:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2101      	movs	r1, #1
 8002b68:	438a      	bics	r2, r1
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	0018      	movs	r0, r3
 8002b78:	f000 fd0c 	bl	8003594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	0018      	movs	r0, r3
 8002b80:	f000 f9b2 	bl	8002ee8 <UART_SetConfig>
 8002b84:	0003      	movs	r3, r0
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d101      	bne.n	8002b8e <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e01c      	b.n	8002bc8 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	490d      	ldr	r1, [pc, #52]	; (8002bd0 <HAL_UART_Init+0xa8>)
 8002b9a:	400a      	ands	r2, r1
 8002b9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	212a      	movs	r1, #42	; 0x2a
 8002baa:	438a      	bics	r2, r1
 8002bac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2101      	movs	r1, #1
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	0018      	movs	r0, r3
 8002bc2:	f000 fd9b 	bl	80036fc <UART_CheckIdleState>
 8002bc6:	0003      	movs	r3, r0
}
 8002bc8:	0018      	movs	r0, r3
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	ffffb7ff 	.word	0xffffb7ff

08002bd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08a      	sub	sp, #40	; 0x28
 8002bd8:	af02      	add	r7, sp, #8
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	603b      	str	r3, [r7, #0]
 8002be0:	1dbb      	adds	r3, r7, #6
 8002be2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2288      	movs	r2, #136	; 0x88
 8002be8:	589b      	ldr	r3, [r3, r2]
 8002bea:	2b20      	cmp	r3, #32
 8002bec:	d000      	beq.n	8002bf0 <HAL_UART_Transmit+0x1c>
 8002bee:	e090      	b.n	8002d12 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d003      	beq.n	8002bfe <HAL_UART_Transmit+0x2a>
 8002bf6:	1dbb      	adds	r3, r7, #6
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e088      	b.n	8002d14 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	2380      	movs	r3, #128	; 0x80
 8002c08:	015b      	lsls	r3, r3, #5
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d109      	bne.n	8002c22 <HAL_UART_Transmit+0x4e>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d105      	bne.n	8002c22 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002c16:	68bb      	ldr	r3, [r7, #8]
 8002c18:	2201      	movs	r2, #1
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d001      	beq.n	8002c22 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e078      	b.n	8002d14 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2290      	movs	r2, #144	; 0x90
 8002c26:	2100      	movs	r1, #0
 8002c28:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2288      	movs	r2, #136	; 0x88
 8002c2e:	2121      	movs	r1, #33	; 0x21
 8002c30:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002c32:	f7fe fa19 	bl	8001068 <HAL_GetTick>
 8002c36:	0003      	movs	r3, r0
 8002c38:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1dba      	adds	r2, r7, #6
 8002c3e:	2154      	movs	r1, #84	; 0x54
 8002c40:	8812      	ldrh	r2, [r2, #0]
 8002c42:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	1dba      	adds	r2, r7, #6
 8002c48:	2156      	movs	r1, #86	; 0x56
 8002c4a:	8812      	ldrh	r2, [r2, #0]
 8002c4c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	2380      	movs	r3, #128	; 0x80
 8002c54:	015b      	lsls	r3, r3, #5
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d108      	bne.n	8002c6c <HAL_UART_Transmit+0x98>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d104      	bne.n	8002c6c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	61bb      	str	r3, [r7, #24]
 8002c6a:	e003      	b.n	8002c74 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c74:	e030      	b.n	8002cd8 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c76:	697a      	ldr	r2, [r7, #20]
 8002c78:	68f8      	ldr	r0, [r7, #12]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	9300      	str	r3, [sp, #0]
 8002c7e:	0013      	movs	r3, r2
 8002c80:	2200      	movs	r2, #0
 8002c82:	2180      	movs	r1, #128	; 0x80
 8002c84:	f000 fde4 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8002c88:	1e03      	subs	r3, r0, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2288      	movs	r2, #136	; 0x88
 8002c90:	2120      	movs	r1, #32
 8002c92:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e03d      	b.n	8002d14 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d10b      	bne.n	8002cb6 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	001a      	movs	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	05d2      	lsls	r2, r2, #23
 8002caa:	0dd2      	lsrs	r2, r2, #23
 8002cac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002cae:	69bb      	ldr	r3, [r7, #24]
 8002cb0:	3302      	adds	r3, #2
 8002cb2:	61bb      	str	r3, [r7, #24]
 8002cb4:	e007      	b.n	8002cc6 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	781a      	ldrb	r2, [r3, #0]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2256      	movs	r2, #86	; 0x56
 8002cca:	5a9b      	ldrh	r3, [r3, r2]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	3b01      	subs	r3, #1
 8002cd0:	b299      	uxth	r1, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2256      	movs	r2, #86	; 0x56
 8002cd6:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2256      	movs	r2, #86	; 0x56
 8002cdc:	5a9b      	ldrh	r3, [r3, r2]
 8002cde:	b29b      	uxth	r3, r3
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1c8      	bne.n	8002c76 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	0013      	movs	r3, r2
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2140      	movs	r1, #64	; 0x40
 8002cf2:	f000 fdad 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8002cf6:	1e03      	subs	r3, r0, #0
 8002cf8:	d005      	beq.n	8002d06 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2288      	movs	r2, #136	; 0x88
 8002cfe:	2120      	movs	r1, #32
 8002d00:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e006      	b.n	8002d14 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2288      	movs	r2, #136	; 0x88
 8002d0a:	2120      	movs	r1, #32
 8002d0c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e000      	b.n	8002d14 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8002d12:	2302      	movs	r3, #2
  }
}
 8002d14:	0018      	movs	r0, r3
 8002d16:	46bd      	mov	sp, r7
 8002d18:	b008      	add	sp, #32
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08a      	sub	sp, #40	; 0x28
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	1dbb      	adds	r3, r7, #6
 8002d2a:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	228c      	movs	r2, #140	; 0x8c
 8002d30:	589b      	ldr	r3, [r3, r2]
 8002d32:	2b20      	cmp	r3, #32
 8002d34:	d000      	beq.n	8002d38 <HAL_UART_Receive+0x1c>
 8002d36:	e0d0      	b.n	8002eda <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_UART_Receive+0x2a>
 8002d3e:	1dbb      	adds	r3, r7, #6
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e0c8      	b.n	8002edc <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	689a      	ldr	r2, [r3, #8]
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	015b      	lsls	r3, r3, #5
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d109      	bne.n	8002d6a <HAL_UART_Receive+0x4e>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d105      	bne.n	8002d6a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	2201      	movs	r2, #1
 8002d62:	4013      	ands	r3, r2
 8002d64:	d001      	beq.n	8002d6a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e0b8      	b.n	8002edc <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2290      	movs	r2, #144	; 0x90
 8002d6e:	2100      	movs	r1, #0
 8002d70:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	228c      	movs	r2, #140	; 0x8c
 8002d76:	2122      	movs	r1, #34	; 0x22
 8002d78:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d80:	f7fe f972 	bl	8001068 <HAL_GetTick>
 8002d84:	0003      	movs	r3, r0
 8002d86:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	1dba      	adds	r2, r7, #6
 8002d8c:	215c      	movs	r1, #92	; 0x5c
 8002d8e:	8812      	ldrh	r2, [r2, #0]
 8002d90:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	1dba      	adds	r2, r7, #6
 8002d96:	215e      	movs	r1, #94	; 0x5e
 8002d98:	8812      	ldrh	r2, [r2, #0]
 8002d9a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	2380      	movs	r3, #128	; 0x80
 8002da2:	015b      	lsls	r3, r3, #5
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d10d      	bne.n	8002dc4 <HAL_UART_Receive+0xa8>
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	691b      	ldr	r3, [r3, #16]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d104      	bne.n	8002dba <HAL_UART_Receive+0x9e>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2260      	movs	r2, #96	; 0x60
 8002db4:	494b      	ldr	r1, [pc, #300]	; (8002ee4 <HAL_UART_Receive+0x1c8>)
 8002db6:	5299      	strh	r1, [r3, r2]
 8002db8:	e02e      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2260      	movs	r2, #96	; 0x60
 8002dbe:	21ff      	movs	r1, #255	; 0xff
 8002dc0:	5299      	strh	r1, [r3, r2]
 8002dc2:	e029      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10d      	bne.n	8002de8 <HAL_UART_Receive+0xcc>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d104      	bne.n	8002dde <HAL_UART_Receive+0xc2>
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2260      	movs	r2, #96	; 0x60
 8002dd8:	21ff      	movs	r1, #255	; 0xff
 8002dda:	5299      	strh	r1, [r3, r2]
 8002ddc:	e01c      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2260      	movs	r2, #96	; 0x60
 8002de2:	217f      	movs	r1, #127	; 0x7f
 8002de4:	5299      	strh	r1, [r3, r2]
 8002de6:	e017      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	055b      	lsls	r3, r3, #21
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d10d      	bne.n	8002e10 <HAL_UART_Receive+0xf4>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	691b      	ldr	r3, [r3, #16]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d104      	bne.n	8002e06 <HAL_UART_Receive+0xea>
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2260      	movs	r2, #96	; 0x60
 8002e00:	217f      	movs	r1, #127	; 0x7f
 8002e02:	5299      	strh	r1, [r3, r2]
 8002e04:	e008      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2260      	movs	r2, #96	; 0x60
 8002e0a:	213f      	movs	r1, #63	; 0x3f
 8002e0c:	5299      	strh	r1, [r3, r2]
 8002e0e:	e003      	b.n	8002e18 <HAL_UART_Receive+0xfc>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2260      	movs	r2, #96	; 0x60
 8002e14:	2100      	movs	r1, #0
 8002e16:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002e18:	2312      	movs	r3, #18
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	68fa      	ldr	r2, [r7, #12]
 8002e1e:	2160      	movs	r1, #96	; 0x60
 8002e20:	5a52      	ldrh	r2, [r2, r1]
 8002e22:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	2380      	movs	r3, #128	; 0x80
 8002e2a:	015b      	lsls	r3, r3, #5
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d108      	bne.n	8002e42 <HAL_UART_Receive+0x126>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	691b      	ldr	r3, [r3, #16]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d104      	bne.n	8002e42 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	e003      	b.n	8002e4a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e46:	2300      	movs	r3, #0
 8002e48:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002e4a:	e03a      	b.n	8002ec2 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	0013      	movs	r3, r2
 8002e56:	2200      	movs	r2, #0
 8002e58:	2120      	movs	r1, #32
 8002e5a:	f000 fcf9 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8002e5e:	1e03      	subs	r3, r0, #0
 8002e60:	d005      	beq.n	8002e6e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	228c      	movs	r2, #140	; 0x8c
 8002e66:	2120      	movs	r1, #32
 8002e68:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e036      	b.n	8002edc <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10e      	bne.n	8002e92 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	2212      	movs	r2, #18
 8002e7e:	18ba      	adds	r2, r7, r2
 8002e80:	8812      	ldrh	r2, [r2, #0]
 8002e82:	4013      	ands	r3, r2
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	3302      	adds	r3, #2
 8002e8e:	61bb      	str	r3, [r7, #24]
 8002e90:	e00e      	b.n	8002eb0 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2212      	movs	r2, #18
 8002e9c:	18ba      	adds	r2, r7, r2
 8002e9e:	8812      	ldrh	r2, [r2, #0]
 8002ea0:	b2d2      	uxtb	r2, r2
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	b2da      	uxtb	r2, r3
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3301      	adds	r3, #1
 8002eae:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	225e      	movs	r2, #94	; 0x5e
 8002eb4:	5a9b      	ldrh	r3, [r3, r2]
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	3b01      	subs	r3, #1
 8002eba:	b299      	uxth	r1, r3
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	225e      	movs	r2, #94	; 0x5e
 8002ec0:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	225e      	movs	r2, #94	; 0x5e
 8002ec6:	5a9b      	ldrh	r3, [r3, r2]
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1be      	bne.n	8002e4c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	228c      	movs	r2, #140	; 0x8c
 8002ed2:	2120      	movs	r1, #32
 8002ed4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8002eda:	2302      	movs	r3, #2
  }
}
 8002edc:	0018      	movs	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	b008      	add	sp, #32
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	000001ff 	.word	0x000001ff

08002ee8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ee8:	b5b0      	push	{r4, r5, r7, lr}
 8002eea:	b090      	sub	sp, #64	; 0x40
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ef0:	231a      	movs	r3, #26
 8002ef2:	2220      	movs	r2, #32
 8002ef4:	189b      	adds	r3, r3, r2
 8002ef6:	19db      	adds	r3, r3, r7
 8002ef8:	2200      	movs	r2, #0
 8002efa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	431a      	orrs	r2, r3
 8002f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f08:	695b      	ldr	r3, [r3, #20]
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0e:	69db      	ldr	r3, [r3, #28]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4ac1      	ldr	r2, [pc, #772]	; (8003220 <UART_SetConfig+0x338>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	0019      	movs	r1, r3
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f26:	430b      	orrs	r3, r1
 8002f28:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	4abc      	ldr	r2, [pc, #752]	; (8003224 <UART_SetConfig+0x33c>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	0018      	movs	r0, r3
 8002f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f38:	68d9      	ldr	r1, [r3, #12]
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	0003      	movs	r3, r0
 8002f40:	430b      	orrs	r3, r1
 8002f42:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4ab6      	ldr	r2, [pc, #728]	; (8003228 <UART_SetConfig+0x340>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d009      	beq.n	8002f68 <UART_SetConfig+0x80>
 8002f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4ab4      	ldr	r2, [pc, #720]	; (800322c <UART_SetConfig+0x344>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d004      	beq.n	8002f68 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f64:	4313      	orrs	r3, r2
 8002f66:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	4ab0      	ldr	r2, [pc, #704]	; (8003230 <UART_SetConfig+0x348>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	0019      	movs	r1, r3
 8002f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f7a:	430b      	orrs	r3, r1
 8002f7c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f84:	220f      	movs	r2, #15
 8002f86:	4393      	bics	r3, r2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	0003      	movs	r3, r0
 8002f94:	430b      	orrs	r3, r1
 8002f96:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4aa5      	ldr	r2, [pc, #660]	; (8003234 <UART_SetConfig+0x34c>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d131      	bne.n	8003006 <UART_SetConfig+0x11e>
 8002fa2:	4ba5      	ldr	r3, [pc, #660]	; (8003238 <UART_SetConfig+0x350>)
 8002fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	4013      	ands	r3, r2
 8002faa:	2b03      	cmp	r3, #3
 8002fac:	d01d      	beq.n	8002fea <UART_SetConfig+0x102>
 8002fae:	d823      	bhi.n	8002ff8 <UART_SetConfig+0x110>
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d00c      	beq.n	8002fce <UART_SetConfig+0xe6>
 8002fb4:	d820      	bhi.n	8002ff8 <UART_SetConfig+0x110>
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d002      	beq.n	8002fc0 <UART_SetConfig+0xd8>
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d00e      	beq.n	8002fdc <UART_SetConfig+0xf4>
 8002fbe:	e01b      	b.n	8002ff8 <UART_SetConfig+0x110>
 8002fc0:	231b      	movs	r3, #27
 8002fc2:	2220      	movs	r2, #32
 8002fc4:	189b      	adds	r3, r3, r2
 8002fc6:	19db      	adds	r3, r3, r7
 8002fc8:	2200      	movs	r2, #0
 8002fca:	701a      	strb	r2, [r3, #0]
 8002fcc:	e154      	b.n	8003278 <UART_SetConfig+0x390>
 8002fce:	231b      	movs	r3, #27
 8002fd0:	2220      	movs	r2, #32
 8002fd2:	189b      	adds	r3, r3, r2
 8002fd4:	19db      	adds	r3, r3, r7
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	701a      	strb	r2, [r3, #0]
 8002fda:	e14d      	b.n	8003278 <UART_SetConfig+0x390>
 8002fdc:	231b      	movs	r3, #27
 8002fde:	2220      	movs	r2, #32
 8002fe0:	189b      	adds	r3, r3, r2
 8002fe2:	19db      	adds	r3, r3, r7
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	701a      	strb	r2, [r3, #0]
 8002fe8:	e146      	b.n	8003278 <UART_SetConfig+0x390>
 8002fea:	231b      	movs	r3, #27
 8002fec:	2220      	movs	r2, #32
 8002fee:	189b      	adds	r3, r3, r2
 8002ff0:	19db      	adds	r3, r3, r7
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	701a      	strb	r2, [r3, #0]
 8002ff6:	e13f      	b.n	8003278 <UART_SetConfig+0x390>
 8002ff8:	231b      	movs	r3, #27
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	189b      	adds	r3, r3, r2
 8002ffe:	19db      	adds	r3, r3, r7
 8003000:	2210      	movs	r2, #16
 8003002:	701a      	strb	r2, [r3, #0]
 8003004:	e138      	b.n	8003278 <UART_SetConfig+0x390>
 8003006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a8c      	ldr	r2, [pc, #560]	; (800323c <UART_SetConfig+0x354>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d131      	bne.n	8003074 <UART_SetConfig+0x18c>
 8003010:	4b89      	ldr	r3, [pc, #548]	; (8003238 <UART_SetConfig+0x350>)
 8003012:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003014:	220c      	movs	r2, #12
 8003016:	4013      	ands	r3, r2
 8003018:	2b0c      	cmp	r3, #12
 800301a:	d01d      	beq.n	8003058 <UART_SetConfig+0x170>
 800301c:	d823      	bhi.n	8003066 <UART_SetConfig+0x17e>
 800301e:	2b08      	cmp	r3, #8
 8003020:	d00c      	beq.n	800303c <UART_SetConfig+0x154>
 8003022:	d820      	bhi.n	8003066 <UART_SetConfig+0x17e>
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <UART_SetConfig+0x146>
 8003028:	2b04      	cmp	r3, #4
 800302a:	d00e      	beq.n	800304a <UART_SetConfig+0x162>
 800302c:	e01b      	b.n	8003066 <UART_SetConfig+0x17e>
 800302e:	231b      	movs	r3, #27
 8003030:	2220      	movs	r2, #32
 8003032:	189b      	adds	r3, r3, r2
 8003034:	19db      	adds	r3, r3, r7
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
 800303a:	e11d      	b.n	8003278 <UART_SetConfig+0x390>
 800303c:	231b      	movs	r3, #27
 800303e:	2220      	movs	r2, #32
 8003040:	189b      	adds	r3, r3, r2
 8003042:	19db      	adds	r3, r3, r7
 8003044:	2202      	movs	r2, #2
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e116      	b.n	8003278 <UART_SetConfig+0x390>
 800304a:	231b      	movs	r3, #27
 800304c:	2220      	movs	r2, #32
 800304e:	189b      	adds	r3, r3, r2
 8003050:	19db      	adds	r3, r3, r7
 8003052:	2204      	movs	r2, #4
 8003054:	701a      	strb	r2, [r3, #0]
 8003056:	e10f      	b.n	8003278 <UART_SetConfig+0x390>
 8003058:	231b      	movs	r3, #27
 800305a:	2220      	movs	r2, #32
 800305c:	189b      	adds	r3, r3, r2
 800305e:	19db      	adds	r3, r3, r7
 8003060:	2208      	movs	r2, #8
 8003062:	701a      	strb	r2, [r3, #0]
 8003064:	e108      	b.n	8003278 <UART_SetConfig+0x390>
 8003066:	231b      	movs	r3, #27
 8003068:	2220      	movs	r2, #32
 800306a:	189b      	adds	r3, r3, r2
 800306c:	19db      	adds	r3, r3, r7
 800306e:	2210      	movs	r2, #16
 8003070:	701a      	strb	r2, [r3, #0]
 8003072:	e101      	b.n	8003278 <UART_SetConfig+0x390>
 8003074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a71      	ldr	r2, [pc, #452]	; (8003240 <UART_SetConfig+0x358>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d131      	bne.n	80030e2 <UART_SetConfig+0x1fa>
 800307e:	4b6e      	ldr	r3, [pc, #440]	; (8003238 <UART_SetConfig+0x350>)
 8003080:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003082:	2230      	movs	r2, #48	; 0x30
 8003084:	4013      	ands	r3, r2
 8003086:	2b30      	cmp	r3, #48	; 0x30
 8003088:	d01d      	beq.n	80030c6 <UART_SetConfig+0x1de>
 800308a:	d823      	bhi.n	80030d4 <UART_SetConfig+0x1ec>
 800308c:	2b20      	cmp	r3, #32
 800308e:	d00c      	beq.n	80030aa <UART_SetConfig+0x1c2>
 8003090:	d820      	bhi.n	80030d4 <UART_SetConfig+0x1ec>
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <UART_SetConfig+0x1b4>
 8003096:	2b10      	cmp	r3, #16
 8003098:	d00e      	beq.n	80030b8 <UART_SetConfig+0x1d0>
 800309a:	e01b      	b.n	80030d4 <UART_SetConfig+0x1ec>
 800309c:	231b      	movs	r3, #27
 800309e:	2220      	movs	r2, #32
 80030a0:	189b      	adds	r3, r3, r2
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
 80030a8:	e0e6      	b.n	8003278 <UART_SetConfig+0x390>
 80030aa:	231b      	movs	r3, #27
 80030ac:	2220      	movs	r2, #32
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	2202      	movs	r2, #2
 80030b4:	701a      	strb	r2, [r3, #0]
 80030b6:	e0df      	b.n	8003278 <UART_SetConfig+0x390>
 80030b8:	231b      	movs	r3, #27
 80030ba:	2220      	movs	r2, #32
 80030bc:	189b      	adds	r3, r3, r2
 80030be:	19db      	adds	r3, r3, r7
 80030c0:	2204      	movs	r2, #4
 80030c2:	701a      	strb	r2, [r3, #0]
 80030c4:	e0d8      	b.n	8003278 <UART_SetConfig+0x390>
 80030c6:	231b      	movs	r3, #27
 80030c8:	2220      	movs	r2, #32
 80030ca:	189b      	adds	r3, r3, r2
 80030cc:	19db      	adds	r3, r3, r7
 80030ce:	2208      	movs	r2, #8
 80030d0:	701a      	strb	r2, [r3, #0]
 80030d2:	e0d1      	b.n	8003278 <UART_SetConfig+0x390>
 80030d4:	231b      	movs	r3, #27
 80030d6:	2220      	movs	r2, #32
 80030d8:	189b      	adds	r3, r3, r2
 80030da:	19db      	adds	r3, r3, r7
 80030dc:	2210      	movs	r2, #16
 80030de:	701a      	strb	r2, [r3, #0]
 80030e0:	e0ca      	b.n	8003278 <UART_SetConfig+0x390>
 80030e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a57      	ldr	r2, [pc, #348]	; (8003244 <UART_SetConfig+0x35c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d106      	bne.n	80030fa <UART_SetConfig+0x212>
 80030ec:	231b      	movs	r3, #27
 80030ee:	2220      	movs	r2, #32
 80030f0:	189b      	adds	r3, r3, r2
 80030f2:	19db      	adds	r3, r3, r7
 80030f4:	2200      	movs	r2, #0
 80030f6:	701a      	strb	r2, [r3, #0]
 80030f8:	e0be      	b.n	8003278 <UART_SetConfig+0x390>
 80030fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a52      	ldr	r2, [pc, #328]	; (8003248 <UART_SetConfig+0x360>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d106      	bne.n	8003112 <UART_SetConfig+0x22a>
 8003104:	231b      	movs	r3, #27
 8003106:	2220      	movs	r2, #32
 8003108:	189b      	adds	r3, r3, r2
 800310a:	19db      	adds	r3, r3, r7
 800310c:	2200      	movs	r2, #0
 800310e:	701a      	strb	r2, [r3, #0]
 8003110:	e0b2      	b.n	8003278 <UART_SetConfig+0x390>
 8003112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a4d      	ldr	r2, [pc, #308]	; (800324c <UART_SetConfig+0x364>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d106      	bne.n	800312a <UART_SetConfig+0x242>
 800311c:	231b      	movs	r3, #27
 800311e:	2220      	movs	r2, #32
 8003120:	189b      	adds	r3, r3, r2
 8003122:	19db      	adds	r3, r3, r7
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
 8003128:	e0a6      	b.n	8003278 <UART_SetConfig+0x390>
 800312a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4a3e      	ldr	r2, [pc, #248]	; (8003228 <UART_SetConfig+0x340>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d13e      	bne.n	80031b2 <UART_SetConfig+0x2ca>
 8003134:	4b40      	ldr	r3, [pc, #256]	; (8003238 <UART_SetConfig+0x350>)
 8003136:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003138:	23c0      	movs	r3, #192	; 0xc0
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	4013      	ands	r3, r2
 800313e:	22c0      	movs	r2, #192	; 0xc0
 8003140:	0112      	lsls	r2, r2, #4
 8003142:	4293      	cmp	r3, r2
 8003144:	d027      	beq.n	8003196 <UART_SetConfig+0x2ae>
 8003146:	22c0      	movs	r2, #192	; 0xc0
 8003148:	0112      	lsls	r2, r2, #4
 800314a:	4293      	cmp	r3, r2
 800314c:	d82a      	bhi.n	80031a4 <UART_SetConfig+0x2bc>
 800314e:	2280      	movs	r2, #128	; 0x80
 8003150:	0112      	lsls	r2, r2, #4
 8003152:	4293      	cmp	r3, r2
 8003154:	d011      	beq.n	800317a <UART_SetConfig+0x292>
 8003156:	2280      	movs	r2, #128	; 0x80
 8003158:	0112      	lsls	r2, r2, #4
 800315a:	4293      	cmp	r3, r2
 800315c:	d822      	bhi.n	80031a4 <UART_SetConfig+0x2bc>
 800315e:	2b00      	cmp	r3, #0
 8003160:	d004      	beq.n	800316c <UART_SetConfig+0x284>
 8003162:	2280      	movs	r2, #128	; 0x80
 8003164:	00d2      	lsls	r2, r2, #3
 8003166:	4293      	cmp	r3, r2
 8003168:	d00e      	beq.n	8003188 <UART_SetConfig+0x2a0>
 800316a:	e01b      	b.n	80031a4 <UART_SetConfig+0x2bc>
 800316c:	231b      	movs	r3, #27
 800316e:	2220      	movs	r2, #32
 8003170:	189b      	adds	r3, r3, r2
 8003172:	19db      	adds	r3, r3, r7
 8003174:	2200      	movs	r2, #0
 8003176:	701a      	strb	r2, [r3, #0]
 8003178:	e07e      	b.n	8003278 <UART_SetConfig+0x390>
 800317a:	231b      	movs	r3, #27
 800317c:	2220      	movs	r2, #32
 800317e:	189b      	adds	r3, r3, r2
 8003180:	19db      	adds	r3, r3, r7
 8003182:	2202      	movs	r2, #2
 8003184:	701a      	strb	r2, [r3, #0]
 8003186:	e077      	b.n	8003278 <UART_SetConfig+0x390>
 8003188:	231b      	movs	r3, #27
 800318a:	2220      	movs	r2, #32
 800318c:	189b      	adds	r3, r3, r2
 800318e:	19db      	adds	r3, r3, r7
 8003190:	2204      	movs	r2, #4
 8003192:	701a      	strb	r2, [r3, #0]
 8003194:	e070      	b.n	8003278 <UART_SetConfig+0x390>
 8003196:	231b      	movs	r3, #27
 8003198:	2220      	movs	r2, #32
 800319a:	189b      	adds	r3, r3, r2
 800319c:	19db      	adds	r3, r3, r7
 800319e:	2208      	movs	r2, #8
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	e069      	b.n	8003278 <UART_SetConfig+0x390>
 80031a4:	231b      	movs	r3, #27
 80031a6:	2220      	movs	r2, #32
 80031a8:	189b      	adds	r3, r3, r2
 80031aa:	19db      	adds	r3, r3, r7
 80031ac:	2210      	movs	r2, #16
 80031ae:	701a      	strb	r2, [r3, #0]
 80031b0:	e062      	b.n	8003278 <UART_SetConfig+0x390>
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a1d      	ldr	r2, [pc, #116]	; (800322c <UART_SetConfig+0x344>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d157      	bne.n	800326c <UART_SetConfig+0x384>
 80031bc:	4b1e      	ldr	r3, [pc, #120]	; (8003238 <UART_SetConfig+0x350>)
 80031be:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80031c0:	23c0      	movs	r3, #192	; 0xc0
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4013      	ands	r3, r2
 80031c6:	22c0      	movs	r2, #192	; 0xc0
 80031c8:	0092      	lsls	r2, r2, #2
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d040      	beq.n	8003250 <UART_SetConfig+0x368>
 80031ce:	22c0      	movs	r2, #192	; 0xc0
 80031d0:	0092      	lsls	r2, r2, #2
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d843      	bhi.n	800325e <UART_SetConfig+0x376>
 80031d6:	2280      	movs	r2, #128	; 0x80
 80031d8:	0092      	lsls	r2, r2, #2
 80031da:	4293      	cmp	r3, r2
 80031dc:	d011      	beq.n	8003202 <UART_SetConfig+0x31a>
 80031de:	2280      	movs	r2, #128	; 0x80
 80031e0:	0092      	lsls	r2, r2, #2
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d83b      	bhi.n	800325e <UART_SetConfig+0x376>
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d004      	beq.n	80031f4 <UART_SetConfig+0x30c>
 80031ea:	2280      	movs	r2, #128	; 0x80
 80031ec:	0052      	lsls	r2, r2, #1
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d00e      	beq.n	8003210 <UART_SetConfig+0x328>
 80031f2:	e034      	b.n	800325e <UART_SetConfig+0x376>
 80031f4:	231b      	movs	r3, #27
 80031f6:	2220      	movs	r2, #32
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	19db      	adds	r3, r3, r7
 80031fc:	2200      	movs	r2, #0
 80031fe:	701a      	strb	r2, [r3, #0]
 8003200:	e03a      	b.n	8003278 <UART_SetConfig+0x390>
 8003202:	231b      	movs	r3, #27
 8003204:	2220      	movs	r2, #32
 8003206:	189b      	adds	r3, r3, r2
 8003208:	19db      	adds	r3, r3, r7
 800320a:	2202      	movs	r2, #2
 800320c:	701a      	strb	r2, [r3, #0]
 800320e:	e033      	b.n	8003278 <UART_SetConfig+0x390>
 8003210:	231b      	movs	r3, #27
 8003212:	2220      	movs	r2, #32
 8003214:	189b      	adds	r3, r3, r2
 8003216:	19db      	adds	r3, r3, r7
 8003218:	2204      	movs	r2, #4
 800321a:	701a      	strb	r2, [r3, #0]
 800321c:	e02c      	b.n	8003278 <UART_SetConfig+0x390>
 800321e:	46c0      	nop			; (mov r8, r8)
 8003220:	cfff69f3 	.word	0xcfff69f3
 8003224:	ffffcfff 	.word	0xffffcfff
 8003228:	40008000 	.word	0x40008000
 800322c:	40008400 	.word	0x40008400
 8003230:	11fff4ff 	.word	0x11fff4ff
 8003234:	40013800 	.word	0x40013800
 8003238:	40021000 	.word	0x40021000
 800323c:	40004400 	.word	0x40004400
 8003240:	40004800 	.word	0x40004800
 8003244:	40004c00 	.word	0x40004c00
 8003248:	40005000 	.word	0x40005000
 800324c:	40013c00 	.word	0x40013c00
 8003250:	231b      	movs	r3, #27
 8003252:	2220      	movs	r2, #32
 8003254:	189b      	adds	r3, r3, r2
 8003256:	19db      	adds	r3, r3, r7
 8003258:	2208      	movs	r2, #8
 800325a:	701a      	strb	r2, [r3, #0]
 800325c:	e00c      	b.n	8003278 <UART_SetConfig+0x390>
 800325e:	231b      	movs	r3, #27
 8003260:	2220      	movs	r2, #32
 8003262:	189b      	adds	r3, r3, r2
 8003264:	19db      	adds	r3, r3, r7
 8003266:	2210      	movs	r2, #16
 8003268:	701a      	strb	r2, [r3, #0]
 800326a:	e005      	b.n	8003278 <UART_SetConfig+0x390>
 800326c:	231b      	movs	r3, #27
 800326e:	2220      	movs	r2, #32
 8003270:	189b      	adds	r3, r3, r2
 8003272:	19db      	adds	r3, r3, r7
 8003274:	2210      	movs	r2, #16
 8003276:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4ac1      	ldr	r2, [pc, #772]	; (8003584 <UART_SetConfig+0x69c>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d005      	beq.n	800328e <UART_SetConfig+0x3a6>
 8003282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4ac0      	ldr	r2, [pc, #768]	; (8003588 <UART_SetConfig+0x6a0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d000      	beq.n	800328e <UART_SetConfig+0x3a6>
 800328c:	e093      	b.n	80033b6 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800328e:	231b      	movs	r3, #27
 8003290:	2220      	movs	r2, #32
 8003292:	189b      	adds	r3, r3, r2
 8003294:	19db      	adds	r3, r3, r7
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b08      	cmp	r3, #8
 800329a:	d015      	beq.n	80032c8 <UART_SetConfig+0x3e0>
 800329c:	dc18      	bgt.n	80032d0 <UART_SetConfig+0x3e8>
 800329e:	2b04      	cmp	r3, #4
 80032a0:	d00d      	beq.n	80032be <UART_SetConfig+0x3d6>
 80032a2:	dc15      	bgt.n	80032d0 <UART_SetConfig+0x3e8>
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d002      	beq.n	80032ae <UART_SetConfig+0x3c6>
 80032a8:	2b02      	cmp	r3, #2
 80032aa:	d005      	beq.n	80032b8 <UART_SetConfig+0x3d0>
 80032ac:	e010      	b.n	80032d0 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ae:	f7fe fee1 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 80032b2:	0003      	movs	r3, r0
 80032b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032b6:	e014      	b.n	80032e2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032b8:	4bb4      	ldr	r3, [pc, #720]	; (800358c <UART_SetConfig+0x6a4>)
 80032ba:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032bc:	e011      	b.n	80032e2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032be:	f7fe fe4d 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80032c2:	0003      	movs	r3, r0
 80032c4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032c6:	e00c      	b.n	80032e2 <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032c8:	2380      	movs	r3, #128	; 0x80
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80032ce:	e008      	b.n	80032e2 <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 80032d0:	2300      	movs	r3, #0
 80032d2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80032d4:	231a      	movs	r3, #26
 80032d6:	2220      	movs	r2, #32
 80032d8:	189b      	adds	r3, r3, r2
 80032da:	19db      	adds	r3, r3, r7
 80032dc:	2201      	movs	r2, #1
 80032de:	701a      	strb	r2, [r3, #0]
        break;
 80032e0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80032e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d100      	bne.n	80032ea <UART_SetConfig+0x402>
 80032e8:	e135      	b.n	8003556 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032ee:	4ba8      	ldr	r3, [pc, #672]	; (8003590 <UART_SetConfig+0x6a8>)
 80032f0:	0052      	lsls	r2, r2, #1
 80032f2:	5ad3      	ldrh	r3, [r2, r3]
 80032f4:	0019      	movs	r1, r3
 80032f6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80032f8:	f7fc ff16 	bl	8000128 <__udivsi3>
 80032fc:	0003      	movs	r3, r0
 80032fe:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	0013      	movs	r3, r2
 8003306:	005b      	lsls	r3, r3, #1
 8003308:	189b      	adds	r3, r3, r2
 800330a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800330c:	429a      	cmp	r2, r3
 800330e:	d305      	bcc.n	800331c <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003316:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003318:	429a      	cmp	r2, r3
 800331a:	d906      	bls.n	800332a <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800331c:	231a      	movs	r3, #26
 800331e:	2220      	movs	r2, #32
 8003320:	189b      	adds	r3, r3, r2
 8003322:	19db      	adds	r3, r3, r7
 8003324:	2201      	movs	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
 8003328:	e044      	b.n	80033b4 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800332a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800332c:	61bb      	str	r3, [r7, #24]
 800332e:	2300      	movs	r3, #0
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003336:	4b96      	ldr	r3, [pc, #600]	; (8003590 <UART_SetConfig+0x6a8>)
 8003338:	0052      	lsls	r2, r2, #1
 800333a:	5ad3      	ldrh	r3, [r2, r3]
 800333c:	613b      	str	r3, [r7, #16]
 800333e:	2300      	movs	r3, #0
 8003340:	617b      	str	r3, [r7, #20]
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	69b8      	ldr	r0, [r7, #24]
 8003348:	69f9      	ldr	r1, [r7, #28]
 800334a:	f7fd f863 	bl	8000414 <__aeabi_uldivmod>
 800334e:	0002      	movs	r2, r0
 8003350:	000b      	movs	r3, r1
 8003352:	0e11      	lsrs	r1, r2, #24
 8003354:	021d      	lsls	r5, r3, #8
 8003356:	430d      	orrs	r5, r1
 8003358:	0214      	lsls	r4, r2, #8
 800335a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	085b      	lsrs	r3, r3, #1
 8003360:	60bb      	str	r3, [r7, #8]
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
 8003366:	68b8      	ldr	r0, [r7, #8]
 8003368:	68f9      	ldr	r1, [r7, #12]
 800336a:	1900      	adds	r0, r0, r4
 800336c:	4169      	adcs	r1, r5
 800336e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	603b      	str	r3, [r7, #0]
 8003374:	2300      	movs	r3, #0
 8003376:	607b      	str	r3, [r7, #4]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f7fd f84a 	bl	8000414 <__aeabi_uldivmod>
 8003380:	0002      	movs	r2, r0
 8003382:	000b      	movs	r3, r1
 8003384:	0013      	movs	r3, r2
 8003386:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003388:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800338a:	23c0      	movs	r3, #192	; 0xc0
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	429a      	cmp	r2, r3
 8003390:	d309      	bcc.n	80033a6 <UART_SetConfig+0x4be>
 8003392:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003394:	2380      	movs	r3, #128	; 0x80
 8003396:	035b      	lsls	r3, r3, #13
 8003398:	429a      	cmp	r2, r3
 800339a:	d204      	bcs.n	80033a6 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800339c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033a2:	60da      	str	r2, [r3, #12]
 80033a4:	e006      	b.n	80033b4 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 80033a6:	231a      	movs	r3, #26
 80033a8:	2220      	movs	r2, #32
 80033aa:	189b      	adds	r3, r3, r2
 80033ac:	19db      	adds	r3, r3, r7
 80033ae:	2201      	movs	r2, #1
 80033b0:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 80033b2:	e0d0      	b.n	8003556 <UART_SetConfig+0x66e>
 80033b4:	e0cf      	b.n	8003556 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	429a      	cmp	r2, r3
 80033c0:	d000      	beq.n	80033c4 <UART_SetConfig+0x4dc>
 80033c2:	e070      	b.n	80034a6 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 80033c4:	231b      	movs	r3, #27
 80033c6:	2220      	movs	r2, #32
 80033c8:	189b      	adds	r3, r3, r2
 80033ca:	19db      	adds	r3, r3, r7
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b08      	cmp	r3, #8
 80033d0:	d015      	beq.n	80033fe <UART_SetConfig+0x516>
 80033d2:	dc18      	bgt.n	8003406 <UART_SetConfig+0x51e>
 80033d4:	2b04      	cmp	r3, #4
 80033d6:	d00d      	beq.n	80033f4 <UART_SetConfig+0x50c>
 80033d8:	dc15      	bgt.n	8003406 <UART_SetConfig+0x51e>
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <UART_SetConfig+0x4fc>
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d005      	beq.n	80033ee <UART_SetConfig+0x506>
 80033e2:	e010      	b.n	8003406 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033e4:	f7fe fe46 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 80033e8:	0003      	movs	r3, r0
 80033ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033ec:	e014      	b.n	8003418 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80033ee:	4b67      	ldr	r3, [pc, #412]	; (800358c <UART_SetConfig+0x6a4>)
 80033f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033f2:	e011      	b.n	8003418 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80033f4:	f7fe fdb2 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80033f8:	0003      	movs	r3, r0
 80033fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80033fc:	e00c      	b.n	8003418 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80033fe:	2380      	movs	r3, #128	; 0x80
 8003400:	021b      	lsls	r3, r3, #8
 8003402:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003404:	e008      	b.n	8003418 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8003406:	2300      	movs	r3, #0
 8003408:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800340a:	231a      	movs	r3, #26
 800340c:	2220      	movs	r2, #32
 800340e:	189b      	adds	r3, r3, r2
 8003410:	19db      	adds	r3, r3, r7
 8003412:	2201      	movs	r2, #1
 8003414:	701a      	strb	r2, [r3, #0]
        break;
 8003416:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003418:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800341a:	2b00      	cmp	r3, #0
 800341c:	d100      	bne.n	8003420 <UART_SetConfig+0x538>
 800341e:	e09a      	b.n	8003556 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003424:	4b5a      	ldr	r3, [pc, #360]	; (8003590 <UART_SetConfig+0x6a8>)
 8003426:	0052      	lsls	r2, r2, #1
 8003428:	5ad3      	ldrh	r3, [r2, r3]
 800342a:	0019      	movs	r1, r3
 800342c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800342e:	f7fc fe7b 	bl	8000128 <__udivsi3>
 8003432:	0003      	movs	r3, r0
 8003434:	005a      	lsls	r2, r3, #1
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	085b      	lsrs	r3, r3, #1
 800343c:	18d2      	adds	r2, r2, r3
 800343e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	0019      	movs	r1, r3
 8003444:	0010      	movs	r0, r2
 8003446:	f7fc fe6f 	bl	8000128 <__udivsi3>
 800344a:	0003      	movs	r3, r0
 800344c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800344e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003450:	2b0f      	cmp	r3, #15
 8003452:	d921      	bls.n	8003498 <UART_SetConfig+0x5b0>
 8003454:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003456:	2380      	movs	r3, #128	; 0x80
 8003458:	025b      	lsls	r3, r3, #9
 800345a:	429a      	cmp	r2, r3
 800345c:	d21c      	bcs.n	8003498 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800345e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003460:	b29a      	uxth	r2, r3
 8003462:	200e      	movs	r0, #14
 8003464:	2420      	movs	r4, #32
 8003466:	1903      	adds	r3, r0, r4
 8003468:	19db      	adds	r3, r3, r7
 800346a:	210f      	movs	r1, #15
 800346c:	438a      	bics	r2, r1
 800346e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003472:	085b      	lsrs	r3, r3, #1
 8003474:	b29b      	uxth	r3, r3
 8003476:	2207      	movs	r2, #7
 8003478:	4013      	ands	r3, r2
 800347a:	b299      	uxth	r1, r3
 800347c:	1903      	adds	r3, r0, r4
 800347e:	19db      	adds	r3, r3, r7
 8003480:	1902      	adds	r2, r0, r4
 8003482:	19d2      	adds	r2, r2, r7
 8003484:	8812      	ldrh	r2, [r2, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800348a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	1902      	adds	r2, r0, r4
 8003490:	19d2      	adds	r2, r2, r7
 8003492:	8812      	ldrh	r2, [r2, #0]
 8003494:	60da      	str	r2, [r3, #12]
 8003496:	e05e      	b.n	8003556 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8003498:	231a      	movs	r3, #26
 800349a:	2220      	movs	r2, #32
 800349c:	189b      	adds	r3, r3, r2
 800349e:	19db      	adds	r3, r3, r7
 80034a0:	2201      	movs	r2, #1
 80034a2:	701a      	strb	r2, [r3, #0]
 80034a4:	e057      	b.n	8003556 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 80034a6:	231b      	movs	r3, #27
 80034a8:	2220      	movs	r2, #32
 80034aa:	189b      	adds	r3, r3, r2
 80034ac:	19db      	adds	r3, r3, r7
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	2b08      	cmp	r3, #8
 80034b2:	d015      	beq.n	80034e0 <UART_SetConfig+0x5f8>
 80034b4:	dc18      	bgt.n	80034e8 <UART_SetConfig+0x600>
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d00d      	beq.n	80034d6 <UART_SetConfig+0x5ee>
 80034ba:	dc15      	bgt.n	80034e8 <UART_SetConfig+0x600>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d002      	beq.n	80034c6 <UART_SetConfig+0x5de>
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	d005      	beq.n	80034d0 <UART_SetConfig+0x5e8>
 80034c4:	e010      	b.n	80034e8 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034c6:	f7fe fdd5 	bl	8002074 <HAL_RCC_GetPCLK1Freq>
 80034ca:	0003      	movs	r3, r0
 80034cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034ce:	e014      	b.n	80034fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80034d0:	4b2e      	ldr	r3, [pc, #184]	; (800358c <UART_SetConfig+0x6a4>)
 80034d2:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034d4:	e011      	b.n	80034fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80034d6:	f7fe fd41 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80034da:	0003      	movs	r3, r0
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034de:	e00c      	b.n	80034fa <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80034e0:	2380      	movs	r3, #128	; 0x80
 80034e2:	021b      	lsls	r3, r3, #8
 80034e4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80034e6:	e008      	b.n	80034fa <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 80034e8:	2300      	movs	r3, #0
 80034ea:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80034ec:	231a      	movs	r3, #26
 80034ee:	2220      	movs	r2, #32
 80034f0:	189b      	adds	r3, r3, r2
 80034f2:	19db      	adds	r3, r3, r7
 80034f4:	2201      	movs	r2, #1
 80034f6:	701a      	strb	r2, [r3, #0]
        break;
 80034f8:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80034fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d02a      	beq.n	8003556 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003504:	4b22      	ldr	r3, [pc, #136]	; (8003590 <UART_SetConfig+0x6a8>)
 8003506:	0052      	lsls	r2, r2, #1
 8003508:	5ad3      	ldrh	r3, [r2, r3]
 800350a:	0019      	movs	r1, r3
 800350c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800350e:	f7fc fe0b 	bl	8000128 <__udivsi3>
 8003512:	0003      	movs	r3, r0
 8003514:	001a      	movs	r2, r3
 8003516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	085b      	lsrs	r3, r3, #1
 800351c:	18d2      	adds	r2, r2, r3
 800351e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	0019      	movs	r1, r3
 8003524:	0010      	movs	r0, r2
 8003526:	f7fc fdff 	bl	8000128 <__udivsi3>
 800352a:	0003      	movs	r3, r0
 800352c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800352e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003530:	2b0f      	cmp	r3, #15
 8003532:	d90a      	bls.n	800354a <UART_SetConfig+0x662>
 8003534:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003536:	2380      	movs	r3, #128	; 0x80
 8003538:	025b      	lsls	r3, r3, #9
 800353a:	429a      	cmp	r2, r3
 800353c:	d205      	bcs.n	800354a <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	b29a      	uxth	r2, r3
 8003542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	60da      	str	r2, [r3, #12]
 8003548:	e005      	b.n	8003556 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800354a:	231a      	movs	r3, #26
 800354c:	2220      	movs	r2, #32
 800354e:	189b      	adds	r3, r3, r2
 8003550:	19db      	adds	r3, r3, r7
 8003552:	2201      	movs	r2, #1
 8003554:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	226a      	movs	r2, #106	; 0x6a
 800355a:	2101      	movs	r1, #1
 800355c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	2268      	movs	r2, #104	; 0x68
 8003562:	2101      	movs	r1, #1
 8003564:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	2200      	movs	r2, #0
 800356a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800356c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800356e:	2200      	movs	r2, #0
 8003570:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003572:	231a      	movs	r3, #26
 8003574:	2220      	movs	r2, #32
 8003576:	189b      	adds	r3, r3, r2
 8003578:	19db      	adds	r3, r3, r7
 800357a:	781b      	ldrb	r3, [r3, #0]
}
 800357c:	0018      	movs	r0, r3
 800357e:	46bd      	mov	sp, r7
 8003580:	b010      	add	sp, #64	; 0x40
 8003582:	bdb0      	pop	{r4, r5, r7, pc}
 8003584:	40008000 	.word	0x40008000
 8003588:	40008400 	.word	0x40008400
 800358c:	00f42400 	.word	0x00f42400
 8003590:	08004694 	.word	0x08004694

08003594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	2208      	movs	r2, #8
 80035a2:	4013      	ands	r3, r2
 80035a4:	d00b      	beq.n	80035be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	4a4a      	ldr	r2, [pc, #296]	; (80036d8 <UART_AdvFeatureConfig+0x144>)
 80035ae:	4013      	ands	r3, r2
 80035b0:	0019      	movs	r1, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c2:	2201      	movs	r2, #1
 80035c4:	4013      	ands	r3, r2
 80035c6:	d00b      	beq.n	80035e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	4a43      	ldr	r2, [pc, #268]	; (80036dc <UART_AdvFeatureConfig+0x148>)
 80035d0:	4013      	ands	r3, r2
 80035d2:	0019      	movs	r1, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	430a      	orrs	r2, r1
 80035de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e4:	2202      	movs	r2, #2
 80035e6:	4013      	ands	r3, r2
 80035e8:	d00b      	beq.n	8003602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	4a3b      	ldr	r2, [pc, #236]	; (80036e0 <UART_AdvFeatureConfig+0x14c>)
 80035f2:	4013      	ands	r3, r2
 80035f4:	0019      	movs	r1, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003606:	2204      	movs	r2, #4
 8003608:	4013      	ands	r3, r2
 800360a:	d00b      	beq.n	8003624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	4a34      	ldr	r2, [pc, #208]	; (80036e4 <UART_AdvFeatureConfig+0x150>)
 8003614:	4013      	ands	r3, r2
 8003616:	0019      	movs	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003628:	2210      	movs	r2, #16
 800362a:	4013      	ands	r3, r2
 800362c:	d00b      	beq.n	8003646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	4a2c      	ldr	r2, [pc, #176]	; (80036e8 <UART_AdvFeatureConfig+0x154>)
 8003636:	4013      	ands	r3, r2
 8003638:	0019      	movs	r1, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364a:	2220      	movs	r2, #32
 800364c:	4013      	ands	r3, r2
 800364e:	d00b      	beq.n	8003668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	4a25      	ldr	r2, [pc, #148]	; (80036ec <UART_AdvFeatureConfig+0x158>)
 8003658:	4013      	ands	r3, r2
 800365a:	0019      	movs	r1, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	430a      	orrs	r2, r1
 8003666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800366c:	2240      	movs	r2, #64	; 0x40
 800366e:	4013      	ands	r3, r2
 8003670:	d01d      	beq.n	80036ae <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	4a1d      	ldr	r2, [pc, #116]	; (80036f0 <UART_AdvFeatureConfig+0x15c>)
 800367a:	4013      	ands	r3, r2
 800367c:	0019      	movs	r1, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	430a      	orrs	r2, r1
 8003688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800368e:	2380      	movs	r3, #128	; 0x80
 8003690:	035b      	lsls	r3, r3, #13
 8003692:	429a      	cmp	r2, r3
 8003694:	d10b      	bne.n	80036ae <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	4a15      	ldr	r2, [pc, #84]	; (80036f4 <UART_AdvFeatureConfig+0x160>)
 800369e:	4013      	ands	r3, r2
 80036a0:	0019      	movs	r1, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b2:	2280      	movs	r2, #128	; 0x80
 80036b4:	4013      	ands	r3, r2
 80036b6:	d00b      	beq.n	80036d0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4a0e      	ldr	r2, [pc, #56]	; (80036f8 <UART_AdvFeatureConfig+0x164>)
 80036c0:	4013      	ands	r3, r2
 80036c2:	0019      	movs	r1, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	430a      	orrs	r2, r1
 80036ce:	605a      	str	r2, [r3, #4]
  }
}
 80036d0:	46c0      	nop			; (mov r8, r8)
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b002      	add	sp, #8
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	ffff7fff 	.word	0xffff7fff
 80036dc:	fffdffff 	.word	0xfffdffff
 80036e0:	fffeffff 	.word	0xfffeffff
 80036e4:	fffbffff 	.word	0xfffbffff
 80036e8:	ffffefff 	.word	0xffffefff
 80036ec:	ffffdfff 	.word	0xffffdfff
 80036f0:	ffefffff 	.word	0xffefffff
 80036f4:	ff9fffff 	.word	0xff9fffff
 80036f8:	fff7ffff 	.word	0xfff7ffff

080036fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b092      	sub	sp, #72	; 0x48
 8003700:	af02      	add	r7, sp, #8
 8003702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2290      	movs	r2, #144	; 0x90
 8003708:	2100      	movs	r1, #0
 800370a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800370c:	f7fd fcac 	bl	8001068 <HAL_GetTick>
 8003710:	0003      	movs	r3, r0
 8003712:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2208      	movs	r2, #8
 800371c:	4013      	ands	r3, r2
 800371e:	2b08      	cmp	r3, #8
 8003720:	d12d      	bne.n	800377e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003724:	2280      	movs	r2, #128	; 0x80
 8003726:	0391      	lsls	r1, r2, #14
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	4a47      	ldr	r2, [pc, #284]	; (8003848 <UART_CheckIdleState+0x14c>)
 800372c:	9200      	str	r2, [sp, #0]
 800372e:	2200      	movs	r2, #0
 8003730:	f000 f88e 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 8003734:	1e03      	subs	r3, r0, #0
 8003736:	d022      	beq.n	800377e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003738:	f3ef 8310 	mrs	r3, PRIMASK
 800373c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800373e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003740:	63bb      	str	r3, [r7, #56]	; 0x38
 8003742:	2301      	movs	r3, #1
 8003744:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003748:	f383 8810 	msr	PRIMASK, r3
}
 800374c:	46c0      	nop			; (mov r8, r8)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681a      	ldr	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2180      	movs	r1, #128	; 0x80
 800375a:	438a      	bics	r2, r1
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003760:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003764:	f383 8810 	msr	PRIMASK, r3
}
 8003768:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2288      	movs	r2, #136	; 0x88
 800376e:	2120      	movs	r1, #32
 8003770:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2284      	movs	r2, #132	; 0x84
 8003776:	2100      	movs	r1, #0
 8003778:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e060      	b.n	8003840 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2204      	movs	r2, #4
 8003786:	4013      	ands	r3, r2
 8003788:	2b04      	cmp	r3, #4
 800378a:	d146      	bne.n	800381a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800378c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800378e:	2280      	movs	r2, #128	; 0x80
 8003790:	03d1      	lsls	r1, r2, #15
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	4a2c      	ldr	r2, [pc, #176]	; (8003848 <UART_CheckIdleState+0x14c>)
 8003796:	9200      	str	r2, [sp, #0]
 8003798:	2200      	movs	r2, #0
 800379a:	f000 f859 	bl	8003850 <UART_WaitOnFlagUntilTimeout>
 800379e:	1e03      	subs	r3, r0, #0
 80037a0:	d03b      	beq.n	800381a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a2:	f3ef 8310 	mrs	r3, PRIMASK
 80037a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80037a8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037aa:	637b      	str	r3, [r7, #52]	; 0x34
 80037ac:	2301      	movs	r3, #1
 80037ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	f383 8810 	msr	PRIMASK, r3
}
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4922      	ldr	r1, [pc, #136]	; (800384c <UART_CheckIdleState+0x150>)
 80037c4:	400a      	ands	r2, r1
 80037c6:	601a      	str	r2, [r3, #0]
 80037c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ca:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	f383 8810 	msr	PRIMASK, r3
}
 80037d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d4:	f3ef 8310 	mrs	r3, PRIMASK
 80037d8:	61bb      	str	r3, [r7, #24]
  return(result);
 80037da:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037dc:	633b      	str	r3, [r7, #48]	; 0x30
 80037de:	2301      	movs	r3, #1
 80037e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	f383 8810 	msr	PRIMASK, r3
}
 80037e8:	46c0      	nop			; (mov r8, r8)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689a      	ldr	r2, [r3, #8]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2101      	movs	r1, #1
 80037f6:	438a      	bics	r2, r1
 80037f8:	609a      	str	r2, [r3, #8]
 80037fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	f383 8810 	msr	PRIMASK, r3
}
 8003804:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	228c      	movs	r2, #140	; 0x8c
 800380a:	2120      	movs	r1, #32
 800380c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2284      	movs	r2, #132	; 0x84
 8003812:	2100      	movs	r1, #0
 8003814:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e012      	b.n	8003840 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2288      	movs	r2, #136	; 0x88
 800381e:	2120      	movs	r1, #32
 8003820:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	228c      	movs	r2, #140	; 0x8c
 8003826:	2120      	movs	r1, #32
 8003828:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2284      	movs	r2, #132	; 0x84
 800383a:	2100      	movs	r1, #0
 800383c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	0018      	movs	r0, r3
 8003842:	46bd      	mov	sp, r7
 8003844:	b010      	add	sp, #64	; 0x40
 8003846:	bd80      	pop	{r7, pc}
 8003848:	01ffffff 	.word	0x01ffffff
 800384c:	fffffedf 	.word	0xfffffedf

08003850 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	603b      	str	r3, [r7, #0]
 800385c:	1dfb      	adds	r3, r7, #7
 800385e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003860:	e051      	b.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	3301      	adds	r3, #1
 8003866:	d04e      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003868:	f7fd fbfe 	bl	8001068 <HAL_GetTick>
 800386c:	0002      	movs	r2, r0
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	429a      	cmp	r2, r3
 8003876:	d302      	bcc.n	800387e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800387e:	2303      	movs	r3, #3
 8003880:	e051      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2204      	movs	r2, #4
 800388a:	4013      	ands	r3, r2
 800388c:	d03b      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b80      	cmp	r3, #128	; 0x80
 8003892:	d038      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	2b40      	cmp	r3, #64	; 0x40
 8003898:	d035      	beq.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	2208      	movs	r2, #8
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b08      	cmp	r3, #8
 80038a6:	d111      	bne.n	80038cc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2208      	movs	r2, #8
 80038ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	0018      	movs	r0, r3
 80038b4:	f000 f83c 	bl	8003930 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2290      	movs	r2, #144	; 0x90
 80038bc:	2108      	movs	r1, #8
 80038be:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2284      	movs	r2, #132	; 0x84
 80038c4:	2100      	movs	r1, #0
 80038c6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e02c      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	69da      	ldr	r2, [r3, #28]
 80038d2:	2380      	movs	r3, #128	; 0x80
 80038d4:	011b      	lsls	r3, r3, #4
 80038d6:	401a      	ands	r2, r3
 80038d8:	2380      	movs	r3, #128	; 0x80
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	429a      	cmp	r2, r3
 80038de:	d112      	bne.n	8003906 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2280      	movs	r2, #128	; 0x80
 80038e6:	0112      	lsls	r2, r2, #4
 80038e8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f000 f81f 	bl	8003930 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	2290      	movs	r2, #144	; 0x90
 80038f6:	2120      	movs	r1, #32
 80038f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2284      	movs	r2, #132	; 0x84
 80038fe:	2100      	movs	r1, #0
 8003900:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e00f      	b.n	8003926 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	4013      	ands	r3, r2
 8003910:	68ba      	ldr	r2, [r7, #8]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	425a      	negs	r2, r3
 8003916:	4153      	adcs	r3, r2
 8003918:	b2db      	uxtb	r3, r3
 800391a:	001a      	movs	r2, r3
 800391c:	1dfb      	adds	r3, r7, #7
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d09e      	beq.n	8003862 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003924:	2300      	movs	r3, #0
}
 8003926:	0018      	movs	r0, r3
 8003928:	46bd      	mov	sp, r7
 800392a:	b004      	add	sp, #16
 800392c:	bd80      	pop	{r7, pc}
	...

08003930 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08e      	sub	sp, #56	; 0x38
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003938:	f3ef 8310 	mrs	r3, PRIMASK
 800393c:	617b      	str	r3, [r7, #20]
  return(result);
 800393e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003940:	637b      	str	r3, [r7, #52]	; 0x34
 8003942:	2301      	movs	r3, #1
 8003944:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003946:	69bb      	ldr	r3, [r7, #24]
 8003948:	f383 8810 	msr	PRIMASK, r3
}
 800394c:	46c0      	nop			; (mov r8, r8)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4926      	ldr	r1, [pc, #152]	; (80039f4 <UART_EndRxTransfer+0xc4>)
 800395a:	400a      	ands	r2, r1
 800395c:	601a      	str	r2, [r3, #0]
 800395e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003960:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	f383 8810 	msr	PRIMASK, r3
}
 8003968:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800396a:	f3ef 8310 	mrs	r3, PRIMASK
 800396e:	623b      	str	r3, [r7, #32]
  return(result);
 8003970:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003972:	633b      	str	r3, [r7, #48]	; 0x30
 8003974:	2301      	movs	r3, #1
 8003976:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	f383 8810 	msr	PRIMASK, r3
}
 800397e:	46c0      	nop			; (mov r8, r8)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	491b      	ldr	r1, [pc, #108]	; (80039f8 <UART_EndRxTransfer+0xc8>)
 800398c:	400a      	ands	r2, r1
 800398e:	609a      	str	r2, [r3, #8]
 8003990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003992:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003996:	f383 8810 	msr	PRIMASK, r3
}
 800399a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d118      	bne.n	80039d6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039a4:	f3ef 8310 	mrs	r3, PRIMASK
 80039a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80039aa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039ae:	2301      	movs	r3, #1
 80039b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f383 8810 	msr	PRIMASK, r3
}
 80039b8:	46c0      	nop			; (mov r8, r8)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2110      	movs	r1, #16
 80039c6:	438a      	bics	r2, r1
 80039c8:	601a      	str	r2, [r3, #0]
 80039ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f383 8810 	msr	PRIMASK, r3
}
 80039d4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	228c      	movs	r2, #140	; 0x8c
 80039da:	2120      	movs	r1, #32
 80039dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	46bd      	mov	sp, r7
 80039ee:	b00e      	add	sp, #56	; 0x38
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	fffffedf 	.word	0xfffffedf
 80039f8:	effffffe 	.word	0xeffffffe

080039fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2284      	movs	r2, #132	; 0x84
 8003a08:	5c9b      	ldrb	r3, [r3, r2]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d101      	bne.n	8003a12 <HAL_UARTEx_DisableFifoMode+0x16>
 8003a0e:	2302      	movs	r3, #2
 8003a10:	e027      	b.n	8003a62 <HAL_UARTEx_DisableFifoMode+0x66>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2284      	movs	r2, #132	; 0x84
 8003a16:	2101      	movs	r1, #1
 8003a18:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2288      	movs	r2, #136	; 0x88
 8003a1e:	2124      	movs	r1, #36	; 0x24
 8003a20:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2101      	movs	r1, #1
 8003a36:	438a      	bics	r2, r1
 8003a38:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4a0b      	ldr	r2, [pc, #44]	; (8003a6c <HAL_UARTEx_DisableFifoMode+0x70>)
 8003a3e:	4013      	ands	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2288      	movs	r2, #136	; 0x88
 8003a54:	2120      	movs	r1, #32
 8003a56:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2284      	movs	r2, #132	; 0x84
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	0018      	movs	r0, r3
 8003a64:	46bd      	mov	sp, r7
 8003a66:	b004      	add	sp, #16
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	dfffffff 	.word	0xdfffffff

08003a70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2284      	movs	r2, #132	; 0x84
 8003a7e:	5c9b      	ldrb	r3, [r3, r2]
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d101      	bne.n	8003a88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003a84:	2302      	movs	r3, #2
 8003a86:	e02e      	b.n	8003ae6 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2284      	movs	r2, #132	; 0x84
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2288      	movs	r2, #136	; 0x88
 8003a94:	2124      	movs	r1, #36	; 0x24
 8003a96:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2101      	movs	r1, #1
 8003aac:	438a      	bics	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	00db      	lsls	r3, r3, #3
 8003ab8:	08d9      	lsrs	r1, r3, #3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f000 f854 	bl	8003b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2288      	movs	r2, #136	; 0x88
 8003ad8:	2120      	movs	r1, #32
 8003ada:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2284      	movs	r2, #132	; 0x84
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	b004      	add	sp, #16
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2284      	movs	r2, #132	; 0x84
 8003afe:	5c9b      	ldrb	r3, [r3, r2]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003b04:	2302      	movs	r3, #2
 8003b06:	e02f      	b.n	8003b68 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2284      	movs	r2, #132	; 0x84
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2288      	movs	r2, #136	; 0x88
 8003b14:	2124      	movs	r1, #36	; 0x24
 8003b16:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	438a      	bics	r2, r1
 8003b2e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	4a0e      	ldr	r2, [pc, #56]	; (8003b70 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	0019      	movs	r1, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	683a      	ldr	r2, [r7, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f000 f813 	bl	8003b74 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68fa      	ldr	r2, [r7, #12]
 8003b54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2288      	movs	r2, #136	; 0x88
 8003b5a:	2120      	movs	r1, #32
 8003b5c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2284      	movs	r2, #132	; 0x84
 8003b62:	2100      	movs	r1, #0
 8003b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	0018      	movs	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	b004      	add	sp, #16
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	f1ffffff 	.word	0xf1ffffff

08003b74 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d108      	bne.n	8003b96 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	226a      	movs	r2, #106	; 0x6a
 8003b88:	2101      	movs	r1, #1
 8003b8a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2268      	movs	r2, #104	; 0x68
 8003b90:	2101      	movs	r1, #1
 8003b92:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003b94:	e043      	b.n	8003c1e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003b96:	260f      	movs	r6, #15
 8003b98:	19bb      	adds	r3, r7, r6
 8003b9a:	2208      	movs	r2, #8
 8003b9c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003b9e:	200e      	movs	r0, #14
 8003ba0:	183b      	adds	r3, r7, r0
 8003ba2:	2208      	movs	r2, #8
 8003ba4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	0e5b      	lsrs	r3, r3, #25
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	240d      	movs	r4, #13
 8003bb2:	193b      	adds	r3, r7, r4
 8003bb4:	2107      	movs	r1, #7
 8003bb6:	400a      	ands	r2, r1
 8003bb8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	0f5b      	lsrs	r3, r3, #29
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	250c      	movs	r5, #12
 8003bc6:	197b      	adds	r3, r7, r5
 8003bc8:	2107      	movs	r1, #7
 8003bca:	400a      	ands	r2, r1
 8003bcc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003bce:	183b      	adds	r3, r7, r0
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	197a      	adds	r2, r7, r5
 8003bd4:	7812      	ldrb	r2, [r2, #0]
 8003bd6:	4914      	ldr	r1, [pc, #80]	; (8003c28 <UARTEx_SetNbDataToProcess+0xb4>)
 8003bd8:	5c8a      	ldrb	r2, [r1, r2]
 8003bda:	435a      	muls	r2, r3
 8003bdc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003bde:	197b      	adds	r3, r7, r5
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	4a12      	ldr	r2, [pc, #72]	; (8003c2c <UARTEx_SetNbDataToProcess+0xb8>)
 8003be4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003be6:	0019      	movs	r1, r3
 8003be8:	f7fc fb28 	bl	800023c <__divsi3>
 8003bec:	0003      	movs	r3, r0
 8003bee:	b299      	uxth	r1, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	226a      	movs	r2, #106	; 0x6a
 8003bf4:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003bf6:	19bb      	adds	r3, r7, r6
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	193a      	adds	r2, r7, r4
 8003bfc:	7812      	ldrb	r2, [r2, #0]
 8003bfe:	490a      	ldr	r1, [pc, #40]	; (8003c28 <UARTEx_SetNbDataToProcess+0xb4>)
 8003c00:	5c8a      	ldrb	r2, [r1, r2]
 8003c02:	435a      	muls	r2, r3
 8003c04:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003c06:	193b      	adds	r3, r7, r4
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	4a08      	ldr	r2, [pc, #32]	; (8003c2c <UARTEx_SetNbDataToProcess+0xb8>)
 8003c0c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003c0e:	0019      	movs	r1, r3
 8003c10:	f7fc fb14 	bl	800023c <__divsi3>
 8003c14:	0003      	movs	r3, r0
 8003c16:	b299      	uxth	r1, r3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2268      	movs	r2, #104	; 0x68
 8003c1c:	5299      	strh	r1, [r3, r2]
}
 8003c1e:	46c0      	nop			; (mov r8, r8)
 8003c20:	46bd      	mov	sp, r7
 8003c22:	b005      	add	sp, #20
 8003c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c26:	46c0      	nop			; (mov r8, r8)
 8003c28:	080046ac 	.word	0x080046ac
 8003c2c:	080046b4 	.word	0x080046b4

08003c30 <malloc>:
 8003c30:	b510      	push	{r4, lr}
 8003c32:	4b03      	ldr	r3, [pc, #12]	; (8003c40 <malloc+0x10>)
 8003c34:	0001      	movs	r1, r0
 8003c36:	6818      	ldr	r0, [r3, #0]
 8003c38:	f000 f826 	bl	8003c88 <_malloc_r>
 8003c3c:	bd10      	pop	{r4, pc}
 8003c3e:	46c0      	nop			; (mov r8, r8)
 8003c40:	20000068 	.word	0x20000068

08003c44 <sbrk_aligned>:
 8003c44:	b570      	push	{r4, r5, r6, lr}
 8003c46:	4e0f      	ldr	r6, [pc, #60]	; (8003c84 <sbrk_aligned+0x40>)
 8003c48:	000d      	movs	r5, r1
 8003c4a:	6831      	ldr	r1, [r6, #0]
 8003c4c:	0004      	movs	r4, r0
 8003c4e:	2900      	cmp	r1, #0
 8003c50:	d102      	bne.n	8003c58 <sbrk_aligned+0x14>
 8003c52:	f000 f8d3 	bl	8003dfc <_sbrk_r>
 8003c56:	6030      	str	r0, [r6, #0]
 8003c58:	0029      	movs	r1, r5
 8003c5a:	0020      	movs	r0, r4
 8003c5c:	f000 f8ce 	bl	8003dfc <_sbrk_r>
 8003c60:	1c43      	adds	r3, r0, #1
 8003c62:	d00a      	beq.n	8003c7a <sbrk_aligned+0x36>
 8003c64:	2303      	movs	r3, #3
 8003c66:	1cc5      	adds	r5, r0, #3
 8003c68:	439d      	bics	r5, r3
 8003c6a:	42a8      	cmp	r0, r5
 8003c6c:	d007      	beq.n	8003c7e <sbrk_aligned+0x3a>
 8003c6e:	1a29      	subs	r1, r5, r0
 8003c70:	0020      	movs	r0, r4
 8003c72:	f000 f8c3 	bl	8003dfc <_sbrk_r>
 8003c76:	3001      	adds	r0, #1
 8003c78:	d101      	bne.n	8003c7e <sbrk_aligned+0x3a>
 8003c7a:	2501      	movs	r5, #1
 8003c7c:	426d      	negs	r5, r5
 8003c7e:	0028      	movs	r0, r5
 8003c80:	bd70      	pop	{r4, r5, r6, pc}
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	20000308 	.word	0x20000308

08003c88 <_malloc_r>:
 8003c88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c8a:	2203      	movs	r2, #3
 8003c8c:	1ccb      	adds	r3, r1, #3
 8003c8e:	4393      	bics	r3, r2
 8003c90:	3308      	adds	r3, #8
 8003c92:	0006      	movs	r6, r0
 8003c94:	001f      	movs	r7, r3
 8003c96:	2b0c      	cmp	r3, #12
 8003c98:	d238      	bcs.n	8003d0c <_malloc_r+0x84>
 8003c9a:	270c      	movs	r7, #12
 8003c9c:	42b9      	cmp	r1, r7
 8003c9e:	d837      	bhi.n	8003d10 <_malloc_r+0x88>
 8003ca0:	0030      	movs	r0, r6
 8003ca2:	f000 f873 	bl	8003d8c <__malloc_lock>
 8003ca6:	4b38      	ldr	r3, [pc, #224]	; (8003d88 <_malloc_r+0x100>)
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	001c      	movs	r4, r3
 8003cae:	2c00      	cmp	r4, #0
 8003cb0:	d133      	bne.n	8003d1a <_malloc_r+0x92>
 8003cb2:	0039      	movs	r1, r7
 8003cb4:	0030      	movs	r0, r6
 8003cb6:	f7ff ffc5 	bl	8003c44 <sbrk_aligned>
 8003cba:	0004      	movs	r4, r0
 8003cbc:	1c43      	adds	r3, r0, #1
 8003cbe:	d15e      	bne.n	8003d7e <_malloc_r+0xf6>
 8003cc0:	9b00      	ldr	r3, [sp, #0]
 8003cc2:	681c      	ldr	r4, [r3, #0]
 8003cc4:	0025      	movs	r5, r4
 8003cc6:	2d00      	cmp	r5, #0
 8003cc8:	d14e      	bne.n	8003d68 <_malloc_r+0xe0>
 8003cca:	2c00      	cmp	r4, #0
 8003ccc:	d051      	beq.n	8003d72 <_malloc_r+0xea>
 8003cce:	6823      	ldr	r3, [r4, #0]
 8003cd0:	0029      	movs	r1, r5
 8003cd2:	18e3      	adds	r3, r4, r3
 8003cd4:	0030      	movs	r0, r6
 8003cd6:	9301      	str	r3, [sp, #4]
 8003cd8:	f000 f890 	bl	8003dfc <_sbrk_r>
 8003cdc:	9b01      	ldr	r3, [sp, #4]
 8003cde:	4283      	cmp	r3, r0
 8003ce0:	d147      	bne.n	8003d72 <_malloc_r+0xea>
 8003ce2:	6823      	ldr	r3, [r4, #0]
 8003ce4:	0030      	movs	r0, r6
 8003ce6:	1aff      	subs	r7, r7, r3
 8003ce8:	0039      	movs	r1, r7
 8003cea:	f7ff ffab 	bl	8003c44 <sbrk_aligned>
 8003cee:	3001      	adds	r0, #1
 8003cf0:	d03f      	beq.n	8003d72 <_malloc_r+0xea>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	19db      	adds	r3, r3, r7
 8003cf6:	6023      	str	r3, [r4, #0]
 8003cf8:	9b00      	ldr	r3, [sp, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d040      	beq.n	8003d82 <_malloc_r+0xfa>
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	42a2      	cmp	r2, r4
 8003d04:	d133      	bne.n	8003d6e <_malloc_r+0xe6>
 8003d06:	2200      	movs	r2, #0
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	e014      	b.n	8003d36 <_malloc_r+0xae>
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	dac5      	bge.n	8003c9c <_malloc_r+0x14>
 8003d10:	230c      	movs	r3, #12
 8003d12:	2500      	movs	r5, #0
 8003d14:	6033      	str	r3, [r6, #0]
 8003d16:	0028      	movs	r0, r5
 8003d18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d1a:	6821      	ldr	r1, [r4, #0]
 8003d1c:	1bc9      	subs	r1, r1, r7
 8003d1e:	d420      	bmi.n	8003d62 <_malloc_r+0xda>
 8003d20:	290b      	cmp	r1, #11
 8003d22:	d918      	bls.n	8003d56 <_malloc_r+0xce>
 8003d24:	19e2      	adds	r2, r4, r7
 8003d26:	6027      	str	r7, [r4, #0]
 8003d28:	42a3      	cmp	r3, r4
 8003d2a:	d112      	bne.n	8003d52 <_malloc_r+0xca>
 8003d2c:	9b00      	ldr	r3, [sp, #0]
 8003d2e:	601a      	str	r2, [r3, #0]
 8003d30:	6863      	ldr	r3, [r4, #4]
 8003d32:	6011      	str	r1, [r2, #0]
 8003d34:	6053      	str	r3, [r2, #4]
 8003d36:	0030      	movs	r0, r6
 8003d38:	0025      	movs	r5, r4
 8003d3a:	f000 f82f 	bl	8003d9c <__malloc_unlock>
 8003d3e:	2207      	movs	r2, #7
 8003d40:	350b      	adds	r5, #11
 8003d42:	1d23      	adds	r3, r4, #4
 8003d44:	4395      	bics	r5, r2
 8003d46:	1aea      	subs	r2, r5, r3
 8003d48:	429d      	cmp	r5, r3
 8003d4a:	d0e4      	beq.n	8003d16 <_malloc_r+0x8e>
 8003d4c:	1b5b      	subs	r3, r3, r5
 8003d4e:	50a3      	str	r3, [r4, r2]
 8003d50:	e7e1      	b.n	8003d16 <_malloc_r+0x8e>
 8003d52:	605a      	str	r2, [r3, #4]
 8003d54:	e7ec      	b.n	8003d30 <_malloc_r+0xa8>
 8003d56:	6862      	ldr	r2, [r4, #4]
 8003d58:	42a3      	cmp	r3, r4
 8003d5a:	d1d5      	bne.n	8003d08 <_malloc_r+0x80>
 8003d5c:	9b00      	ldr	r3, [sp, #0]
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	e7e9      	b.n	8003d36 <_malloc_r+0xae>
 8003d62:	0023      	movs	r3, r4
 8003d64:	6864      	ldr	r4, [r4, #4]
 8003d66:	e7a2      	b.n	8003cae <_malloc_r+0x26>
 8003d68:	002c      	movs	r4, r5
 8003d6a:	686d      	ldr	r5, [r5, #4]
 8003d6c:	e7ab      	b.n	8003cc6 <_malloc_r+0x3e>
 8003d6e:	0013      	movs	r3, r2
 8003d70:	e7c4      	b.n	8003cfc <_malloc_r+0x74>
 8003d72:	230c      	movs	r3, #12
 8003d74:	0030      	movs	r0, r6
 8003d76:	6033      	str	r3, [r6, #0]
 8003d78:	f000 f810 	bl	8003d9c <__malloc_unlock>
 8003d7c:	e7cb      	b.n	8003d16 <_malloc_r+0x8e>
 8003d7e:	6027      	str	r7, [r4, #0]
 8003d80:	e7d9      	b.n	8003d36 <_malloc_r+0xae>
 8003d82:	605b      	str	r3, [r3, #4]
 8003d84:	deff      	udf	#255	; 0xff
 8003d86:	46c0      	nop			; (mov r8, r8)
 8003d88:	20000304 	.word	0x20000304

08003d8c <__malloc_lock>:
 8003d8c:	b510      	push	{r4, lr}
 8003d8e:	4802      	ldr	r0, [pc, #8]	; (8003d98 <__malloc_lock+0xc>)
 8003d90:	f000 f870 	bl	8003e74 <__retarget_lock_acquire_recursive>
 8003d94:	bd10      	pop	{r4, pc}
 8003d96:	46c0      	nop			; (mov r8, r8)
 8003d98:	20000448 	.word	0x20000448

08003d9c <__malloc_unlock>:
 8003d9c:	b510      	push	{r4, lr}
 8003d9e:	4802      	ldr	r0, [pc, #8]	; (8003da8 <__malloc_unlock+0xc>)
 8003da0:	f000 f869 	bl	8003e76 <__retarget_lock_release_recursive>
 8003da4:	bd10      	pop	{r4, pc}
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	20000448 	.word	0x20000448

08003dac <siprintf>:
 8003dac:	b40e      	push	{r1, r2, r3}
 8003dae:	b500      	push	{lr}
 8003db0:	490b      	ldr	r1, [pc, #44]	; (8003de0 <siprintf+0x34>)
 8003db2:	b09c      	sub	sp, #112	; 0x70
 8003db4:	ab1d      	add	r3, sp, #116	; 0x74
 8003db6:	9002      	str	r0, [sp, #8]
 8003db8:	9006      	str	r0, [sp, #24]
 8003dba:	9107      	str	r1, [sp, #28]
 8003dbc:	9104      	str	r1, [sp, #16]
 8003dbe:	4809      	ldr	r0, [pc, #36]	; (8003de4 <siprintf+0x38>)
 8003dc0:	4909      	ldr	r1, [pc, #36]	; (8003de8 <siprintf+0x3c>)
 8003dc2:	cb04      	ldmia	r3!, {r2}
 8003dc4:	9105      	str	r1, [sp, #20]
 8003dc6:	6800      	ldr	r0, [r0, #0]
 8003dc8:	a902      	add	r1, sp, #8
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	f000 f900 	bl	8003fd0 <_svfiprintf_r>
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	9b02      	ldr	r3, [sp, #8]
 8003dd4:	701a      	strb	r2, [r3, #0]
 8003dd6:	b01c      	add	sp, #112	; 0x70
 8003dd8:	bc08      	pop	{r3}
 8003dda:	b003      	add	sp, #12
 8003ddc:	4718      	bx	r3
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	7fffffff 	.word	0x7fffffff
 8003de4:	20000068 	.word	0x20000068
 8003de8:	ffff0208 	.word	0xffff0208

08003dec <memset>:
 8003dec:	0003      	movs	r3, r0
 8003dee:	1882      	adds	r2, r0, r2
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d100      	bne.n	8003df6 <memset+0xa>
 8003df4:	4770      	bx	lr
 8003df6:	7019      	strb	r1, [r3, #0]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	e7f9      	b.n	8003df0 <memset+0x4>

08003dfc <_sbrk_r>:
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	b570      	push	{r4, r5, r6, lr}
 8003e00:	4d06      	ldr	r5, [pc, #24]	; (8003e1c <_sbrk_r+0x20>)
 8003e02:	0004      	movs	r4, r0
 8003e04:	0008      	movs	r0, r1
 8003e06:	602b      	str	r3, [r5, #0]
 8003e08:	f7fd f84c 	bl	8000ea4 <_sbrk>
 8003e0c:	1c43      	adds	r3, r0, #1
 8003e0e:	d103      	bne.n	8003e18 <_sbrk_r+0x1c>
 8003e10:	682b      	ldr	r3, [r5, #0]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d000      	beq.n	8003e18 <_sbrk_r+0x1c>
 8003e16:	6023      	str	r3, [r4, #0]
 8003e18:	bd70      	pop	{r4, r5, r6, pc}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	20000444 	.word	0x20000444

08003e20 <__errno>:
 8003e20:	4b01      	ldr	r3, [pc, #4]	; (8003e28 <__errno+0x8>)
 8003e22:	6818      	ldr	r0, [r3, #0]
 8003e24:	4770      	bx	lr
 8003e26:	46c0      	nop			; (mov r8, r8)
 8003e28:	20000068 	.word	0x20000068

08003e2c <__libc_init_array>:
 8003e2c:	b570      	push	{r4, r5, r6, lr}
 8003e2e:	2600      	movs	r6, #0
 8003e30:	4c0c      	ldr	r4, [pc, #48]	; (8003e64 <__libc_init_array+0x38>)
 8003e32:	4d0d      	ldr	r5, [pc, #52]	; (8003e68 <__libc_init_array+0x3c>)
 8003e34:	1b64      	subs	r4, r4, r5
 8003e36:	10a4      	asrs	r4, r4, #2
 8003e38:	42a6      	cmp	r6, r4
 8003e3a:	d109      	bne.n	8003e50 <__libc_init_array+0x24>
 8003e3c:	2600      	movs	r6, #0
 8003e3e:	f000 fba5 	bl	800458c <_init>
 8003e42:	4c0a      	ldr	r4, [pc, #40]	; (8003e6c <__libc_init_array+0x40>)
 8003e44:	4d0a      	ldr	r5, [pc, #40]	; (8003e70 <__libc_init_array+0x44>)
 8003e46:	1b64      	subs	r4, r4, r5
 8003e48:	10a4      	asrs	r4, r4, #2
 8003e4a:	42a6      	cmp	r6, r4
 8003e4c:	d105      	bne.n	8003e5a <__libc_init_array+0x2e>
 8003e4e:	bd70      	pop	{r4, r5, r6, pc}
 8003e50:	00b3      	lsls	r3, r6, #2
 8003e52:	58eb      	ldr	r3, [r5, r3]
 8003e54:	4798      	blx	r3
 8003e56:	3601      	adds	r6, #1
 8003e58:	e7ee      	b.n	8003e38 <__libc_init_array+0xc>
 8003e5a:	00b3      	lsls	r3, r6, #2
 8003e5c:	58eb      	ldr	r3, [r5, r3]
 8003e5e:	4798      	blx	r3
 8003e60:	3601      	adds	r6, #1
 8003e62:	e7f2      	b.n	8003e4a <__libc_init_array+0x1e>
 8003e64:	080046f8 	.word	0x080046f8
 8003e68:	080046f8 	.word	0x080046f8
 8003e6c:	080046fc 	.word	0x080046fc
 8003e70:	080046f8 	.word	0x080046f8

08003e74 <__retarget_lock_acquire_recursive>:
 8003e74:	4770      	bx	lr

08003e76 <__retarget_lock_release_recursive>:
 8003e76:	4770      	bx	lr

08003e78 <_free_r>:
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	0005      	movs	r5, r0
 8003e7c:	2900      	cmp	r1, #0
 8003e7e:	d010      	beq.n	8003ea2 <_free_r+0x2a>
 8003e80:	1f0c      	subs	r4, r1, #4
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	da00      	bge.n	8003e8a <_free_r+0x12>
 8003e88:	18e4      	adds	r4, r4, r3
 8003e8a:	0028      	movs	r0, r5
 8003e8c:	f7ff ff7e 	bl	8003d8c <__malloc_lock>
 8003e90:	4a1d      	ldr	r2, [pc, #116]	; (8003f08 <_free_r+0x90>)
 8003e92:	6813      	ldr	r3, [r2, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d105      	bne.n	8003ea4 <_free_r+0x2c>
 8003e98:	6063      	str	r3, [r4, #4]
 8003e9a:	6014      	str	r4, [r2, #0]
 8003e9c:	0028      	movs	r0, r5
 8003e9e:	f7ff ff7d 	bl	8003d9c <__malloc_unlock>
 8003ea2:	bd70      	pop	{r4, r5, r6, pc}
 8003ea4:	42a3      	cmp	r3, r4
 8003ea6:	d908      	bls.n	8003eba <_free_r+0x42>
 8003ea8:	6820      	ldr	r0, [r4, #0]
 8003eaa:	1821      	adds	r1, r4, r0
 8003eac:	428b      	cmp	r3, r1
 8003eae:	d1f3      	bne.n	8003e98 <_free_r+0x20>
 8003eb0:	6819      	ldr	r1, [r3, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	1809      	adds	r1, r1, r0
 8003eb6:	6021      	str	r1, [r4, #0]
 8003eb8:	e7ee      	b.n	8003e98 <_free_r+0x20>
 8003eba:	001a      	movs	r2, r3
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <_free_r+0x4e>
 8003ec2:	42a3      	cmp	r3, r4
 8003ec4:	d9f9      	bls.n	8003eba <_free_r+0x42>
 8003ec6:	6811      	ldr	r1, [r2, #0]
 8003ec8:	1850      	adds	r0, r2, r1
 8003eca:	42a0      	cmp	r0, r4
 8003ecc:	d10b      	bne.n	8003ee6 <_free_r+0x6e>
 8003ece:	6820      	ldr	r0, [r4, #0]
 8003ed0:	1809      	adds	r1, r1, r0
 8003ed2:	1850      	adds	r0, r2, r1
 8003ed4:	6011      	str	r1, [r2, #0]
 8003ed6:	4283      	cmp	r3, r0
 8003ed8:	d1e0      	bne.n	8003e9c <_free_r+0x24>
 8003eda:	6818      	ldr	r0, [r3, #0]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	1841      	adds	r1, r0, r1
 8003ee0:	6011      	str	r1, [r2, #0]
 8003ee2:	6053      	str	r3, [r2, #4]
 8003ee4:	e7da      	b.n	8003e9c <_free_r+0x24>
 8003ee6:	42a0      	cmp	r0, r4
 8003ee8:	d902      	bls.n	8003ef0 <_free_r+0x78>
 8003eea:	230c      	movs	r3, #12
 8003eec:	602b      	str	r3, [r5, #0]
 8003eee:	e7d5      	b.n	8003e9c <_free_r+0x24>
 8003ef0:	6820      	ldr	r0, [r4, #0]
 8003ef2:	1821      	adds	r1, r4, r0
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d103      	bne.n	8003f00 <_free_r+0x88>
 8003ef8:	6819      	ldr	r1, [r3, #0]
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	1809      	adds	r1, r1, r0
 8003efe:	6021      	str	r1, [r4, #0]
 8003f00:	6063      	str	r3, [r4, #4]
 8003f02:	6054      	str	r4, [r2, #4]
 8003f04:	e7ca      	b.n	8003e9c <_free_r+0x24>
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	20000304 	.word	0x20000304

08003f0c <__ssputs_r>:
 8003f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	9301      	str	r3, [sp, #4]
 8003f12:	9203      	str	r2, [sp, #12]
 8003f14:	688e      	ldr	r6, [r1, #8]
 8003f16:	9a01      	ldr	r2, [sp, #4]
 8003f18:	0007      	movs	r7, r0
 8003f1a:	000c      	movs	r4, r1
 8003f1c:	680b      	ldr	r3, [r1, #0]
 8003f1e:	4296      	cmp	r6, r2
 8003f20:	d831      	bhi.n	8003f86 <__ssputs_r+0x7a>
 8003f22:	898a      	ldrh	r2, [r1, #12]
 8003f24:	2190      	movs	r1, #144	; 0x90
 8003f26:	00c9      	lsls	r1, r1, #3
 8003f28:	420a      	tst	r2, r1
 8003f2a:	d029      	beq.n	8003f80 <__ssputs_r+0x74>
 8003f2c:	2003      	movs	r0, #3
 8003f2e:	6921      	ldr	r1, [r4, #16]
 8003f30:	1a5b      	subs	r3, r3, r1
 8003f32:	9302      	str	r3, [sp, #8]
 8003f34:	6963      	ldr	r3, [r4, #20]
 8003f36:	4343      	muls	r3, r0
 8003f38:	0fdd      	lsrs	r5, r3, #31
 8003f3a:	18ed      	adds	r5, r5, r3
 8003f3c:	9b01      	ldr	r3, [sp, #4]
 8003f3e:	9802      	ldr	r0, [sp, #8]
 8003f40:	3301      	adds	r3, #1
 8003f42:	181b      	adds	r3, r3, r0
 8003f44:	106d      	asrs	r5, r5, #1
 8003f46:	42ab      	cmp	r3, r5
 8003f48:	d900      	bls.n	8003f4c <__ssputs_r+0x40>
 8003f4a:	001d      	movs	r5, r3
 8003f4c:	0552      	lsls	r2, r2, #21
 8003f4e:	d529      	bpl.n	8003fa4 <__ssputs_r+0x98>
 8003f50:	0029      	movs	r1, r5
 8003f52:	0038      	movs	r0, r7
 8003f54:	f7ff fe98 	bl	8003c88 <_malloc_r>
 8003f58:	1e06      	subs	r6, r0, #0
 8003f5a:	d02d      	beq.n	8003fb8 <__ssputs_r+0xac>
 8003f5c:	9a02      	ldr	r2, [sp, #8]
 8003f5e:	6921      	ldr	r1, [r4, #16]
 8003f60:	f000 fad4 	bl	800450c <memcpy>
 8003f64:	89a2      	ldrh	r2, [r4, #12]
 8003f66:	4b19      	ldr	r3, [pc, #100]	; (8003fcc <__ssputs_r+0xc0>)
 8003f68:	401a      	ands	r2, r3
 8003f6a:	2380      	movs	r3, #128	; 0x80
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	81a3      	strh	r3, [r4, #12]
 8003f70:	9b02      	ldr	r3, [sp, #8]
 8003f72:	6126      	str	r6, [r4, #16]
 8003f74:	18f6      	adds	r6, r6, r3
 8003f76:	6026      	str	r6, [r4, #0]
 8003f78:	6165      	str	r5, [r4, #20]
 8003f7a:	9e01      	ldr	r6, [sp, #4]
 8003f7c:	1aed      	subs	r5, r5, r3
 8003f7e:	60a5      	str	r5, [r4, #8]
 8003f80:	9b01      	ldr	r3, [sp, #4]
 8003f82:	429e      	cmp	r6, r3
 8003f84:	d900      	bls.n	8003f88 <__ssputs_r+0x7c>
 8003f86:	9e01      	ldr	r6, [sp, #4]
 8003f88:	0032      	movs	r2, r6
 8003f8a:	9903      	ldr	r1, [sp, #12]
 8003f8c:	6820      	ldr	r0, [r4, #0]
 8003f8e:	f000 fa9f 	bl	80044d0 <memmove>
 8003f92:	2000      	movs	r0, #0
 8003f94:	68a3      	ldr	r3, [r4, #8]
 8003f96:	1b9b      	subs	r3, r3, r6
 8003f98:	60a3      	str	r3, [r4, #8]
 8003f9a:	6823      	ldr	r3, [r4, #0]
 8003f9c:	199b      	adds	r3, r3, r6
 8003f9e:	6023      	str	r3, [r4, #0]
 8003fa0:	b005      	add	sp, #20
 8003fa2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fa4:	002a      	movs	r2, r5
 8003fa6:	0038      	movs	r0, r7
 8003fa8:	f000 fab9 	bl	800451e <_realloc_r>
 8003fac:	1e06      	subs	r6, r0, #0
 8003fae:	d1df      	bne.n	8003f70 <__ssputs_r+0x64>
 8003fb0:	0038      	movs	r0, r7
 8003fb2:	6921      	ldr	r1, [r4, #16]
 8003fb4:	f7ff ff60 	bl	8003e78 <_free_r>
 8003fb8:	230c      	movs	r3, #12
 8003fba:	2001      	movs	r0, #1
 8003fbc:	603b      	str	r3, [r7, #0]
 8003fbe:	89a2      	ldrh	r2, [r4, #12]
 8003fc0:	3334      	adds	r3, #52	; 0x34
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	81a3      	strh	r3, [r4, #12]
 8003fc6:	4240      	negs	r0, r0
 8003fc8:	e7ea      	b.n	8003fa0 <__ssputs_r+0x94>
 8003fca:	46c0      	nop			; (mov r8, r8)
 8003fcc:	fffffb7f 	.word	0xfffffb7f

08003fd0 <_svfiprintf_r>:
 8003fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fd2:	b0a1      	sub	sp, #132	; 0x84
 8003fd4:	9003      	str	r0, [sp, #12]
 8003fd6:	001d      	movs	r5, r3
 8003fd8:	898b      	ldrh	r3, [r1, #12]
 8003fda:	000f      	movs	r7, r1
 8003fdc:	0016      	movs	r6, r2
 8003fde:	061b      	lsls	r3, r3, #24
 8003fe0:	d511      	bpl.n	8004006 <_svfiprintf_r+0x36>
 8003fe2:	690b      	ldr	r3, [r1, #16]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10e      	bne.n	8004006 <_svfiprintf_r+0x36>
 8003fe8:	2140      	movs	r1, #64	; 0x40
 8003fea:	f7ff fe4d 	bl	8003c88 <_malloc_r>
 8003fee:	6038      	str	r0, [r7, #0]
 8003ff0:	6138      	str	r0, [r7, #16]
 8003ff2:	2800      	cmp	r0, #0
 8003ff4:	d105      	bne.n	8004002 <_svfiprintf_r+0x32>
 8003ff6:	230c      	movs	r3, #12
 8003ff8:	9a03      	ldr	r2, [sp, #12]
 8003ffa:	3801      	subs	r0, #1
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	b021      	add	sp, #132	; 0x84
 8004000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004002:	2340      	movs	r3, #64	; 0x40
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	2300      	movs	r3, #0
 8004008:	ac08      	add	r4, sp, #32
 800400a:	6163      	str	r3, [r4, #20]
 800400c:	3320      	adds	r3, #32
 800400e:	7663      	strb	r3, [r4, #25]
 8004010:	3310      	adds	r3, #16
 8004012:	76a3      	strb	r3, [r4, #26]
 8004014:	9507      	str	r5, [sp, #28]
 8004016:	0035      	movs	r5, r6
 8004018:	782b      	ldrb	r3, [r5, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d001      	beq.n	8004022 <_svfiprintf_r+0x52>
 800401e:	2b25      	cmp	r3, #37	; 0x25
 8004020:	d148      	bne.n	80040b4 <_svfiprintf_r+0xe4>
 8004022:	1bab      	subs	r3, r5, r6
 8004024:	9305      	str	r3, [sp, #20]
 8004026:	42b5      	cmp	r5, r6
 8004028:	d00b      	beq.n	8004042 <_svfiprintf_r+0x72>
 800402a:	0032      	movs	r2, r6
 800402c:	0039      	movs	r1, r7
 800402e:	9803      	ldr	r0, [sp, #12]
 8004030:	f7ff ff6c 	bl	8003f0c <__ssputs_r>
 8004034:	3001      	adds	r0, #1
 8004036:	d100      	bne.n	800403a <_svfiprintf_r+0x6a>
 8004038:	e0af      	b.n	800419a <_svfiprintf_r+0x1ca>
 800403a:	6963      	ldr	r3, [r4, #20]
 800403c:	9a05      	ldr	r2, [sp, #20]
 800403e:	189b      	adds	r3, r3, r2
 8004040:	6163      	str	r3, [r4, #20]
 8004042:	782b      	ldrb	r3, [r5, #0]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d100      	bne.n	800404a <_svfiprintf_r+0x7a>
 8004048:	e0a7      	b.n	800419a <_svfiprintf_r+0x1ca>
 800404a:	2201      	movs	r2, #1
 800404c:	2300      	movs	r3, #0
 800404e:	4252      	negs	r2, r2
 8004050:	6062      	str	r2, [r4, #4]
 8004052:	a904      	add	r1, sp, #16
 8004054:	3254      	adds	r2, #84	; 0x54
 8004056:	1852      	adds	r2, r2, r1
 8004058:	1c6e      	adds	r6, r5, #1
 800405a:	6023      	str	r3, [r4, #0]
 800405c:	60e3      	str	r3, [r4, #12]
 800405e:	60a3      	str	r3, [r4, #8]
 8004060:	7013      	strb	r3, [r2, #0]
 8004062:	65a3      	str	r3, [r4, #88]	; 0x58
 8004064:	4b55      	ldr	r3, [pc, #340]	; (80041bc <_svfiprintf_r+0x1ec>)
 8004066:	2205      	movs	r2, #5
 8004068:	0018      	movs	r0, r3
 800406a:	7831      	ldrb	r1, [r6, #0]
 800406c:	9305      	str	r3, [sp, #20]
 800406e:	f000 fa42 	bl	80044f6 <memchr>
 8004072:	1c75      	adds	r5, r6, #1
 8004074:	2800      	cmp	r0, #0
 8004076:	d11f      	bne.n	80040b8 <_svfiprintf_r+0xe8>
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	06d3      	lsls	r3, r2, #27
 800407c:	d504      	bpl.n	8004088 <_svfiprintf_r+0xb8>
 800407e:	2353      	movs	r3, #83	; 0x53
 8004080:	a904      	add	r1, sp, #16
 8004082:	185b      	adds	r3, r3, r1
 8004084:	2120      	movs	r1, #32
 8004086:	7019      	strb	r1, [r3, #0]
 8004088:	0713      	lsls	r3, r2, #28
 800408a:	d504      	bpl.n	8004096 <_svfiprintf_r+0xc6>
 800408c:	2353      	movs	r3, #83	; 0x53
 800408e:	a904      	add	r1, sp, #16
 8004090:	185b      	adds	r3, r3, r1
 8004092:	212b      	movs	r1, #43	; 0x2b
 8004094:	7019      	strb	r1, [r3, #0]
 8004096:	7833      	ldrb	r3, [r6, #0]
 8004098:	2b2a      	cmp	r3, #42	; 0x2a
 800409a:	d016      	beq.n	80040ca <_svfiprintf_r+0xfa>
 800409c:	0035      	movs	r5, r6
 800409e:	2100      	movs	r1, #0
 80040a0:	200a      	movs	r0, #10
 80040a2:	68e3      	ldr	r3, [r4, #12]
 80040a4:	782a      	ldrb	r2, [r5, #0]
 80040a6:	1c6e      	adds	r6, r5, #1
 80040a8:	3a30      	subs	r2, #48	; 0x30
 80040aa:	2a09      	cmp	r2, #9
 80040ac:	d94e      	bls.n	800414c <_svfiprintf_r+0x17c>
 80040ae:	2900      	cmp	r1, #0
 80040b0:	d111      	bne.n	80040d6 <_svfiprintf_r+0x106>
 80040b2:	e017      	b.n	80040e4 <_svfiprintf_r+0x114>
 80040b4:	3501      	adds	r5, #1
 80040b6:	e7af      	b.n	8004018 <_svfiprintf_r+0x48>
 80040b8:	9b05      	ldr	r3, [sp, #20]
 80040ba:	6822      	ldr	r2, [r4, #0]
 80040bc:	1ac0      	subs	r0, r0, r3
 80040be:	2301      	movs	r3, #1
 80040c0:	4083      	lsls	r3, r0
 80040c2:	4313      	orrs	r3, r2
 80040c4:	002e      	movs	r6, r5
 80040c6:	6023      	str	r3, [r4, #0]
 80040c8:	e7cc      	b.n	8004064 <_svfiprintf_r+0x94>
 80040ca:	9b07      	ldr	r3, [sp, #28]
 80040cc:	1d19      	adds	r1, r3, #4
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	9107      	str	r1, [sp, #28]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	db01      	blt.n	80040da <_svfiprintf_r+0x10a>
 80040d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80040d8:	e004      	b.n	80040e4 <_svfiprintf_r+0x114>
 80040da:	425b      	negs	r3, r3
 80040dc:	60e3      	str	r3, [r4, #12]
 80040de:	2302      	movs	r3, #2
 80040e0:	4313      	orrs	r3, r2
 80040e2:	6023      	str	r3, [r4, #0]
 80040e4:	782b      	ldrb	r3, [r5, #0]
 80040e6:	2b2e      	cmp	r3, #46	; 0x2e
 80040e8:	d10a      	bne.n	8004100 <_svfiprintf_r+0x130>
 80040ea:	786b      	ldrb	r3, [r5, #1]
 80040ec:	2b2a      	cmp	r3, #42	; 0x2a
 80040ee:	d135      	bne.n	800415c <_svfiprintf_r+0x18c>
 80040f0:	9b07      	ldr	r3, [sp, #28]
 80040f2:	3502      	adds	r5, #2
 80040f4:	1d1a      	adds	r2, r3, #4
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	9207      	str	r2, [sp, #28]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	db2b      	blt.n	8004156 <_svfiprintf_r+0x186>
 80040fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004100:	4e2f      	ldr	r6, [pc, #188]	; (80041c0 <_svfiprintf_r+0x1f0>)
 8004102:	2203      	movs	r2, #3
 8004104:	0030      	movs	r0, r6
 8004106:	7829      	ldrb	r1, [r5, #0]
 8004108:	f000 f9f5 	bl	80044f6 <memchr>
 800410c:	2800      	cmp	r0, #0
 800410e:	d006      	beq.n	800411e <_svfiprintf_r+0x14e>
 8004110:	2340      	movs	r3, #64	; 0x40
 8004112:	1b80      	subs	r0, r0, r6
 8004114:	4083      	lsls	r3, r0
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	3501      	adds	r5, #1
 800411a:	4313      	orrs	r3, r2
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	7829      	ldrb	r1, [r5, #0]
 8004120:	2206      	movs	r2, #6
 8004122:	4828      	ldr	r0, [pc, #160]	; (80041c4 <_svfiprintf_r+0x1f4>)
 8004124:	1c6e      	adds	r6, r5, #1
 8004126:	7621      	strb	r1, [r4, #24]
 8004128:	f000 f9e5 	bl	80044f6 <memchr>
 800412c:	2800      	cmp	r0, #0
 800412e:	d03c      	beq.n	80041aa <_svfiprintf_r+0x1da>
 8004130:	4b25      	ldr	r3, [pc, #148]	; (80041c8 <_svfiprintf_r+0x1f8>)
 8004132:	2b00      	cmp	r3, #0
 8004134:	d125      	bne.n	8004182 <_svfiprintf_r+0x1b2>
 8004136:	2207      	movs	r2, #7
 8004138:	9b07      	ldr	r3, [sp, #28]
 800413a:	3307      	adds	r3, #7
 800413c:	4393      	bics	r3, r2
 800413e:	3308      	adds	r3, #8
 8004140:	9307      	str	r3, [sp, #28]
 8004142:	6963      	ldr	r3, [r4, #20]
 8004144:	9a04      	ldr	r2, [sp, #16]
 8004146:	189b      	adds	r3, r3, r2
 8004148:	6163      	str	r3, [r4, #20]
 800414a:	e764      	b.n	8004016 <_svfiprintf_r+0x46>
 800414c:	4343      	muls	r3, r0
 800414e:	0035      	movs	r5, r6
 8004150:	2101      	movs	r1, #1
 8004152:	189b      	adds	r3, r3, r2
 8004154:	e7a6      	b.n	80040a4 <_svfiprintf_r+0xd4>
 8004156:	2301      	movs	r3, #1
 8004158:	425b      	negs	r3, r3
 800415a:	e7d0      	b.n	80040fe <_svfiprintf_r+0x12e>
 800415c:	2300      	movs	r3, #0
 800415e:	200a      	movs	r0, #10
 8004160:	001a      	movs	r2, r3
 8004162:	3501      	adds	r5, #1
 8004164:	6063      	str	r3, [r4, #4]
 8004166:	7829      	ldrb	r1, [r5, #0]
 8004168:	1c6e      	adds	r6, r5, #1
 800416a:	3930      	subs	r1, #48	; 0x30
 800416c:	2909      	cmp	r1, #9
 800416e:	d903      	bls.n	8004178 <_svfiprintf_r+0x1a8>
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0c5      	beq.n	8004100 <_svfiprintf_r+0x130>
 8004174:	9209      	str	r2, [sp, #36]	; 0x24
 8004176:	e7c3      	b.n	8004100 <_svfiprintf_r+0x130>
 8004178:	4342      	muls	r2, r0
 800417a:	0035      	movs	r5, r6
 800417c:	2301      	movs	r3, #1
 800417e:	1852      	adds	r2, r2, r1
 8004180:	e7f1      	b.n	8004166 <_svfiprintf_r+0x196>
 8004182:	aa07      	add	r2, sp, #28
 8004184:	9200      	str	r2, [sp, #0]
 8004186:	0021      	movs	r1, r4
 8004188:	003a      	movs	r2, r7
 800418a:	4b10      	ldr	r3, [pc, #64]	; (80041cc <_svfiprintf_r+0x1fc>)
 800418c:	9803      	ldr	r0, [sp, #12]
 800418e:	e000      	b.n	8004192 <_svfiprintf_r+0x1c2>
 8004190:	bf00      	nop
 8004192:	9004      	str	r0, [sp, #16]
 8004194:	9b04      	ldr	r3, [sp, #16]
 8004196:	3301      	adds	r3, #1
 8004198:	d1d3      	bne.n	8004142 <_svfiprintf_r+0x172>
 800419a:	89bb      	ldrh	r3, [r7, #12]
 800419c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800419e:	065b      	lsls	r3, r3, #25
 80041a0:	d400      	bmi.n	80041a4 <_svfiprintf_r+0x1d4>
 80041a2:	e72c      	b.n	8003ffe <_svfiprintf_r+0x2e>
 80041a4:	2001      	movs	r0, #1
 80041a6:	4240      	negs	r0, r0
 80041a8:	e729      	b.n	8003ffe <_svfiprintf_r+0x2e>
 80041aa:	aa07      	add	r2, sp, #28
 80041ac:	9200      	str	r2, [sp, #0]
 80041ae:	0021      	movs	r1, r4
 80041b0:	003a      	movs	r2, r7
 80041b2:	4b06      	ldr	r3, [pc, #24]	; (80041cc <_svfiprintf_r+0x1fc>)
 80041b4:	9803      	ldr	r0, [sp, #12]
 80041b6:	f000 f87b 	bl	80042b0 <_printf_i>
 80041ba:	e7ea      	b.n	8004192 <_svfiprintf_r+0x1c2>
 80041bc:	080046bc 	.word	0x080046bc
 80041c0:	080046c2 	.word	0x080046c2
 80041c4:	080046c6 	.word	0x080046c6
 80041c8:	00000000 	.word	0x00000000
 80041cc:	08003f0d 	.word	0x08003f0d

080041d0 <_printf_common>:
 80041d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041d2:	0016      	movs	r6, r2
 80041d4:	9301      	str	r3, [sp, #4]
 80041d6:	688a      	ldr	r2, [r1, #8]
 80041d8:	690b      	ldr	r3, [r1, #16]
 80041da:	000c      	movs	r4, r1
 80041dc:	9000      	str	r0, [sp, #0]
 80041de:	4293      	cmp	r3, r2
 80041e0:	da00      	bge.n	80041e4 <_printf_common+0x14>
 80041e2:	0013      	movs	r3, r2
 80041e4:	0022      	movs	r2, r4
 80041e6:	6033      	str	r3, [r6, #0]
 80041e8:	3243      	adds	r2, #67	; 0x43
 80041ea:	7812      	ldrb	r2, [r2, #0]
 80041ec:	2a00      	cmp	r2, #0
 80041ee:	d001      	beq.n	80041f4 <_printf_common+0x24>
 80041f0:	3301      	adds	r3, #1
 80041f2:	6033      	str	r3, [r6, #0]
 80041f4:	6823      	ldr	r3, [r4, #0]
 80041f6:	069b      	lsls	r3, r3, #26
 80041f8:	d502      	bpl.n	8004200 <_printf_common+0x30>
 80041fa:	6833      	ldr	r3, [r6, #0]
 80041fc:	3302      	adds	r3, #2
 80041fe:	6033      	str	r3, [r6, #0]
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	2306      	movs	r3, #6
 8004204:	0015      	movs	r5, r2
 8004206:	401d      	ands	r5, r3
 8004208:	421a      	tst	r2, r3
 800420a:	d027      	beq.n	800425c <_printf_common+0x8c>
 800420c:	0023      	movs	r3, r4
 800420e:	3343      	adds	r3, #67	; 0x43
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	1e5a      	subs	r2, r3, #1
 8004214:	4193      	sbcs	r3, r2
 8004216:	6822      	ldr	r2, [r4, #0]
 8004218:	0692      	lsls	r2, r2, #26
 800421a:	d430      	bmi.n	800427e <_printf_common+0xae>
 800421c:	0022      	movs	r2, r4
 800421e:	9901      	ldr	r1, [sp, #4]
 8004220:	9800      	ldr	r0, [sp, #0]
 8004222:	9d08      	ldr	r5, [sp, #32]
 8004224:	3243      	adds	r2, #67	; 0x43
 8004226:	47a8      	blx	r5
 8004228:	3001      	adds	r0, #1
 800422a:	d025      	beq.n	8004278 <_printf_common+0xa8>
 800422c:	2206      	movs	r2, #6
 800422e:	6823      	ldr	r3, [r4, #0]
 8004230:	2500      	movs	r5, #0
 8004232:	4013      	ands	r3, r2
 8004234:	2b04      	cmp	r3, #4
 8004236:	d105      	bne.n	8004244 <_printf_common+0x74>
 8004238:	6833      	ldr	r3, [r6, #0]
 800423a:	68e5      	ldr	r5, [r4, #12]
 800423c:	1aed      	subs	r5, r5, r3
 800423e:	43eb      	mvns	r3, r5
 8004240:	17db      	asrs	r3, r3, #31
 8004242:	401d      	ands	r5, r3
 8004244:	68a3      	ldr	r3, [r4, #8]
 8004246:	6922      	ldr	r2, [r4, #16]
 8004248:	4293      	cmp	r3, r2
 800424a:	dd01      	ble.n	8004250 <_printf_common+0x80>
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	18ed      	adds	r5, r5, r3
 8004250:	2600      	movs	r6, #0
 8004252:	42b5      	cmp	r5, r6
 8004254:	d120      	bne.n	8004298 <_printf_common+0xc8>
 8004256:	2000      	movs	r0, #0
 8004258:	e010      	b.n	800427c <_printf_common+0xac>
 800425a:	3501      	adds	r5, #1
 800425c:	68e3      	ldr	r3, [r4, #12]
 800425e:	6832      	ldr	r2, [r6, #0]
 8004260:	1a9b      	subs	r3, r3, r2
 8004262:	42ab      	cmp	r3, r5
 8004264:	ddd2      	ble.n	800420c <_printf_common+0x3c>
 8004266:	0022      	movs	r2, r4
 8004268:	2301      	movs	r3, #1
 800426a:	9901      	ldr	r1, [sp, #4]
 800426c:	9800      	ldr	r0, [sp, #0]
 800426e:	9f08      	ldr	r7, [sp, #32]
 8004270:	3219      	adds	r2, #25
 8004272:	47b8      	blx	r7
 8004274:	3001      	adds	r0, #1
 8004276:	d1f0      	bne.n	800425a <_printf_common+0x8a>
 8004278:	2001      	movs	r0, #1
 800427a:	4240      	negs	r0, r0
 800427c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800427e:	2030      	movs	r0, #48	; 0x30
 8004280:	18e1      	adds	r1, r4, r3
 8004282:	3143      	adds	r1, #67	; 0x43
 8004284:	7008      	strb	r0, [r1, #0]
 8004286:	0021      	movs	r1, r4
 8004288:	1c5a      	adds	r2, r3, #1
 800428a:	3145      	adds	r1, #69	; 0x45
 800428c:	7809      	ldrb	r1, [r1, #0]
 800428e:	18a2      	adds	r2, r4, r2
 8004290:	3243      	adds	r2, #67	; 0x43
 8004292:	3302      	adds	r3, #2
 8004294:	7011      	strb	r1, [r2, #0]
 8004296:	e7c1      	b.n	800421c <_printf_common+0x4c>
 8004298:	0022      	movs	r2, r4
 800429a:	2301      	movs	r3, #1
 800429c:	9901      	ldr	r1, [sp, #4]
 800429e:	9800      	ldr	r0, [sp, #0]
 80042a0:	9f08      	ldr	r7, [sp, #32]
 80042a2:	321a      	adds	r2, #26
 80042a4:	47b8      	blx	r7
 80042a6:	3001      	adds	r0, #1
 80042a8:	d0e6      	beq.n	8004278 <_printf_common+0xa8>
 80042aa:	3601      	adds	r6, #1
 80042ac:	e7d1      	b.n	8004252 <_printf_common+0x82>
	...

080042b0 <_printf_i>:
 80042b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042b2:	b08b      	sub	sp, #44	; 0x2c
 80042b4:	9206      	str	r2, [sp, #24]
 80042b6:	000a      	movs	r2, r1
 80042b8:	3243      	adds	r2, #67	; 0x43
 80042ba:	9307      	str	r3, [sp, #28]
 80042bc:	9005      	str	r0, [sp, #20]
 80042be:	9204      	str	r2, [sp, #16]
 80042c0:	7e0a      	ldrb	r2, [r1, #24]
 80042c2:	000c      	movs	r4, r1
 80042c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80042c6:	2a78      	cmp	r2, #120	; 0x78
 80042c8:	d809      	bhi.n	80042de <_printf_i+0x2e>
 80042ca:	2a62      	cmp	r2, #98	; 0x62
 80042cc:	d80b      	bhi.n	80042e6 <_printf_i+0x36>
 80042ce:	2a00      	cmp	r2, #0
 80042d0:	d100      	bne.n	80042d4 <_printf_i+0x24>
 80042d2:	e0be      	b.n	8004452 <_printf_i+0x1a2>
 80042d4:	497c      	ldr	r1, [pc, #496]	; (80044c8 <_printf_i+0x218>)
 80042d6:	9103      	str	r1, [sp, #12]
 80042d8:	2a58      	cmp	r2, #88	; 0x58
 80042da:	d100      	bne.n	80042de <_printf_i+0x2e>
 80042dc:	e093      	b.n	8004406 <_printf_i+0x156>
 80042de:	0026      	movs	r6, r4
 80042e0:	3642      	adds	r6, #66	; 0x42
 80042e2:	7032      	strb	r2, [r6, #0]
 80042e4:	e022      	b.n	800432c <_printf_i+0x7c>
 80042e6:	0010      	movs	r0, r2
 80042e8:	3863      	subs	r0, #99	; 0x63
 80042ea:	2815      	cmp	r0, #21
 80042ec:	d8f7      	bhi.n	80042de <_printf_i+0x2e>
 80042ee:	f7fb ff11 	bl	8000114 <__gnu_thumb1_case_shi>
 80042f2:	0016      	.short	0x0016
 80042f4:	fff6001f 	.word	0xfff6001f
 80042f8:	fff6fff6 	.word	0xfff6fff6
 80042fc:	001ffff6 	.word	0x001ffff6
 8004300:	fff6fff6 	.word	0xfff6fff6
 8004304:	fff6fff6 	.word	0xfff6fff6
 8004308:	003600a3 	.word	0x003600a3
 800430c:	fff60083 	.word	0xfff60083
 8004310:	00b4fff6 	.word	0x00b4fff6
 8004314:	0036fff6 	.word	0x0036fff6
 8004318:	fff6fff6 	.word	0xfff6fff6
 800431c:	0087      	.short	0x0087
 800431e:	0026      	movs	r6, r4
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	3642      	adds	r6, #66	; 0x42
 8004324:	1d11      	adds	r1, r2, #4
 8004326:	6019      	str	r1, [r3, #0]
 8004328:	6813      	ldr	r3, [r2, #0]
 800432a:	7033      	strb	r3, [r6, #0]
 800432c:	2301      	movs	r3, #1
 800432e:	e0a2      	b.n	8004476 <_printf_i+0x1c6>
 8004330:	6818      	ldr	r0, [r3, #0]
 8004332:	6809      	ldr	r1, [r1, #0]
 8004334:	1d02      	adds	r2, r0, #4
 8004336:	060d      	lsls	r5, r1, #24
 8004338:	d50b      	bpl.n	8004352 <_printf_i+0xa2>
 800433a:	6805      	ldr	r5, [r0, #0]
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	2d00      	cmp	r5, #0
 8004340:	da03      	bge.n	800434a <_printf_i+0x9a>
 8004342:	232d      	movs	r3, #45	; 0x2d
 8004344:	9a04      	ldr	r2, [sp, #16]
 8004346:	426d      	negs	r5, r5
 8004348:	7013      	strb	r3, [r2, #0]
 800434a:	4b5f      	ldr	r3, [pc, #380]	; (80044c8 <_printf_i+0x218>)
 800434c:	270a      	movs	r7, #10
 800434e:	9303      	str	r3, [sp, #12]
 8004350:	e01b      	b.n	800438a <_printf_i+0xda>
 8004352:	6805      	ldr	r5, [r0, #0]
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	0649      	lsls	r1, r1, #25
 8004358:	d5f1      	bpl.n	800433e <_printf_i+0x8e>
 800435a:	b22d      	sxth	r5, r5
 800435c:	e7ef      	b.n	800433e <_printf_i+0x8e>
 800435e:	680d      	ldr	r5, [r1, #0]
 8004360:	6819      	ldr	r1, [r3, #0]
 8004362:	1d08      	adds	r0, r1, #4
 8004364:	6018      	str	r0, [r3, #0]
 8004366:	062e      	lsls	r6, r5, #24
 8004368:	d501      	bpl.n	800436e <_printf_i+0xbe>
 800436a:	680d      	ldr	r5, [r1, #0]
 800436c:	e003      	b.n	8004376 <_printf_i+0xc6>
 800436e:	066d      	lsls	r5, r5, #25
 8004370:	d5fb      	bpl.n	800436a <_printf_i+0xba>
 8004372:	680d      	ldr	r5, [r1, #0]
 8004374:	b2ad      	uxth	r5, r5
 8004376:	4b54      	ldr	r3, [pc, #336]	; (80044c8 <_printf_i+0x218>)
 8004378:	2708      	movs	r7, #8
 800437a:	9303      	str	r3, [sp, #12]
 800437c:	2a6f      	cmp	r2, #111	; 0x6f
 800437e:	d000      	beq.n	8004382 <_printf_i+0xd2>
 8004380:	3702      	adds	r7, #2
 8004382:	0023      	movs	r3, r4
 8004384:	2200      	movs	r2, #0
 8004386:	3343      	adds	r3, #67	; 0x43
 8004388:	701a      	strb	r2, [r3, #0]
 800438a:	6863      	ldr	r3, [r4, #4]
 800438c:	60a3      	str	r3, [r4, #8]
 800438e:	2b00      	cmp	r3, #0
 8004390:	db03      	blt.n	800439a <_printf_i+0xea>
 8004392:	2104      	movs	r1, #4
 8004394:	6822      	ldr	r2, [r4, #0]
 8004396:	438a      	bics	r2, r1
 8004398:	6022      	str	r2, [r4, #0]
 800439a:	2d00      	cmp	r5, #0
 800439c:	d102      	bne.n	80043a4 <_printf_i+0xf4>
 800439e:	9e04      	ldr	r6, [sp, #16]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00c      	beq.n	80043be <_printf_i+0x10e>
 80043a4:	9e04      	ldr	r6, [sp, #16]
 80043a6:	0028      	movs	r0, r5
 80043a8:	0039      	movs	r1, r7
 80043aa:	f7fb ff43 	bl	8000234 <__aeabi_uidivmod>
 80043ae:	9b03      	ldr	r3, [sp, #12]
 80043b0:	3e01      	subs	r6, #1
 80043b2:	5c5b      	ldrb	r3, [r3, r1]
 80043b4:	7033      	strb	r3, [r6, #0]
 80043b6:	002b      	movs	r3, r5
 80043b8:	0005      	movs	r5, r0
 80043ba:	429f      	cmp	r7, r3
 80043bc:	d9f3      	bls.n	80043a6 <_printf_i+0xf6>
 80043be:	2f08      	cmp	r7, #8
 80043c0:	d109      	bne.n	80043d6 <_printf_i+0x126>
 80043c2:	6823      	ldr	r3, [r4, #0]
 80043c4:	07db      	lsls	r3, r3, #31
 80043c6:	d506      	bpl.n	80043d6 <_printf_i+0x126>
 80043c8:	6862      	ldr	r2, [r4, #4]
 80043ca:	6923      	ldr	r3, [r4, #16]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	dc02      	bgt.n	80043d6 <_printf_i+0x126>
 80043d0:	2330      	movs	r3, #48	; 0x30
 80043d2:	3e01      	subs	r6, #1
 80043d4:	7033      	strb	r3, [r6, #0]
 80043d6:	9b04      	ldr	r3, [sp, #16]
 80043d8:	1b9b      	subs	r3, r3, r6
 80043da:	6123      	str	r3, [r4, #16]
 80043dc:	9b07      	ldr	r3, [sp, #28]
 80043de:	0021      	movs	r1, r4
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	9805      	ldr	r0, [sp, #20]
 80043e4:	9b06      	ldr	r3, [sp, #24]
 80043e6:	aa09      	add	r2, sp, #36	; 0x24
 80043e8:	f7ff fef2 	bl	80041d0 <_printf_common>
 80043ec:	3001      	adds	r0, #1
 80043ee:	d147      	bne.n	8004480 <_printf_i+0x1d0>
 80043f0:	2001      	movs	r0, #1
 80043f2:	4240      	negs	r0, r0
 80043f4:	b00b      	add	sp, #44	; 0x2c
 80043f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043f8:	2220      	movs	r2, #32
 80043fa:	6809      	ldr	r1, [r1, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	6022      	str	r2, [r4, #0]
 8004400:	2278      	movs	r2, #120	; 0x78
 8004402:	4932      	ldr	r1, [pc, #200]	; (80044cc <_printf_i+0x21c>)
 8004404:	9103      	str	r1, [sp, #12]
 8004406:	0021      	movs	r1, r4
 8004408:	3145      	adds	r1, #69	; 0x45
 800440a:	700a      	strb	r2, [r1, #0]
 800440c:	6819      	ldr	r1, [r3, #0]
 800440e:	6822      	ldr	r2, [r4, #0]
 8004410:	c920      	ldmia	r1!, {r5}
 8004412:	0610      	lsls	r0, r2, #24
 8004414:	d402      	bmi.n	800441c <_printf_i+0x16c>
 8004416:	0650      	lsls	r0, r2, #25
 8004418:	d500      	bpl.n	800441c <_printf_i+0x16c>
 800441a:	b2ad      	uxth	r5, r5
 800441c:	6019      	str	r1, [r3, #0]
 800441e:	07d3      	lsls	r3, r2, #31
 8004420:	d502      	bpl.n	8004428 <_printf_i+0x178>
 8004422:	2320      	movs	r3, #32
 8004424:	4313      	orrs	r3, r2
 8004426:	6023      	str	r3, [r4, #0]
 8004428:	2710      	movs	r7, #16
 800442a:	2d00      	cmp	r5, #0
 800442c:	d1a9      	bne.n	8004382 <_printf_i+0xd2>
 800442e:	2220      	movs	r2, #32
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	4393      	bics	r3, r2
 8004434:	6023      	str	r3, [r4, #0]
 8004436:	e7a4      	b.n	8004382 <_printf_i+0xd2>
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	680d      	ldr	r5, [r1, #0]
 800443c:	1d10      	adds	r0, r2, #4
 800443e:	6949      	ldr	r1, [r1, #20]
 8004440:	6018      	str	r0, [r3, #0]
 8004442:	6813      	ldr	r3, [r2, #0]
 8004444:	062e      	lsls	r6, r5, #24
 8004446:	d501      	bpl.n	800444c <_printf_i+0x19c>
 8004448:	6019      	str	r1, [r3, #0]
 800444a:	e002      	b.n	8004452 <_printf_i+0x1a2>
 800444c:	066d      	lsls	r5, r5, #25
 800444e:	d5fb      	bpl.n	8004448 <_printf_i+0x198>
 8004450:	8019      	strh	r1, [r3, #0]
 8004452:	2300      	movs	r3, #0
 8004454:	9e04      	ldr	r6, [sp, #16]
 8004456:	6123      	str	r3, [r4, #16]
 8004458:	e7c0      	b.n	80043dc <_printf_i+0x12c>
 800445a:	681a      	ldr	r2, [r3, #0]
 800445c:	1d11      	adds	r1, r2, #4
 800445e:	6019      	str	r1, [r3, #0]
 8004460:	6816      	ldr	r6, [r2, #0]
 8004462:	2100      	movs	r1, #0
 8004464:	0030      	movs	r0, r6
 8004466:	6862      	ldr	r2, [r4, #4]
 8004468:	f000 f845 	bl	80044f6 <memchr>
 800446c:	2800      	cmp	r0, #0
 800446e:	d001      	beq.n	8004474 <_printf_i+0x1c4>
 8004470:	1b80      	subs	r0, r0, r6
 8004472:	6060      	str	r0, [r4, #4]
 8004474:	6863      	ldr	r3, [r4, #4]
 8004476:	6123      	str	r3, [r4, #16]
 8004478:	2300      	movs	r3, #0
 800447a:	9a04      	ldr	r2, [sp, #16]
 800447c:	7013      	strb	r3, [r2, #0]
 800447e:	e7ad      	b.n	80043dc <_printf_i+0x12c>
 8004480:	0032      	movs	r2, r6
 8004482:	6923      	ldr	r3, [r4, #16]
 8004484:	9906      	ldr	r1, [sp, #24]
 8004486:	9805      	ldr	r0, [sp, #20]
 8004488:	9d07      	ldr	r5, [sp, #28]
 800448a:	47a8      	blx	r5
 800448c:	3001      	adds	r0, #1
 800448e:	d0af      	beq.n	80043f0 <_printf_i+0x140>
 8004490:	6823      	ldr	r3, [r4, #0]
 8004492:	079b      	lsls	r3, r3, #30
 8004494:	d415      	bmi.n	80044c2 <_printf_i+0x212>
 8004496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004498:	68e0      	ldr	r0, [r4, #12]
 800449a:	4298      	cmp	r0, r3
 800449c:	daaa      	bge.n	80043f4 <_printf_i+0x144>
 800449e:	0018      	movs	r0, r3
 80044a0:	e7a8      	b.n	80043f4 <_printf_i+0x144>
 80044a2:	0022      	movs	r2, r4
 80044a4:	2301      	movs	r3, #1
 80044a6:	9906      	ldr	r1, [sp, #24]
 80044a8:	9805      	ldr	r0, [sp, #20]
 80044aa:	9e07      	ldr	r6, [sp, #28]
 80044ac:	3219      	adds	r2, #25
 80044ae:	47b0      	blx	r6
 80044b0:	3001      	adds	r0, #1
 80044b2:	d09d      	beq.n	80043f0 <_printf_i+0x140>
 80044b4:	3501      	adds	r5, #1
 80044b6:	68e3      	ldr	r3, [r4, #12]
 80044b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	42ab      	cmp	r3, r5
 80044be:	dcf0      	bgt.n	80044a2 <_printf_i+0x1f2>
 80044c0:	e7e9      	b.n	8004496 <_printf_i+0x1e6>
 80044c2:	2500      	movs	r5, #0
 80044c4:	e7f7      	b.n	80044b6 <_printf_i+0x206>
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	080046cd 	.word	0x080046cd
 80044cc:	080046de 	.word	0x080046de

080044d0 <memmove>:
 80044d0:	b510      	push	{r4, lr}
 80044d2:	4288      	cmp	r0, r1
 80044d4:	d902      	bls.n	80044dc <memmove+0xc>
 80044d6:	188b      	adds	r3, r1, r2
 80044d8:	4298      	cmp	r0, r3
 80044da:	d303      	bcc.n	80044e4 <memmove+0x14>
 80044dc:	2300      	movs	r3, #0
 80044de:	e007      	b.n	80044f0 <memmove+0x20>
 80044e0:	5c8b      	ldrb	r3, [r1, r2]
 80044e2:	5483      	strb	r3, [r0, r2]
 80044e4:	3a01      	subs	r2, #1
 80044e6:	d2fb      	bcs.n	80044e0 <memmove+0x10>
 80044e8:	bd10      	pop	{r4, pc}
 80044ea:	5ccc      	ldrb	r4, [r1, r3]
 80044ec:	54c4      	strb	r4, [r0, r3]
 80044ee:	3301      	adds	r3, #1
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d1fa      	bne.n	80044ea <memmove+0x1a>
 80044f4:	e7f8      	b.n	80044e8 <memmove+0x18>

080044f6 <memchr>:
 80044f6:	b2c9      	uxtb	r1, r1
 80044f8:	1882      	adds	r2, r0, r2
 80044fa:	4290      	cmp	r0, r2
 80044fc:	d101      	bne.n	8004502 <memchr+0xc>
 80044fe:	2000      	movs	r0, #0
 8004500:	4770      	bx	lr
 8004502:	7803      	ldrb	r3, [r0, #0]
 8004504:	428b      	cmp	r3, r1
 8004506:	d0fb      	beq.n	8004500 <memchr+0xa>
 8004508:	3001      	adds	r0, #1
 800450a:	e7f6      	b.n	80044fa <memchr+0x4>

0800450c <memcpy>:
 800450c:	2300      	movs	r3, #0
 800450e:	b510      	push	{r4, lr}
 8004510:	429a      	cmp	r2, r3
 8004512:	d100      	bne.n	8004516 <memcpy+0xa>
 8004514:	bd10      	pop	{r4, pc}
 8004516:	5ccc      	ldrb	r4, [r1, r3]
 8004518:	54c4      	strb	r4, [r0, r3]
 800451a:	3301      	adds	r3, #1
 800451c:	e7f8      	b.n	8004510 <memcpy+0x4>

0800451e <_realloc_r>:
 800451e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004520:	0007      	movs	r7, r0
 8004522:	000e      	movs	r6, r1
 8004524:	0014      	movs	r4, r2
 8004526:	2900      	cmp	r1, #0
 8004528:	d105      	bne.n	8004536 <_realloc_r+0x18>
 800452a:	0011      	movs	r1, r2
 800452c:	f7ff fbac 	bl	8003c88 <_malloc_r>
 8004530:	0005      	movs	r5, r0
 8004532:	0028      	movs	r0, r5
 8004534:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004536:	2a00      	cmp	r2, #0
 8004538:	d103      	bne.n	8004542 <_realloc_r+0x24>
 800453a:	f7ff fc9d 	bl	8003e78 <_free_r>
 800453e:	0025      	movs	r5, r4
 8004540:	e7f7      	b.n	8004532 <_realloc_r+0x14>
 8004542:	f000 f81b 	bl	800457c <_malloc_usable_size_r>
 8004546:	9001      	str	r0, [sp, #4]
 8004548:	4284      	cmp	r4, r0
 800454a:	d803      	bhi.n	8004554 <_realloc_r+0x36>
 800454c:	0035      	movs	r5, r6
 800454e:	0843      	lsrs	r3, r0, #1
 8004550:	42a3      	cmp	r3, r4
 8004552:	d3ee      	bcc.n	8004532 <_realloc_r+0x14>
 8004554:	0021      	movs	r1, r4
 8004556:	0038      	movs	r0, r7
 8004558:	f7ff fb96 	bl	8003c88 <_malloc_r>
 800455c:	1e05      	subs	r5, r0, #0
 800455e:	d0e8      	beq.n	8004532 <_realloc_r+0x14>
 8004560:	9b01      	ldr	r3, [sp, #4]
 8004562:	0022      	movs	r2, r4
 8004564:	429c      	cmp	r4, r3
 8004566:	d900      	bls.n	800456a <_realloc_r+0x4c>
 8004568:	001a      	movs	r2, r3
 800456a:	0031      	movs	r1, r6
 800456c:	0028      	movs	r0, r5
 800456e:	f7ff ffcd 	bl	800450c <memcpy>
 8004572:	0031      	movs	r1, r6
 8004574:	0038      	movs	r0, r7
 8004576:	f7ff fc7f 	bl	8003e78 <_free_r>
 800457a:	e7da      	b.n	8004532 <_realloc_r+0x14>

0800457c <_malloc_usable_size_r>:
 800457c:	1f0b      	subs	r3, r1, #4
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	1f18      	subs	r0, r3, #4
 8004582:	2b00      	cmp	r3, #0
 8004584:	da01      	bge.n	800458a <_malloc_usable_size_r+0xe>
 8004586:	580b      	ldr	r3, [r1, r0]
 8004588:	18c0      	adds	r0, r0, r3
 800458a:	4770      	bx	lr

0800458c <_init>:
 800458c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800458e:	46c0      	nop			; (mov r8, r8)
 8004590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004592:	bc08      	pop	{r3}
 8004594:	469e      	mov	lr, r3
 8004596:	4770      	bx	lr

08004598 <_fini>:
 8004598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800459e:	bc08      	pop	{r3}
 80045a0:	469e      	mov	lr, r3
 80045a2:	4770      	bx	lr
