// Seed: 3795141172
module module_0;
  always id_1 <= ~id_1;
  wor id_2 = 1;
  assign id_2 = 1;
  tri id_3;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    output logic id_4,
    input supply0 id_5,
    output wand id_6,
    input tri id_7
);
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  always begin : LABEL_0
    id_6 = id_7;
  end
  always id_4 <= 1;
endmodule
