INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:46:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 mulf0/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.212ns (33.258%)  route 4.439ns (66.742%))
  Logic Levels:           24  (CARRY4=11 LUT1=1 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1889, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X36Y135        FDRE                                         r  mulf0/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.520     1.226    mulf0/operator/sticky_c2
    SLICE_X36Y137        LUT6 (Prop_lut6_I4_O)        0.120     1.346 r  mulf0/operator/ltOp_carry_i_15/O
                         net (fo=1, routed)           0.167     1.514    mulf0/operator/ltOp_carry_i_15_n_0
    SLICE_X36Y136        LUT6 (Prop_lut6_I3_O)        0.043     1.557 r  mulf0/operator/ltOp_carry_i_11/O
                         net (fo=1, routed)           0.246     1.802    mulf0/operator/ltOp_carry_i_11_n_0
    SLICE_X37Y136        LUT5 (Prop_lut5_I1_O)        0.043     1.845 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.845    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X37Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.096 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.096    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X37Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.145 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.145    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X37Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.194 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.194    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X37Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.243 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.243    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X37Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.292 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.292    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X37Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.341 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.341    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X37Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.390 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.390    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X37Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.543 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[1]
                         net (fo=6, routed)           0.331     2.875    mulf0/operator/RoundingAdder/ip_result[29]
    SLICE_X36Y142        LUT4 (Prop_lut4_I3_O)        0.119     2.994 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.173     3.167    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X38Y142        LUT5 (Prop_lut5_I4_O)        0.043     3.210 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.300     3.510    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X36Y139        LUT4 (Prop_lut4_I3_O)        0.043     3.553 f  mulf0/operator/RoundingAdder/level4_c1[18]_i_2/O
                         net (fo=9, routed)           0.442     3.994    mulf0/operator/RoundingAdder/mulf0_result[15]
    SLICE_X38Y139        LUT6 (Prop_lut6_I4_O)        0.043     4.037 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_12/O
                         net (fo=1, routed)           0.501     4.538    mulf0/operator/RoundingAdder/ltOp_carry__2_i_12_n_0
    SLICE_X38Y140        LUT6 (Prop_lut6_I5_O)        0.043     4.581 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.178     4.759    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X38Y141        LUT6 (Prop_lut6_I0_O)        0.043     4.802 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.171     4.973    addf0/operator/level5_c1_reg[3][0]
    SLICE_X39Y142        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.164 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.340     5.503    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X38Y143        LUT1 (Prop_lut1_I0_O)        0.043     5.546 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.281     5.827    addf0/operator/ps_c1_reg[0][0]
    SLICE_X39Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     6.018 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.018    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X39Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.163 f  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=6, routed)           0.450     6.613    mulf0/operator/RoundingAdder/level4_c1_reg[22][3]
    SLICE_X40Y145        LUT4 (Prop_lut4_I1_O)        0.120     6.733 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_2/O
                         net (fo=19, routed)          0.203     6.935    mulf0/operator/RoundingAdder/level4_c1[25]_i_2_n_0
    SLICE_X39Y145        LUT6 (Prop_lut6_I4_O)        0.043     6.978 r  mulf0/operator/RoundingAdder/level4_c1[7]_i_4/O
                         net (fo=1, routed)           0.138     7.116    mulf0/operator/RoundingAdder/level4_c1[7]_i_4_n_0
    SLICE_X39Y145        LUT6 (Prop_lut6_I5_O)        0.043     7.159 r  mulf0/operator/RoundingAdder/level4_c1[7]_i_1/O
                         net (fo=1, routed)           0.000     7.159    addf0/operator/RightShifterComponent/level4_c1_reg[25]_1[7]
    SLICE_X39Y145        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1889, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X39Y145        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[7]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X39Y145        FDRE (Setup_fdre_C_D)        0.033     5.180    addf0/operator/RightShifterComponent/level4_c1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.180    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                 -1.979    




