;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 31, 201
	SUB 12, @576
	SUB 12, @576
	MOV -7, <-20
	CMP -7, <-420
	SUB 12, @570
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB @127, 100
	CMP <300, 90
	SUB @121, 106
	SUB -7, <-420
	SUB @127, 100
	SLT 731, -1
	SLT 731, -1
	SPL <121, #-6
	MOV -731, -1
	SUB #72, @200
	SUB @121, 106
	CMP -7, <-420
	SUB <300, 90
	SPL 0, <-700
	SPL 0, <-700
	MOV -1, <-20
	SUB 10, 3
	SUB @121, 106
	MOV -1, <-20
	CMP @121, 106
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	CMP @127, 100
	SUB @121, 106
	CMP @127, 100
	JMZ @-80, 10
	MOV 12, -702
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-702
	SPL 0, <-702
	SPL 0, <-702
	MOV -7, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-702
