Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Thu Sep 14 13:24:23 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Bit4Buffer_timing_summary_routed.rpt -pb Bit4Buffer_timing_summary_routed.pb -rpx Bit4Buffer_timing_summary_routed.rpx -warn_on_violation
| Design       : Bit4Buffer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   20          inf        0.000                      0                   20           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_bus_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 3.985ns (55.442%)  route 3.203ns (44.558%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  output_bus_reg[1]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_bus_reg[1]/Q
                         net (fo=1, routed)           3.203     3.659    output_bus_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.529     7.188 r  output_bus_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.188    output_bus[1]
    G17                                                               r  output_bus[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_bus_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 3.980ns (55.476%)  route 3.194ns (44.524%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  output_bus_reg[0]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_bus_reg[0]/Q
                         net (fo=1, routed)           3.194     3.650    output_bus_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     7.174 r  output_bus_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.174    output_bus[0]
    G19                                                               r  output_bus[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_bus_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 3.964ns (62.844%)  route 2.344ns (37.156%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  output_bus_reg[3]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_bus_reg[3]/Q
                         net (fo=1, routed)           2.344     2.800    output_bus_OBUF[3]
    A17                  OBUF (Prop_obuf_I_O)         3.508     6.308 r  output_bus_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.308    output_bus[3]
    A17                                                               r  output_bus[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_bus_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.250ns  (logic 3.948ns (63.174%)  route 2.302ns (36.826%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  output_bus_reg[2]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  output_bus_reg[2]/Q
                         net (fo=1, routed)           2.302     2.758    output_bus_OBUF[2]
    C16                  OBUF (Prop_obuf_I_O)         3.492     6.250 r  output_bus_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.250    output_bus[2]
    C16                                                               r  output_bus[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            output_bus_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.687ns  (logic 1.580ns (33.712%)  route 3.107ns (66.288%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  WE_IBUF_inst/O
                         net (fo=5, routed)           1.776     3.232    WE_IBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.356 r  output_bus[3]_i_1/O
                         net (fo=4, routed)           1.331     4.687    output_bus[3]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  output_bus_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            output_bus_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.546ns  (logic 1.580ns (34.757%)  route 2.966ns (65.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  WE_IBUF_inst/O
                         net (fo=5, routed)           1.776     3.232    WE_IBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.356 r  output_bus[3]_i_1/O
                         net (fo=4, routed)           1.190     4.546    output_bus[3]_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  output_bus_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bus[3]
                            (input port)
  Destination:            internal_buffer_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.469ns  (logic 1.457ns (32.608%)  route 3.012ns (67.392%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  input_bus[3] (IN)
                         net (fo=0)                   0.000     0.000    input_bus[3]
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  input_bus_IBUF[3]_inst/O
                         net (fo=1, routed)           3.012     4.469    input_bus_IBUF[3]
    SLICE_X0Y95          FDRE                                         r  internal_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bus[2]
                            (input port)
  Destination:            internal_buffer_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.461ns  (logic 1.448ns (32.474%)  route 3.012ns (67.526%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  input_bus[2] (IN)
                         net (fo=0)                   0.000     0.000    input_bus[2]
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  input_bus_IBUF[2]_inst/O
                         net (fo=1, routed)           3.012     4.461    input_bus_IBUF[2]
    SLICE_X0Y96          FDRE                                         r  internal_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bus[0]
                            (input port)
  Destination:            internal_buffer_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.206ns  (logic 1.456ns (34.604%)  route 2.751ns (65.396%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  input_bus[0] (IN)
                         net (fo=0)                   0.000     0.000    input_bus[0]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  input_bus_IBUF[0]_inst/O
                         net (fo=1, routed)           2.751     4.206    input_bus_IBUF[0]
    SLICE_X1Y86          FDRE                                         r  internal_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            output_bus_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.844ns  (logic 1.580ns (41.113%)  route 2.263ns (58.887%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  WE_IBUF_inst/O
                         net (fo=5, routed)           1.776     3.232    WE_IBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I1_O)        0.124     3.356 r  output_bus[3]_i_1/O
                         net (fo=4, routed)           0.487     3.844    output_bus[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  output_bus_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internal_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  internal_buffer_reg[0]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  internal_buffer_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    internal_buffer[0]
    SLICE_X0Y86          FDRE                                         r  output_bus_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.797%)  route 0.232ns (62.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  internal_buffer_reg[3]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  internal_buffer_reg[3]/Q
                         net (fo=1, routed)           0.232     0.373    internal_buffer[3]
    SLICE_X0Y102         FDRE                                         r  output_bus_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.812%)  route 0.264ns (65.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  internal_buffer_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  internal_buffer_reg[2]/Q
                         net (fo=1, routed)           0.264     0.405    internal_buffer[2]
    SLICE_X0Y102         FDRE                                         r  output_bus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_bus_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.141ns (25.169%)  route 0.419ns (74.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE                         0.000     0.000 r  internal_buffer_reg[1]/C
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  internal_buffer_reg[1]/Q
                         net (fo=1, routed)           0.419     0.560    internal_buffer[1]
    SLICE_X0Y87          FDRE                                         r  output_bus_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            internal_buffer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.224ns (30.329%)  route 0.515ns (69.671%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  WE_IBUF_inst/O
                         net (fo=5, routed)           0.515     0.740    WE_IBUF
    SLICE_X0Y105         FDRE                                         r  internal_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            internal_buffer_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.883ns  (logic 0.224ns (25.396%)  route 0.659ns (74.604%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  WE_IBUF_inst/O
                         net (fo=5, routed)           0.659     0.883    WE_IBUF
    SLICE_X0Y96          FDRE                                         r  internal_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bus[1]
                            (input port)
  Destination:            internal_buffer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.225ns (25.134%)  route 0.670ns (74.866%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  input_bus[1] (IN)
                         net (fo=0)                   0.000     0.000    input_bus[1]
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  input_bus_IBUF[1]_inst/O
                         net (fo=1, routed)           0.670     0.895    input_bus_IBUF[1]
    SLICE_X0Y105         FDRE                                         r  internal_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WE
                            (input port)
  Destination:            internal_buffer_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.947ns  (logic 0.224ns (23.685%)  route 0.723ns (76.315%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  WE (IN)
                         net (fo=0)                   0.000     0.000    WE
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  WE_IBUF_inst/O
                         net (fo=5, routed)           0.723     0.947    WE_IBUF
    SLICE_X0Y95          FDRE                                         r  internal_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            output_bus_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.276ns (29.003%)  route 0.676ns (70.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=1, routed)           0.492     0.723    RE_IBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  output_bus[3]_i_1/O
                         net (fo=4, routed)           0.183     0.952    output_bus[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  output_bus_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE
                            (input port)
  Destination:            output_bus_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.276ns (29.003%)  route 0.676ns (70.997%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  RE (IN)
                         net (fo=0)                   0.000     0.000    RE
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  RE_IBUF_inst/O
                         net (fo=1, routed)           0.492     0.723    RE_IBUF
    SLICE_X0Y105         LUT2 (Prop_lut2_I0_O)        0.045     0.768 r  output_bus[3]_i_1/O
                         net (fo=4, routed)           0.183     0.952    output_bus[3]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  output_bus_reg[3]/CE
  -------------------------------------------------------------------    -------------------





