# do counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/19.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/fenix/pr/subj/AoCS/FPGA/test2 {/home/fenix/pr/subj/AoCS/FPGA/test2/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:14 on Mar 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/fenix/pr/subj/AoCS/FPGA/test2" /home/fenix/pr/subj/AoCS/FPGA/test2/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 13:16:14 on Mar 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.counter
# vsim work.counter 
# Start time: 13:16:17 on Mar 05,2020
# Loading work.counter
add wave -position end  sim:/counter/clk
add wave -position end  sim:/counter/reset
add wave -position end  sim:/counter/out
vmap tb /home/fenix/pr/subj/AoCS/FPGA/test2/simulation/modelsim/rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap tb /home/fenix/pr/subj/AoCS/FPGA/test2/simulation/modelsim/rtl_work 
# Modifying modelsim.ini
vmap -del tb
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap -del tb 
# Removing reference to logical library tb
# Modifying modelsim.ini
# End time: 13:30:19 on Mar 05,2020, Elapsed time: 0:14:02
# Errors: 0, Warnings: 0
