;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 1/11/2017 2:17:16 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x7FFC2001  	536969212
0x0004	0x34D10000  	13521
0x0008	0x34B50000  	13493
0x000C	0x34B50000  	13493
0x0010	0x34B50000  	13493
0x0014	0x34B50000  	13493
0x0018	0x34B50000  	13493
0x001C	0x34B50000  	13493
0x0020	0x34B50000  	13493
0x0024	0x34B50000  	13493
0x0028	0x34B50000  	13493
0x002C	0x34B50000  	13493
0x0030	0x34B50000  	13493
0x0034	0x34B50000  	13493
0x0038	0x34B50000  	13493
0x003C	0x34B50000  	13493
0x0040	0x34B50000  	13493
0x0044	0x34B50000  	13493
0x0048	0x34B50000  	13493
0x004C	0x34B50000  	13493
0x0050	0x34B50000  	13493
0x0054	0x34B50000  	13493
0x0058	0x34B50000  	13493
0x005C	0x34B50000  	13493
0x0060	0x34B50000  	13493
0x0064	0x34B50000  	13493
0x0068	0x34B50000  	13493
0x006C	0x34B50000  	13493
0x0070	0x34B50000  	13493
0x0074	0x34B50000  	13493
0x0078	0x34B50000  	13493
0x007C	0x34B50000  	13493
0x0080	0x34B50000  	13493
0x0084	0x34B50000  	13493
0x0088	0x34B50000  	13493
0x008C	0x34B50000  	13493
0x0090	0x34B50000  	13493
0x0094	0x34B50000  	13493
0x0098	0x34B50000  	13493
0x009C	0x34B50000  	13493
0x00A0	0x34B50000  	13493
0x00A4	0x34B50000  	13493
0x00A8	0x34B50000  	13493
0x00AC	0x34B50000  	13493
0x00B0	0x34B50000  	13493
0x00B4	0x34B50000  	13493
0x00B8	0x34B50000  	13493
0x00BC	0x34B50000  	13493
0x00C0	0x34B50000  	13493
0x00C4	0x34B50000  	13493
0x00C8	0x34B50000  	13493
0x00CC	0x34B50000  	13493
0x00D0	0x34B50000  	13493
0x00D4	0x34B50000  	13493
0x00D8	0x34B50000  	13493
0x00DC	0x34B50000  	13493
0x00E0	0x34B50000  	13493
0x00E4	0x34B50000  	13493
0x00E8	0x34B50000  	13493
0x00EC	0x34B50000  	13493
0x00F0	0x34B50000  	13493
0x00F4	0x34B50000  	13493
0x00F8	0x34B50000  	13493
0x00FC	0x34B50000  	13493
0x0100	0x34B50000  	13493
0x0104	0x34B50000  	13493
0x0108	0x34B50000  	13493
0x010C	0x34B50000  	13493
0x0110	0x34B50000  	13493
0x0114	0x34B50000  	13493
0x0118	0x34B50000  	13493
; end of ____SysVT
_main:
;ecg2_click_example.c, 143 :: 		void main() {
0x34D0	0xB08E    SUB	SP, SP, #56
0x34D2	0xF000F91B  BL	14092
0x34D6	0x2102    MOV	R1, #2
0x34D8	0x200E    MOV	R0, #14
0x34DA	0xF7FFFF95  BL	13320
0x34DE	0xF000FAF5  BL	15052
0x34E2	0xF7FFFFEB  BL	13500
0x34E6	0xF000FAB1  BL	14924
;ecg2_click_example.c, 145 :: 		uint16_t i = 0;
;ecg2_click_example.c, 148 :: 		double time_value = 0.0;
0x34EA	0xF04F0000  MOV	R0, #0
0x34EE	0x900B    STR	R0, [SP, #44]
;ecg2_click_example.c, 149 :: 		UART0_Init(57600);
0x34F0	0xF24E1000  MOVW	R0, #57600
0x34F4	0xF7FFFC72  BL	_UART0_Init+0
;ecg2_click_example.c, 150 :: 		delay_ms(300);
0x34F8	0xF64D47FF  MOVW	R7, #56575
0x34FC	0xF2C0076D  MOVT	R7, #109
L_main19:
0x3500	0x1E7F    SUBS	R7, R7, #1
0x3502	0xD1FD    BNE	L_main19
0x3504	0xBF00    NOP
0x3506	0xBF00    NOP
0x3508	0xBF00    NOP
0x350A	0xBF00    NOP
0x350C	0xBF00    NOP
;ecg2_click_example.c, 152 :: 		GPIO_Digital_Input(&GPIO_PORTH, _GPIO_PINMASK_0);  // pin DRDY is input
0x350E	0x2101    MOVS	R1, #1
0x3510	0x4865    LDR	R0, [PC, #404]
0x3512	0xF7FFFE03  BL	_GPIO_Digital_Input+0
;ecg2_click_example.c, 153 :: 		GPIO_Digital_Output(&GPIO_PORTC, _GPIO_PINMASK_4); // pin PWDN is output
0x3516	0x2110    MOVS	R1, #16
0x3518	0x4864    LDR	R0, [PC, #400]
0x351A	0xF7FFFD3B  BL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 154 :: 		ECG2_PWDN = 1;                                     // ECG2 is powered up
0x351E	0x2101    MOVS	R1, #1
0x3520	0xB249    SXTB	R1, R1
0x3522	0x4863    LDR	R0, [PC, #396]
0x3524	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 155 :: 		GPIO_Digital_Output(&GPIO_PORTG, _GPIO_PINMASK_0); // pin CS is output
0x3526	0x2101    MOVS	R1, #1
0x3528	0x4862    LDR	R0, [PC, #392]
0x352A	0xF7FFFD33  BL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 156 :: 		ECG2_CS = 1;                                       // deselect ECG2 click
0x352E	0x2101    MOVS	R1, #1
0x3530	0xB249    SXTB	R1, R1
0x3532	0x4861    LDR	R0, [PC, #388]
0x3534	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 157 :: 		GPIO_Digital_Output(&GPIO_PORTE, _GPIO_PINMASK_2); // pin RESET is output
0x3536	0x2104    MOVS	R1, #4
0x3538	0x4860    LDR	R0, [PC, #384]
0x353A	0xF7FFFD2B  BL	_GPIO_Digital_Output+0
;ecg2_click_example.c, 158 :: 		ECG2_RESET = 1;                                    // pull RESET bit low for 18 CLK to RESET ECG device
0x353E	0x2101    MOVS	R1, #1
0x3540	0xB249    SXTB	R1, R1
0x3542	0x485F    LDR	R0, [PC, #380]
0x3544	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 161 :: 		SPI0_Init_Advanced(500000, _SPI_MASTER, _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_SECOND_CLK_EDGE_TRANSITION, &_GPIO_MODULE_SPI0_A245);
0x3546	0x4B5F    LDR	R3, [PC, #380]
0x3548	0x2287    MOVS	R2, #135
0x354A	0xF2400100  MOVW	R1, #0
0x354E	0x485E    LDR	R0, [PC, #376]
0x3550	0xF7FFFD36  BL	_SPI0_Init_Advanced+0
;ecg2_click_example.c, 162 :: 		ecg2_hal_init();
0x3554	0xF7FFFCA6  BL	_ecg2_hal_init+0
;ecg2_click_example.c, 166 :: 		ECG2_RESET = 0;
0x3558	0x2100    MOVS	R1, #0
0x355A	0xB249    SXTB	R1, R1
0x355C	0x4858    LDR	R0, [PC, #352]
0x355E	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 167 :: 		Delay_us(100);
0x3560	0xF640175F  MOVW	R7, #2399
0x3564	0xF2C00700  MOVT	R7, #0
L_main21:
0x3568	0x1E7F    SUBS	R7, R7, #1
0x356A	0xD1FD    BNE	L_main21
0x356C	0xBF00    NOP
0x356E	0xBF00    NOP
0x3570	0xBF00    NOP
0x3572	0xBF00    NOP
;ecg2_click_example.c, 168 :: 		ECG2_RESET = 1;
0x3574	0x2101    MOVS	R1, #1
0x3576	0xB249    SXTB	R1, R1
0x3578	0x4851    LDR	R0, [PC, #324]
0x357A	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 170 :: 		Delay_ms(1000);
0x357C	0xF24357FF  MOVW	R7, #13823
0x3580	0xF2C0176E  MOVT	R7, #366
0x3584	0xBF00    NOP
0x3586	0xBF00    NOP
L_main23:
0x3588	0x1E7F    SUBS	R7, R7, #1
0x358A	0xD1FD    BNE	L_main23
0x358C	0xBF00    NOP
0x358E	0xBF00    NOP
;ecg2_click_example.c, 173 :: 		ecg2_hal_send_command(SDATAC_COMMAND);
0x3590	0x2011    MOVS	R0, #17
0x3592	0xF7FFFF05  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 174 :: 		delay_ms(1000);
0x3596	0xF24357FF  MOVW	R7, #13823
0x359A	0xF2C0176E  MOVT	R7, #366
0x359E	0xBF00    NOP
0x35A0	0xBF00    NOP
L_main25:
0x35A2	0x1E7F    SUBS	R7, R7, #1
0x35A4	0xD1FD    BNE	L_main25
0x35A6	0xBF00    NOP
0x35A8	0xBF00    NOP
;ecg2_click_example.c, 175 :: 		setup_ecg2();
0x35AA	0xF7FFFDCD  BL	_setup_ecg2+0
;ecg2_click_example.c, 177 :: 		while (1)
L_main27:
;ecg2_click_example.c, 179 :: 		while (ECG2_DRDY) {} // Wait for ADS1194 device to prepare output data. Data is ready every 8 milliseconds
L_main29:
0x35AE	0x4947    LDR	R1, [PC, #284]
0x35B0	0x6808    LDR	R0, [R1, #0]
0x35B2	0xB100    CBZ	R0, L_main30
0x35B4	0xE7FB    B	L_main29
L_main30:
;ecg2_click_example.c, 180 :: 		Delay_us(5);
0x35B6	0xF2400776  MOVW	R7, #118
0x35BA	0xF2C00700  MOVT	R7, #0
0x35BE	0xBF00    NOP
0x35C0	0xBF00    NOP
L_main31:
0x35C2	0x1E7F    SUBS	R7, R7, #1
0x35C4	0xD1FD    BNE	L_main31
0x35C6	0xBF00    NOP
0x35C8	0xBF00    NOP
0x35CA	0xBF00    NOP
0x35CC	0xBF00    NOP
;ecg2_click_example.c, 181 :: 		for (i = 0; i < num_bytes_sample; i++)
; i start address is: 12 (R3)
0x35CE	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x35D0	0xB29A    UXTH	R2, R3
L_main33:
; i start address is: 8 (R2)
0x35D2	0x2A13    CMP	R2, #19
0x35D4	0xD20F    BCS	L_main34
;ecg2_click_example.c, 182 :: 		ecg_data_sample[i] = SPI_Read(0);   // read ADS1194 output data, one sample
0x35D6	0x483E    LDR	R0, [PC, #248]
0x35D8	0x1880    ADDS	R0, R0, R2
0x35DA	0x900D    STR	R0, [SP, #52]
0x35DC	0xF8AD2000  STRH	R2, [SP, #0]
0x35E0	0x2000    MOVS	R0, #0
0x35E2	0xF7FCFD9B  BL	_SPI_Read+0
0x35E6	0xF8BD2000  LDRH	R2, [SP, #0]
0x35EA	0x990D    LDR	R1, [SP, #52]
0x35EC	0x7008    STRB	R0, [R1, #0]
;ecg2_click_example.c, 181 :: 		for (i = 0; i < num_bytes_sample; i++)
0x35EE	0x1C50    ADDS	R0, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x35F0	0xB283    UXTH	R3, R0
;ecg2_click_example.c, 182 :: 		ecg_data_sample[i] = SPI_Read(0);   // read ADS1194 output data, one sample
0x35F2	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x35F4	0xE7ED    B	L_main33
L_main34:
;ecg2_click_example.c, 184 :: 		time_value += 8.0;     // increment time value
0x35F6	0x980B    LDR	R0, [SP, #44]
0x35F8	0xF04F4282  MOV	R2, #1090519040
0x35FC	0xF7FDF84E  BL	__Add_FP+0
0x3600	0x900B    STR	R0, [SP, #44]
;ecg2_click_example.c, 187 :: 		channel1_voltage = calculate_ecg_channel( ecg_data_sample, 3, Vref, channel_gain, channel1_voltage_offset );
0x3602	0x4834    LDR	R0, [PC, #208]
0x3604	0x6800    LDR	R0, [R0, #0]
0x3606	0xB401    PUSH	(R0)
0x3608	0x4B33    LDR	R3, [PC, #204]
0x360A	0x4A34    LDR	R2, [PC, #208]
0x360C	0x2103    MOVS	R1, #3
0x360E	0x4830    LDR	R0, [PC, #192]
0x3610	0xF7FDFF96  BL	_calculate_ecg_channel+0
0x3614	0xB001    ADD	SP, SP, #4
0x3616	0x4932    LDR	R1, [PC, #200]
0x3618	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 189 :: 		channel2_voltage = calculate_ecg_channel( ecg_data_sample, 5, Vref, channel_gain, channel2_voltage_offset );
0x361A	0x4832    LDR	R0, [PC, #200]
0x361C	0x6800    LDR	R0, [R0, #0]
0x361E	0xB401    PUSH	(R0)
0x3620	0x4B2D    LDR	R3, [PC, #180]
0x3622	0x4A2E    LDR	R2, [PC, #184]
0x3624	0x2105    MOVS	R1, #5
0x3626	0x482A    LDR	R0, [PC, #168]
0x3628	0xF7FDFF8A  BL	_calculate_ecg_channel+0
0x362C	0xB001    ADD	SP, SP, #4
0x362E	0x492E    LDR	R1, [PC, #184]
0x3630	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 190 :: 		sprintf(final_string, "%.2f", channel2_voltage); // convert values to string and send to MikroPlot
0x3632	0x4602    MOV	R2, R0
0x3634	0x492D    LDR	R1, [PC, #180]
0x3636	0xA801    ADD	R0, SP, #4
0x3638	0xB404    PUSH	(R2)
0x363A	0xB402    PUSH	(R1)
0x363C	0xB401    PUSH	(R0)
0x363E	0xF7FFFC8F  BL	_sprintf+0
0x3642	0xB003    ADD	SP, SP, #12
;ecg2_click_example.c, 191 :: 		strcat(final_string, ",");
0x3644	0x492A    LDR	R1, [PC, #168]
0x3646	0xA801    ADD	R0, SP, #4
0x3648	0xF7FFFC3C  BL	_strcat+0
;ecg2_click_example.c, 192 :: 		sprintf(time_string, "%.2f", time_value);
0x364C	0x9A0B    LDR	R2, [SP, #44]
0x364E	0x4929    LDR	R1, [PC, #164]
0x3650	0xA806    ADD	R0, SP, #24
0x3652	0xB404    PUSH	(R2)
0x3654	0xB402    PUSH	(R1)
0x3656	0xB401    PUSH	(R0)
0x3658	0xF7FFFC82  BL	_sprintf+0
0x365C	0xB003    ADD	SP, SP, #12
;ecg2_click_example.c, 193 :: 		strcat(final_string, time_string);
0x365E	0xA906    ADD	R1, SP, #24
0x3660	0xA801    ADD	R0, SP, #4
0x3662	0xF7FFFC2F  BL	_strcat+0
;ecg2_click_example.c, 194 :: 		Uart_Write_Text(final_string);
0x3666	0xA801    ADD	R0, SP, #4
0x3668	0xF7FFFC5E  BL	_UART_Write_Text+0
;ecg2_click_example.c, 195 :: 		Uart_Write_Text("\r\n");
0x366C	0x4822    LDR	R0, [PC, #136]
0x366E	0xF7FFFC5B  BL	_UART_Write_Text+0
;ecg2_click_example.c, 198 :: 		channel3_voltage = calculate_ecg_channel( ecg_data_sample, 7, vref, channel_gain, channel3_voltage_offset );
0x3672	0x4822    LDR	R0, [PC, #136]
0x3674	0x6800    LDR	R0, [R0, #0]
0x3676	0xB401    PUSH	(R0)
0x3678	0x4B17    LDR	R3, [PC, #92]
0x367A	0x4A18    LDR	R2, [PC, #96]
0x367C	0x2107    MOVS	R1, #7
0x367E	0x4814    LDR	R0, [PC, #80]
0x3680	0xF7FDFF5E  BL	_calculate_ecg_channel+0
0x3684	0xB001    ADD	SP, SP, #4
0x3686	0x491E    LDR	R1, [PC, #120]
0x3688	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 200 :: 		channel4_voltage = calculate_ecg_channel( ecg_data_sample, 9, vref, channel_gain, channel4_voltage_offset );
0x368A	0x481E    LDR	R0, [PC, #120]
0x368C	0x6800    LDR	R0, [R0, #0]
0x368E	0xB401    PUSH	(R0)
0x3690	0x4B11    LDR	R3, [PC, #68]
0x3692	0x4A12    LDR	R2, [PC, #72]
0x3694	0x2109    MOVS	R1, #9
0x3696	0x480E    LDR	R0, [PC, #56]
0x3698	0xF7FDFF52  BL	_calculate_ecg_channel+0
0x369C	0xB001    ADD	SP, SP, #4
0x369E	0x491A    LDR	R1, [PC, #104]
0x36A0	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 201 :: 		}
0x36A2	0xE784    B	L_main27
;ecg2_click_example.c, 202 :: 		}
L_end_main:
L__main_end_loop:
0x36A4	0xE7FE    B	L__main_end_loop
0x36A6	0xBF00    NOP
0x36A8	0x70004002  	GPIO_PORTH+0
0x36AC	0x60004000  	GPIO_PORTC+0
0x36B0	0x7F90420C  	GPIO_PORTC_DATA4_bit+0
0x36B4	0x60004002  	GPIO_PORTG+0
0x36B8	0x7F80424C  	GPIO_PORTG_DATA0_bit+0
0x36BC	0x40004002  	GPIO_PORTE+0
0x36C0	0x7F884248  	GPIO_PORTE_DATA2_bit+0
0x36C4	0x38480000  	__GPIO_MODULE_SPI0_A245+0
0x36C8	0xA1200007  	#500000
0x36CC	0x7F80424E  	GPIO_PORTH_DATA0_bit+0
0x36D0	0x000C2000  	_ecg_data_sample+0
0x36D4	0x00202000  	_channel1_voltage_offset+0
0x36D8	0x000041A0  	#1101004800
0x36DC	0x00004516  	#1159069696
0x36E0	0x00302000  	_channel1_voltage+0
0x36E4	0x00242000  	_channel2_voltage_offset+0
0x36E8	0x00342000  	_channel2_voltage+0
0x36EC	0x3A440000  	?lstr_1_ecg2_click_example+0
0x36F0	0x00002000  	?lstr2_ecg2_click_example+0
0x36F4	0x3A3F0000  	?lstr_3_ecg2_click_example+0
0x36F8	0x00022000  	?lstr4_ecg2_click_example+0
0x36FC	0x00282000  	_channel3_voltage_offset+0
0x3700	0x00382000  	_channel3_voltage+0
0x3704	0x002C2000  	_channel4_voltage_offset+0
0x3708	0x003C2000  	_channel4_voltage+0
; end of _main
_UART0_Init:
;__Lib_UART012_HS_mux.c, 142 :: 		
; baud_rate start address is: 0 (R0)
0x2DDC	0xB082    SUB	SP, SP, #8
0x2DDE	0xF8CDE000  STR	LR, [SP, #0]
0x2DE2	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART012_HS_mux.c, 145 :: 		
0x2DE4	0x4A21    LDR	R2, [PC, #132]
0x2DE6	0x4922    LDR	R1, [PC, #136]
0x2DE8	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 146 :: 		
0x2DEA	0x4A22    LDR	R2, [PC, #136]
0x2DEC	0x4922    LDR	R1, [PC, #136]
0x2DEE	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 147 :: 		
0x2DF0	0x4A22    LDR	R2, [PC, #136]
0x2DF2	0x4923    LDR	R1, [PC, #140]
0x2DF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 148 :: 		
0x2DF6	0x4A23    LDR	R2, [PC, #140]
0x2DF8	0x4923    LDR	R1, [PC, #140]
0x2DFA	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 151 :: 		
0x2DFC	0x9301    STR	R3, [SP, #4]
0x2DFE	0x4823    LDR	R0, [PC, #140]
0x2E00	0xF7FFFED6  BL	_GPIO_Alternate_Function_Enable+0
0x2E04	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART012_HS_mux.c, 154 :: 		
0x2E06	0x2201    MOVS	R2, #1
0x2E08	0xB252    SXTB	R2, R2
0x2E0A	0x4921    LDR	R1, [PC, #132]
0x2E0C	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 155 :: 		
0x2E0E	0xBF00    NOP
;__Lib_UART012_HS_mux.c, 156 :: 		
0x2E10	0xBF00    NOP
;__Lib_UART012_HS_mux.c, 157 :: 		
0x2E12	0xBF00    NOP
;__Lib_UART012_HS_mux.c, 158 :: 		
0x2E14	0xF7FFFEBA  BL	__Lib_UART012_HS_mux_UART0_Disable+0
;__Lib_UART012_HS_mux.c, 160 :: 		
0x2E18	0xF7FFFF26  BL	_Get_Fosc_kHz+0
0x2E1C	0xF24031E8  MOVW	R1, #1000
0x2E20	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x2E24	0x4610    MOV	R0, R2
;__Lib_UART012_HS_mux.c, 164 :: 		
0x2E26	0x0119    LSLS	R1, R3, #4
0x2E28	0x4291    CMP	R1, R2
0x2E2A	0xD905    BLS	L_UART0_Init15
;__Lib_UART012_HS_mux.c, 167 :: 		
0x2E2C	0x2201    MOVS	R2, #1
0x2E2E	0xB252    SXTB	R2, R2
0x2E30	0x4918    LDR	R1, [PC, #96]
0x2E32	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 171 :: 		
0x2E34	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART012_HS_mux.c, 172 :: 		
; baud_rate end address is: 8 (R2)
0x2E36	0xE004    B	L_UART0_Init16
L_UART0_Init15:
;__Lib_UART012_HS_mux.c, 175 :: 		
; baud_rate start address is: 12 (R3)
0x2E38	0x2200    MOVS	R2, #0
0x2E3A	0xB252    SXTB	R2, R2
0x2E3C	0x4915    LDR	R1, [PC, #84]
0x2E3E	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x2E40	0x461A    MOV	R2, R3
;__Lib_UART012_HS_mux.c, 176 :: 		
L_UART0_Init16:
;__Lib_UART012_HS_mux.c, 179 :: 		
; baud_rate start address is: 8 (R2)
0x2E42	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x2E44	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x2E48	0x1C49    ADDS	R1, R1, #1
0x2E4A	0x084B    LSRS	R3, R1, #1
;__Lib_UART012_HS_mux.c, 182 :: 		
0x2E4C	0x099A    LSRS	R2, R3, #6
0x2E4E	0x4912    LDR	R1, [PC, #72]
0x2E50	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 183 :: 		
0x2E52	0xF003023F  AND	R2, R3, #63
0x2E56	0x4911    LDR	R1, [PC, #68]
0x2E58	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 187 :: 		
0x2E5A	0x2260    MOVS	R2, #96
0x2E5C	0x4910    LDR	R1, [PC, #64]
0x2E5E	0x600A    STR	R2, [R1, #0]
;__Lib_UART012_HS_mux.c, 193 :: 		
0x2E60	0xF7FFFEF0  BL	__Lib_UART012_HS_mux_UART0_Enable+0
;__Lib_UART012_HS_mux.c, 195 :: 		
L_end_UART0_Init:
0x2E64	0xF8DDE000  LDR	LR, [SP, #0]
0x2E68	0xB002    ADD	SP, SP, #8
0x2E6A	0x4770    BX	LR
0x2E6C	0x06810000  	_UART0_Write+0
0x2E70	0x00542000  	_UART_Wr_Ptr+0
0x2E74	0xFFFFFFFF  	_UART0_Read+0
0x2E78	0x00582000  	_UART_Rd_Ptr+0
0x2E7C	0xFFFFFFFF  	_UART0_Data_Ready+0
0x2E80	0x005C2000  	_UART_Rdy_Ptr+0
0x2E84	0xFFFFFFFF  	_UART0_Tx_Idle+0
0x2E88	0x00602000  	_UART_Tx_Idle_Ptr+0
0x2E8C	0x376C0000  	__GPIO_MODULE_UART0_A01+0
0x2E90	0x208043FC  	SYSCTL_RCGC1+0
0x2E94	0x06144218  	UART0_CTL+0
0x2E98	0xC0244000  	UART0_IBRD+0
0x2E9C	0xC0284000  	UART0_FBRD+0
0x2EA0	0xC02C4000  	UART0_LCRH+0
; end of _UART0_Init
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_X_X_AHB.c, 472 :: 		
; module start address is: 0 (R0)
0x2BB0	0xB081    SUB	SP, SP, #4
0x2BB2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_X_X_AHB.c, 476 :: 		
; cnt start address is: 44 (R11)
0x2BB6	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x2BBA	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable86:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x2BBC	0xF10A01D8  ADD	R1, R10, #216
0x2BC0	0x7809    LDRB	R1, [R1, #0]
0x2BC2	0x458B    CMP	R11, R1
0x2BC4	0xD239    BCS	L_GPIO_Alternate_Function_Enable87
;__Lib_GPIO_X_X_AHB.c, 477 :: 		
0x2BC6	0x210C    MOVS	R1, #12
0x2BC8	0xFB0BF101  MUL	R1, R11, R1
0x2BCC	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x2BD0	0x468C    MOV	R12, R1
;__Lib_GPIO_X_X_AHB.c, 479 :: 		
0x2BD2	0xF10C0108  ADD	R1, R12, #8
0x2BD6	0x7809    LDRB	R1, [R1, #0]
0x2BD8	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable89
;__Lib_GPIO_X_X_AHB.c, 480 :: 		
0x2BDA	0xF10C0108  ADD	R1, R12, #8
0x2BDE	0x7809    LDRB	R1, [R1, #0]
0x2BE0	0xB2CC    UXTB	R4, R1
0x2BE2	0xF10C0106  ADD	R1, R12, #6
0x2BE6	0x8809    LDRH	R1, [R1, #0]
0x2BE8	0xB28B    UXTH	R3, R1
0x2BEA	0xF10C0104  ADD	R1, R12, #4
0x2BEE	0x7809    LDRB	R1, [R1, #0]
0x2BF0	0xB2CA    UXTB	R2, R1
0x2BF2	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x2BF6	0x4608    MOV	R0, R1
0x2BF8	0xB2D1    UXTB	R1, R2
0x2BFA	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x2BFC	0xB410    PUSH	(R4)
0x2BFE	0xF7FDFE2F  BL	_GPIO_Config+0
0x2C02	0xB001    ADD	SP, SP, #4
0x2C04	0xE014    B	L_GPIO_Alternate_Function_Enable90
L_GPIO_Alternate_Function_Enable89:
;__Lib_GPIO_X_X_AHB.c, 482 :: 		
; tmpPinDsc start address is: 48 (R12)
0x2C06	0xF10C0108  ADD	R1, R12, #8
0x2C0A	0x7809    LDRB	R1, [R1, #0]
0x2C0C	0xB2CC    UXTB	R4, R1
0x2C0E	0xF10C0106  ADD	R1, R12, #6
0x2C12	0x8809    LDRH	R1, [R1, #0]
0x2C14	0xB28B    UXTH	R3, R1
0x2C16	0xF10C0104  ADD	R1, R12, #4
0x2C1A	0x7809    LDRB	R1, [R1, #0]
0x2C1C	0xB2CA    UXTB	R2, R1
0x2C1E	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x2C22	0x4608    MOV	R0, R1
0x2C24	0xB2D1    UXTB	R1, R2
0x2C26	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x2C28	0xB410    PUSH	(R4)
0x2C2A	0xF7FDFE19  BL	_GPIO_Config+0
0x2C2E	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable90:
;__Lib_GPIO_X_X_AHB.c, 476 :: 		
0x2C30	0xF10B0B01  ADD	R11, R11, #1
0x2C34	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_X_X_AHB.c, 483 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x2C38	0xE7C0    B	L_GPIO_Alternate_Function_Enable86
L_GPIO_Alternate_Function_Enable87:
;__Lib_GPIO_X_X_AHB.c, 484 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x2C3A	0xF8DDE000  LDR	LR, [SP, #0]
0x2C3E	0xB001    ADD	SP, SP, #4
0x2C40	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_GPIO_Config:
;__Lib_GPIO_X_X_AHB.c, 342 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0860	0xB082    SUB	SP, SP, #8
0x0862	0xF8CDE000  STR	LR, [SP, #0]
0x0866	0xFA1FF983  UXTH	R9, R3
0x086A	0xB2CB    UXTB	R3, R1
0x086C	0xB2D5    UXTB	R5, R2
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 12 (R3)
; dir start address is: 20 (R5)
; config start address is: 36 (R9)
; pin_code start address is: 28 (R7)
0x086E	0xF89D7008  LDRB	R7, [SP, #8]
;__Lib_GPIO_X_X_AHB.c, 347 :: 		
0x0872	0x4CC5    LDR	R4, [PC, #788]
0x0874	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 32 (R8)
0x0878	0x46A0    MOV	R8, R4
;__Lib_GPIO_X_X_AHB.c, 349 :: 		
0x087A	0x4620    MOV	R0, R4
0x087C	0xF7FFFD6E  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_X_X_AHB.c, 351 :: 		
0x0880	0x4CC2    LDR	R4, [PC, #776]
0x0882	0x42A5    CMP	R5, R4
0x0884	0xD107    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_X_X_AHB.c, 352 :: 		
0x0886	0xF5086680  ADD	R6, R8, #1024
0x088A	0x43DD    MVN	R5, R3
0x088C	0xB2ED    UXTB	R5, R5
0x088E	0x6834    LDR	R4, [R6, #0]
0x0890	0x402C    ANDS	R4, R5
0x0892	0x6034    STR	R4, [R6, #0]
0x0894	0xE007    B	L_GPIO_Config49
L_GPIO_Config48:
;__Lib_GPIO_X_X_AHB.c, 353 :: 		
; dir start address is: 20 (R5)
0x0896	0x4CBE    LDR	R4, [PC, #760]
0x0898	0x42A5    CMP	R5, R4
0x089A	0xD104    BNE	L_GPIO_Config50
; dir end address is: 20 (R5)
;__Lib_GPIO_X_X_AHB.c, 354 :: 		
0x089C	0xF5086580  ADD	R5, R8, #1024
0x08A0	0x682C    LDR	R4, [R5, #0]
0x08A2	0x431C    ORRS	R4, R3
0x08A4	0x602C    STR	R4, [R5, #0]
L_GPIO_Config50:
L_GPIO_Config49:
;__Lib_GPIO_X_X_AHB.c, 356 :: 		
0x08A6	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x08AA	0xEA090404  AND	R4, R9, R4, LSL #0
0x08AE	0xB2A4    UXTH	R4, R4
0x08B0	0xB12C    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_X_X_AHB.c, 357 :: 		
0x08B2	0xF50865A2  ADD	R5, R8, #1296
0x08B6	0x682C    LDR	R4, [R5, #0]
0x08B8	0x431C    ORRS	R4, R3
0x08BA	0x602C    STR	R4, [R5, #0]
0x08BC	0xE006    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_X_X_AHB.c, 359 :: 		
0x08BE	0xF50866A2  ADD	R6, R8, #1296
0x08C2	0x43DD    MVN	R5, R3
0x08C4	0xB2ED    UXTB	R5, R5
0x08C6	0x6834    LDR	R4, [R6, #0]
0x08C8	0x402C    ANDS	R4, R5
0x08CA	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_X_X_AHB.c, 361 :: 		
0x08CC	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x08D0	0xEA090404  AND	R4, R9, R4, LSL #0
0x08D4	0xB2A4    UXTH	R4, R4
0x08D6	0xB12C    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_X_X_AHB.c, 362 :: 		
0x08D8	0xF2085514  ADDW	R5, R8, #1300
0x08DC	0x682C    LDR	R4, [R5, #0]
0x08DE	0x431C    ORRS	R4, R3
0x08E0	0x602C    STR	R4, [R5, #0]
0x08E2	0xE006    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_X_X_AHB.c, 364 :: 		
0x08E4	0xF2085614  ADDW	R6, R8, #1300
0x08E8	0x43DD    MVN	R5, R3
0x08EA	0xB2ED    UXTB	R5, R5
0x08EC	0x6834    LDR	R4, [R6, #0]
0x08EE	0x402C    ANDS	R4, R5
0x08F0	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_X_X_AHB.c, 367 :: 		
0x08F2	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x08F6	0xEA090404  AND	R4, R9, R4, LSL #0
0x08FA	0xB2A4    UXTH	R4, R4
0x08FC	0xB12C    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_X_X_AHB.c, 368 :: 		
0x08FE	0xF208550C  ADDW	R5, R8, #1292
0x0902	0x682C    LDR	R4, [R5, #0]
0x0904	0x431C    ORRS	R4, R3
0x0906	0x602C    STR	R4, [R5, #0]
0x0908	0xE006    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_X_X_AHB.c, 370 :: 		
0x090A	0xF208560C  ADDW	R6, R8, #1292
0x090E	0x43DD    MVN	R5, R3
0x0910	0xB2ED    UXTB	R5, R5
0x0912	0x6834    LDR	R4, [R6, #0]
0x0914	0x402C    ANDS	R4, R5
0x0916	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_X_X_AHB.c, 373 :: 		
0x0918	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x091C	0xEA090404  AND	R4, R9, R4, LSL #0
0x0920	0xB2A4    UXTH	R4, R4
0x0922	0xB12C    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_X_X_AHB.c, 374 :: 		
0x0924	0xF50865A0  ADD	R5, R8, #1280
0x0928	0x682C    LDR	R4, [R5, #0]
0x092A	0x431C    ORRS	R4, R3
0x092C	0x602C    STR	R4, [R5, #0]
0x092E	0xE006    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_X_X_AHB.c, 376 :: 		
0x0930	0xF50866A0  ADD	R6, R8, #1280
0x0934	0x43DD    MVN	R5, R3
0x0936	0xB2ED    UXTB	R5, R5
0x0938	0x6834    LDR	R4, [R6, #0]
0x093A	0x402C    ANDS	R4, R5
0x093C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_X_X_AHB.c, 379 :: 		
0x093E	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x0942	0xEA090404  AND	R4, R9, R4, LSL #0
0x0946	0xB2A4    UXTH	R4, R4
0x0948	0xB12C    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_X_X_AHB.c, 380 :: 		
0x094A	0xF2085504  ADDW	R5, R8, #1284
0x094E	0x682C    LDR	R4, [R5, #0]
0x0950	0x431C    ORRS	R4, R3
0x0952	0x602C    STR	R4, [R5, #0]
0x0954	0xE006    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_X_X_AHB.c, 382 :: 		
0x0956	0xF2085604  ADDW	R6, R8, #1284
0x095A	0x43DD    MVN	R5, R3
0x095C	0xB2ED    UXTB	R5, R5
0x095E	0x6834    LDR	R4, [R6, #0]
0x0960	0x402C    ANDS	R4, R5
0x0962	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_X_X_AHB.c, 385 :: 		
0x0964	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0968	0xEA090404  AND	R4, R9, R4, LSL #0
0x096C	0xB2A4    UXTH	R4, R4
0x096E	0xB12C    CBZ	R4, L_GPIO_Config61
;__Lib_GPIO_X_X_AHB.c, 386 :: 		
0x0970	0xF50865A1  ADD	R5, R8, #1288
0x0974	0x682C    LDR	R4, [R5, #0]
0x0976	0x431C    ORRS	R4, R3
0x0978	0x602C    STR	R4, [R5, #0]
0x097A	0xE006    B	L_GPIO_Config62
L_GPIO_Config61:
;__Lib_GPIO_X_X_AHB.c, 388 :: 		
0x097C	0xF50866A1  ADD	R6, R8, #1288
0x0980	0x43DD    MVN	R5, R3
0x0982	0xB2ED    UXTB	R5, R5
0x0984	0x6834    LDR	R4, [R6, #0]
0x0986	0x402C    ANDS	R4, R5
0x0988	0x6034    STR	R4, [R6, #0]
L_GPIO_Config62:
;__Lib_GPIO_X_X_AHB.c, 391 :: 		
0x098A	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x098E	0xEA090404  AND	R4, R9, R4, LSL #0
0x0992	0xB2A4    UXTH	R4, R4
0x0994	0xB174    CBZ	R4, L_GPIO_Config63
;__Lib_GPIO_X_X_AHB.c, 392 :: 		
0x0996	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x099A	0xEA090404  AND	R4, R9, R4, LSL #0
0x099E	0xB2A4    UXTH	R4, R4
0x09A0	0xB12C    CBZ	R4, L_GPIO_Config64
;__Lib_GPIO_X_X_AHB.c, 393 :: 		
0x09A2	0xF50865A3  ADD	R5, R8, #1304
0x09A6	0x682C    LDR	R4, [R5, #0]
0x09A8	0x431C    ORRS	R4, R3
0x09AA	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_X_X_AHB.c, 394 :: 		
0x09AC	0xE001    B	L_GPIO_Config65
; pin_mask end address is: 12 (R3)
; config end address is: 36 (R9)
; pin_code end address is: 28 (R7)
; port end address is: 32 (R8)
L_GPIO_Config64:
;__Lib_GPIO_X_X_AHB.c, 396 :: 		
0x09AE	0x2001    MOVS	R0, #1
0x09B0	0xE0E6    B	L_end_GPIO_Config
L_GPIO_Config65:
;__Lib_GPIO_X_X_AHB.c, 397 :: 		
; port start address is: 32 (R8)
; pin_code start address is: 28 (R7)
; config start address is: 36 (R9)
; pin_mask start address is: 12 (R3)
0x09B2	0xE006    B	L_GPIO_Config66
L_GPIO_Config63:
;__Lib_GPIO_X_X_AHB.c, 399 :: 		
0x09B4	0xF50866A3  ADD	R6, R8, #1304
0x09B8	0x43DD    MVN	R5, R3
0x09BA	0xB2ED    UXTB	R5, R5
0x09BC	0x6834    LDR	R4, [R6, #0]
0x09BE	0x402C    ANDS	R4, R5
0x09C0	0x6034    STR	R4, [R6, #0]
L_GPIO_Config66:
;__Lib_GPIO_X_X_AHB.c, 401 :: 		
0x09C2	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x09C6	0xEA090404  AND	R4, R9, R4, LSL #0
0x09CA	0xB2A4    UXTH	R4, R4
0x09CC	0xB12C    CBZ	R4, L_GPIO_Config67
;__Lib_GPIO_X_X_AHB.c, 402 :: 		
0x09CE	0xF208551C  ADDW	R5, R8, #1308
0x09D2	0x682C    LDR	R4, [R5, #0]
0x09D4	0x431C    ORRS	R4, R3
0x09D6	0x602C    STR	R4, [R5, #0]
0x09D8	0xE006    B	L_GPIO_Config68
L_GPIO_Config67:
;__Lib_GPIO_X_X_AHB.c, 404 :: 		
0x09DA	0xF208561C  ADDW	R6, R8, #1308
0x09DE	0x43DD    MVN	R5, R3
0x09E0	0xB2ED    UXTB	R5, R5
0x09E2	0x6834    LDR	R4, [R6, #0]
0x09E4	0x402C    ANDS	R4, R5
0x09E6	0x6034    STR	R4, [R6, #0]
L_GPIO_Config68:
;__Lib_GPIO_X_X_AHB.c, 407 :: 		
0x09E8	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x09EC	0xEA090404  AND	R4, R9, R4, LSL #0
0x09F0	0xB2A4    UXTH	R4, R4
0x09F2	0x2C00    CMP	R4, #0
0x09F4	0xD032    BEQ	L_GPIO_Config69
;__Lib_GPIO_X_X_AHB.c, 408 :: 		
0x09F6	0x4C67    LDR	R4, [PC, #412]
0x09F8	0x45A0    CMP	R8, R4
0x09FA	0xF2400500  MOVW	R5, #0
0x09FE	0xD000    BEQ	L__GPIO_Config100
0x0A00	0x2501    MOVS	R5, #1
L__GPIO_Config100:
0x0A02	0x4C65    LDR	R4, [PC, #404]
0x0A04	0x45A0    CMP	R8, R4
0x0A06	0xF2400400  MOVW	R4, #0
0x0A0A	0xD000    BEQ	L__GPIO_Config101
0x0A0C	0x2401    MOVS	R4, #1
L__GPIO_Config101:
0x0A0E	0x4025    ANDS	R5, R4
0x0A10	0x4C62    LDR	R4, [PC, #392]
0x0A12	0x45A0    CMP	R8, R4
0x0A14	0xF2400400  MOVW	R4, #0
0x0A18	0xD000    BEQ	L__GPIO_Config102
0x0A1A	0x2401    MOVS	R4, #1
L__GPIO_Config102:
0x0A1C	0x4025    ANDS	R5, R4
;__Lib_GPIO_X_X_AHB.c, 409 :: 		
0x0A1E	0x4C60    LDR	R4, [PC, #384]
0x0A20	0x45A0    CMP	R8, R4
0x0A22	0xF2400400  MOVW	R4, #0
0x0A26	0xD000    BEQ	L__GPIO_Config103
0x0A28	0x2401    MOVS	R4, #1
L__GPIO_Config103:
0x0A2A	0x4025    ANDS	R5, R4
0x0A2C	0x4C5D    LDR	R4, [PC, #372]
0x0A2E	0x45A0    CMP	R8, R4
0x0A30	0xF2400400  MOVW	R4, #0
0x0A34	0xD000    BEQ	L__GPIO_Config104
0x0A36	0x2401    MOVS	R4, #1
L__GPIO_Config104:
0x0A38	0x4025    ANDS	R5, R4
0x0A3A	0x4C5B    LDR	R4, [PC, #364]
0x0A3C	0x45A0    CMP	R8, R4
0x0A3E	0xF2400400  MOVW	R4, #0
0x0A42	0xD000    BEQ	L__GPIO_Config105
0x0A44	0x2401    MOVS	R4, #1
L__GPIO_Config105:
0x0A46	0xEA050404  AND	R4, R5, R4, LSL #0
0x0A4A	0xB10C    CBZ	R4, L_GPIO_Config70
; pin_mask end address is: 12 (R3)
; config end address is: 36 (R9)
; pin_code end address is: 28 (R7)
; port end address is: 32 (R8)
;__Lib_GPIO_X_X_AHB.c, 410 :: 		
0x0A4C	0x2001    MOVS	R0, #1
0x0A4E	0xE097    B	L_end_GPIO_Config
L_GPIO_Config70:
;__Lib_GPIO_X_X_AHB.c, 412 :: 		
; port start address is: 32 (R8)
; pin_code start address is: 28 (R7)
; config start address is: 36 (R9)
; pin_mask start address is: 12 (R3)
0x0A50	0xF50865A5  ADD	R5, R8, #1320
0x0A54	0x682C    LDR	R4, [R5, #0]
0x0A56	0x431C    ORRS	R4, R3
0x0A58	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_X_X_AHB.c, 414 :: 		
0x0A5A	0xE031    B	L_GPIO_Config72
L_GPIO_Config69:
;__Lib_GPIO_X_X_AHB.c, 416 :: 		
0x0A5C	0x4C4D    LDR	R4, [PC, #308]
0x0A5E	0x45A0    CMP	R8, R4
0x0A60	0xF2400500  MOVW	R5, #0
0x0A64	0xD100    BNE	L__GPIO_Config106
0x0A66	0x2501    MOVS	R5, #1
L__GPIO_Config106:
0x0A68	0x4C4B    LDR	R4, [PC, #300]
0x0A6A	0x45A0    CMP	R8, R4
0x0A6C	0xF2400400  MOVW	R4, #0
0x0A70	0xD100    BNE	L__GPIO_Config107
0x0A72	0x2401    MOVS	R4, #1
L__GPIO_Config107:
0x0A74	0x4325    ORRS	R5, R4
0x0A76	0x4C49    LDR	R4, [PC, #292]
0x0A78	0x45A0    CMP	R8, R4
0x0A7A	0xF2400400  MOVW	R4, #0
0x0A7E	0xD100    BNE	L__GPIO_Config108
0x0A80	0x2401    MOVS	R4, #1
L__GPIO_Config108:
0x0A82	0x4325    ORRS	R5, R4
;__Lib_GPIO_X_X_AHB.c, 417 :: 		
0x0A84	0x4C46    LDR	R4, [PC, #280]
0x0A86	0x45A0    CMP	R8, R4
0x0A88	0xF2400400  MOVW	R4, #0
0x0A8C	0xD100    BNE	L__GPIO_Config109
0x0A8E	0x2401    MOVS	R4, #1
L__GPIO_Config109:
0x0A90	0x4325    ORRS	R5, R4
0x0A92	0x4C44    LDR	R4, [PC, #272]
0x0A94	0x45A0    CMP	R8, R4
0x0A96	0xF2400400  MOVW	R4, #0
0x0A9A	0xD100    BNE	L__GPIO_Config110
0x0A9C	0x2401    MOVS	R4, #1
L__GPIO_Config110:
0x0A9E	0x4325    ORRS	R5, R4
0x0AA0	0x4C41    LDR	R4, [PC, #260]
0x0AA2	0x45A0    CMP	R8, R4
0x0AA4	0xF2400400  MOVW	R4, #0
0x0AA8	0xD100    BNE	L__GPIO_Config111
0x0AAA	0x2401    MOVS	R4, #1
L__GPIO_Config111:
0x0AAC	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0AB0	0xB134    CBZ	R4, L_GPIO_Config73
;__Lib_GPIO_X_X_AHB.c, 418 :: 		
0x0AB2	0xF50866A5  ADD	R6, R8, #1320
0x0AB6	0x43DD    MVN	R5, R3
0x0AB8	0xB2ED    UXTB	R5, R5
0x0ABA	0x6834    LDR	R4, [R6, #0]
0x0ABC	0x402C    ANDS	R4, R5
0x0ABE	0x6034    STR	R4, [R6, #0]
L_GPIO_Config73:
;__Lib_GPIO_X_X_AHB.c, 419 :: 		
L_GPIO_Config72:
;__Lib_GPIO_X_X_AHB.c, 422 :: 		
0x0AC0	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x0AC4	0xEA090404  AND	R4, R9, R4, LSL #0
0x0AC8	0xB2A4    UXTH	R4, R4
; config end address is: 36 (R9)
0x0ACA	0xB12C    CBZ	R4, L_GPIO_Config74
;__Lib_GPIO_X_X_AHB.c, 423 :: 		
0x0ACC	0xF5086584  ADD	R5, R8, #1056
0x0AD0	0x682C    LDR	R4, [R5, #0]
0x0AD2	0x431C    ORRS	R4, R3
0x0AD4	0x602C    STR	R4, [R5, #0]
0x0AD6	0xE006    B	L_GPIO_Config75
L_GPIO_Config74:
;__Lib_GPIO_X_X_AHB.c, 425 :: 		
0x0AD8	0xF5086684  ADD	R6, R8, #1056
0x0ADC	0x43DD    MVN	R5, R3
0x0ADE	0xB2ED    UXTB	R5, R5
0x0AE0	0x6834    LDR	R4, [R6, #0]
0x0AE2	0x402C    ANDS	R4, R5
0x0AE4	0x6034    STR	R4, [R6, #0]
L_GPIO_Config75:
;__Lib_GPIO_X_X_AHB.c, 428 :: 		
0x0AE6	0xB90F    CBNZ	R7, L_GPIO_Config76
; pin_mask end address is: 12 (R3)
; pin_code end address is: 28 (R7)
; port end address is: 32 (R8)
;__Lib_GPIO_X_X_AHB.c, 429 :: 		
0x0AE8	0x2000    MOVS	R0, #0
0x0AEA	0xE049    B	L_end_GPIO_Config
L_GPIO_Config76:
;__Lib_GPIO_X_X_AHB.c, 430 :: 		
; port start address is: 32 (R8)
; pin_code start address is: 28 (R7)
; pin_mask start address is: 12 (R3)
0x0AEC	0x2F0B    CMP	R7, #11
0x0AEE	0xD901    BLS	L_GPIO_Config77
; pin_mask end address is: 12 (R3)
; pin_code end address is: 28 (R7)
; port end address is: 32 (R8)
;__Lib_GPIO_X_X_AHB.c, 431 :: 		
0x0AF0	0x2001    MOVS	R0, #1
0x0AF2	0xE045    B	L_end_GPIO_Config
L_GPIO_Config77:
;__Lib_GPIO_X_X_AHB.c, 433 :: 		
; tmp_code start address is: 4 (R1)
; port start address is: 32 (R8)
; pin_code start address is: 28 (R7)
; pin_mask start address is: 12 (R3)
0x0AF4	0x2100    MOVS	R1, #0
;__Lib_GPIO_X_X_AHB.c, 434 :: 		
; i start address is: 0 (R0)
0x0AF6	0x2000    MOVS	R0, #0
; pin_mask end address is: 12 (R3)
; pin_code end address is: 28 (R7)
; port end address is: 32 (R8)
; tmp_code end address is: 4 (R1)
; i end address is: 0 (R0)
0x0AF8	0x9101    STR	R1, [SP, #4]
0x0AFA	0xB2DA    UXTB	R2, R3
0x0AFC	0xB2C3    UXTB	R3, R0
0x0AFE	0x4640    MOV	R0, R8
0x0B00	0xB2F9    UXTB	R1, R7
0x0B02	0x9F01    LDR	R7, [SP, #4]
L_GPIO_Config78:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; port start address is: 0 (R0)
; pin_code start address is: 4 (R1)
; pin_mask start address is: 8 (R2)
0x0B04	0x2B08    CMP	R3, #8
0x0B06	0xD212    BCS	L_GPIO_Config79
;__Lib_GPIO_X_X_AHB.c, 435 :: 		
0x0B08	0xFA22F403  LSR	R4, R2, R3
0x0B0C	0xB2E4    UXTB	R4, R4
0x0B0E	0xF0040401  AND	R4, R4, #1
0x0B12	0xB2E4    UXTB	R4, R4
0x0B14	0xB144    CBZ	R4, L__GPIO_Config91
;__Lib_GPIO_X_X_AHB.c, 436 :: 		
0x0B16	0x009D    LSLS	R5, R3, #2
0x0B18	0xB22D    SXTH	R5, R5
0x0B1A	0xF04F040F  MOV	R4, #15
0x0B1E	0x40AC    LSLS	R4, R5
0x0B20	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0B24	0x462F    MOV	R7, R5
0x0B26	0xE7FF    B	L_GPIO_Config81
L__GPIO_Config91:
;__Lib_GPIO_X_X_AHB.c, 435 :: 		
;__Lib_GPIO_X_X_AHB.c, 436 :: 		
L_GPIO_Config81:
;__Lib_GPIO_X_X_AHB.c, 434 :: 		
; tmp_code start address is: 28 (R7)
0x0B28	0x1C5B    ADDS	R3, R3, #1
0x0B2A	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_X_X_AHB.c, 437 :: 		
; i end address is: 12 (R3)
0x0B2C	0xE7EA    B	L_GPIO_Config78
L_GPIO_Config79:
;__Lib_GPIO_X_X_AHB.c, 438 :: 		
0x0B2E	0xF200562C  ADDW	R6, R0, #1324
0x0B32	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x0B34	0x6834    LDR	R4, [R6, #0]
0x0B36	0x402C    ANDS	R4, R5
0x0B38	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_X_X_AHB.c, 439 :: 		
; tmp_code start address is: 24 (R6)
0x0B3A	0x2600    MOVS	R6, #0
;__Lib_GPIO_X_X_AHB.c, 440 :: 		
; i start address is: 12 (R3)
0x0B3C	0x2300    MOVS	R3, #0
; pin_code end address is: 4 (R1)
; pin_mask end address is: 8 (R2)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
; i end address is: 12 (R3)
0x0B3E	0xF88D2004  STRB	R2, [SP, #4]
0x0B42	0xB2CA    UXTB	R2, R1
0x0B44	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config82:
; i start address is: 12 (R3)
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; tmp_code start address is: 24 (R6)
; pin_mask start address is: 4 (R1)
; pin_mask end address is: 4 (R1)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; port start address is: 0 (R0)
0x0B48	0x2B08    CMP	R3, #8
0x0B4A	0xD213    BCS	L_GPIO_Config83
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
;__Lib_GPIO_X_X_AHB.c, 441 :: 		
; pin_code start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
0x0B4C	0xFA21F403  LSR	R4, R1, R3
0x0B50	0xB2E4    UXTB	R4, R4
0x0B52	0xF0040401  AND	R4, R4, #1
0x0B56	0xB2E4    UXTB	R4, R4
0x0B58	0xB14C    CBZ	R4, L__GPIO_Config92
;__Lib_GPIO_X_X_AHB.c, 442 :: 		
0x0B5A	0xB2D5    UXTB	R5, R2
0x0B5C	0x009C    LSLS	R4, R3, #2
0x0B5E	0xB224    SXTH	R4, R4
0x0B60	0xFA05F404  LSL	R4, R5, R4
0x0B64	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x0B68	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x0B6A	0x462E    MOV	R6, R5
0x0B6C	0xE7FF    B	L_GPIO_Config85
L__GPIO_Config92:
;__Lib_GPIO_X_X_AHB.c, 441 :: 		
;__Lib_GPIO_X_X_AHB.c, 442 :: 		
L_GPIO_Config85:
;__Lib_GPIO_X_X_AHB.c, 440 :: 		
; tmp_code start address is: 24 (R6)
0x0B6E	0x1C5B    ADDS	R3, R3, #1
0x0B70	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_X_X_AHB.c, 443 :: 		
; pin_mask end address is: 4 (R1)
; pin_code end address is: 8 (R2)
; i end address is: 12 (R3)
0x0B72	0xE7E9    B	L_GPIO_Config82
L_GPIO_Config83:
;__Lib_GPIO_X_X_AHB.c, 444 :: 		
0x0B74	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x0B78	0x682C    LDR	R4, [R5, #0]
0x0B7A	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x0B7C	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_X_X_AHB.c, 446 :: 		
0x0B7E	0x2000    MOVS	R0, #0
;__Lib_GPIO_X_X_AHB.c, 447 :: 		
L_end_GPIO_Config:
0x0B80	0xF8DDE000  LDR	LR, [SP, #0]
0x0B84	0xB002    ADD	SP, SP, #8
0x0B86	0x4770    BX	LR
0x0B88	0xF000FFFF  	#-4096
0x0B8C	0x00000000  	__GPIO_DIR_INPUT
0x0B90	0x00010000  	__GPIO_DIR_OUTPUT
0x0B94	0x70004000  	#1073770496
0x0B98	0x40004002  	#1073889280
0x0B9C	0x50004000  	#1073762304
0x0BA0	0xB0004005  	#1074114560
0x0BA4	0xC0004005  	#1074118656
0x0BA8	0x90004005  	#1074106368
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_X_X_AHB.c, 5 :: 		
; port start address is: 0 (R0)
0x035C	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_X_X_AHB.c, 8 :: 		
0x035E	0x498A    LDR	R1, [PC, #552]
0x0360	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x0364	0x4608    MOV	R0, R1
;__Lib_GPIO_X_X_AHB.c, 9 :: 		
0x0366	0xE0F1    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_X_X_AHB.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_X_X_AHB.c, 13 :: 		
0x0368	0x4988    LDR	R1, [PC, #544]
0x036A	0x6809    LDR	R1, [R1, #0]
0x036C	0xF0410201  ORR	R2, R1, #1
0x0370	0x4986    LDR	R1, [PC, #536]
0x0372	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 14 :: 		
0x0374	0x4986    LDR	R1, [PC, #536]
0x0376	0x680A    LDR	R2, [R1, #0]
0x0378	0xF06F0101  MVN	R1, #1
0x037C	0x400A    ANDS	R2, R1
0x037E	0x4984    LDR	R1, [PC, #528]
0x0380	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 15 :: 		
0x0382	0xE13F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 17 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_X_X_AHB.c, 18 :: 		
0x0384	0x4981    LDR	R1, [PC, #516]
0x0386	0x6809    LDR	R1, [R1, #0]
0x0388	0xF0410201  ORR	R2, R1, #1
0x038C	0x497F    LDR	R1, [PC, #508]
0x038E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 19 :: 		
0x0390	0x497F    LDR	R1, [PC, #508]
0x0392	0x6809    LDR	R1, [R1, #0]
0x0394	0xF0410201  ORR	R2, R1, #1
0x0398	0x497D    LDR	R1, [PC, #500]
0x039A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 20 :: 		
0x039C	0xE132    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_X_X_AHB.c, 25 :: 		
0x039E	0x497B    LDR	R1, [PC, #492]
0x03A0	0x6809    LDR	R1, [R1, #0]
0x03A2	0xF0410202  ORR	R2, R1, #2
0x03A6	0x4979    LDR	R1, [PC, #484]
0x03A8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 26 :: 		
0x03AA	0x4979    LDR	R1, [PC, #484]
0x03AC	0x680A    LDR	R2, [R1, #0]
0x03AE	0xF06F0102  MVN	R1, #2
0x03B2	0x400A    ANDS	R2, R1
0x03B4	0x4976    LDR	R1, [PC, #472]
0x03B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 27 :: 		
0x03B8	0xE124    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 29 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_X_X_AHB.c, 30 :: 		
0x03BA	0x4974    LDR	R1, [PC, #464]
0x03BC	0x6809    LDR	R1, [R1, #0]
0x03BE	0xF0410202  ORR	R2, R1, #2
0x03C2	0x4972    LDR	R1, [PC, #456]
0x03C4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 31 :: 		
0x03C6	0x4972    LDR	R1, [PC, #456]
0x03C8	0x6809    LDR	R1, [R1, #0]
0x03CA	0xF0410202  ORR	R2, R1, #2
0x03CE	0x4970    LDR	R1, [PC, #448]
0x03D0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 32 :: 		
0x03D2	0xE117    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_X_X_AHB.c, 37 :: 		
0x03D4	0x496D    LDR	R1, [PC, #436]
0x03D6	0x6809    LDR	R1, [R1, #0]
0x03D8	0xF0410204  ORR	R2, R1, #4
0x03DC	0x496B    LDR	R1, [PC, #428]
0x03DE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 38 :: 		
0x03E0	0x496B    LDR	R1, [PC, #428]
0x03E2	0x680A    LDR	R2, [R1, #0]
0x03E4	0xF06F0104  MVN	R1, #4
0x03E8	0x400A    ANDS	R2, R1
0x03EA	0x4969    LDR	R1, [PC, #420]
0x03EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 39 :: 		
0x03EE	0xE109    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 41 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_X_X_AHB.c, 42 :: 		
0x03F0	0x4966    LDR	R1, [PC, #408]
0x03F2	0x6809    LDR	R1, [R1, #0]
0x03F4	0xF0410204  ORR	R2, R1, #4
0x03F8	0x4964    LDR	R1, [PC, #400]
0x03FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 43 :: 		
0x03FC	0x4964    LDR	R1, [PC, #400]
0x03FE	0x6809    LDR	R1, [R1, #0]
0x0400	0xF0410204  ORR	R2, R1, #4
0x0404	0x4962    LDR	R1, [PC, #392]
0x0406	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 44 :: 		
0x0408	0xE0FC    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_X_X_AHB.c, 49 :: 		
0x040A	0x4960    LDR	R1, [PC, #384]
0x040C	0x6809    LDR	R1, [R1, #0]
0x040E	0xF0410208  ORR	R2, R1, #8
0x0412	0x495E    LDR	R1, [PC, #376]
0x0414	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 50 :: 		
0x0416	0x495E    LDR	R1, [PC, #376]
0x0418	0x680A    LDR	R2, [R1, #0]
0x041A	0xF06F0108  MVN	R1, #8
0x041E	0x400A    ANDS	R2, R1
0x0420	0x495B    LDR	R1, [PC, #364]
0x0422	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 51 :: 		
0x0424	0xE0EE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 53 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_X_X_AHB.c, 54 :: 		
0x0426	0x4959    LDR	R1, [PC, #356]
0x0428	0x6809    LDR	R1, [R1, #0]
0x042A	0xF0410208  ORR	R2, R1, #8
0x042E	0x4957    LDR	R1, [PC, #348]
0x0430	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 55 :: 		
0x0432	0x4957    LDR	R1, [PC, #348]
0x0434	0x6809    LDR	R1, [R1, #0]
0x0436	0xF0410208  ORR	R2, R1, #8
0x043A	0x4955    LDR	R1, [PC, #340]
0x043C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 56 :: 		
0x043E	0xE0E1    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_X_X_AHB.c, 61 :: 		
0x0440	0x4952    LDR	R1, [PC, #328]
0x0442	0x6809    LDR	R1, [R1, #0]
0x0444	0xF0410210  ORR	R2, R1, #16
0x0448	0x4950    LDR	R1, [PC, #320]
0x044A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 62 :: 		
0x044C	0x4950    LDR	R1, [PC, #320]
0x044E	0x680A    LDR	R2, [R1, #0]
0x0450	0xF06F0110  MVN	R1, #16
0x0454	0x400A    ANDS	R2, R1
0x0456	0x494E    LDR	R1, [PC, #312]
0x0458	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 63 :: 		
0x045A	0xE0D3    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 65 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_X_X_AHB.c, 66 :: 		
0x045C	0x494B    LDR	R1, [PC, #300]
0x045E	0x6809    LDR	R1, [R1, #0]
0x0460	0xF0410210  ORR	R2, R1, #16
0x0464	0x4949    LDR	R1, [PC, #292]
0x0466	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 67 :: 		
0x0468	0x4949    LDR	R1, [PC, #292]
0x046A	0x6809    LDR	R1, [R1, #0]
0x046C	0xF0410210  ORR	R2, R1, #16
0x0470	0x4947    LDR	R1, [PC, #284]
0x0472	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 68 :: 		
0x0474	0xE0C6    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_X_X_AHB.c, 73 :: 		
0x0476	0x4945    LDR	R1, [PC, #276]
0x0478	0x6809    LDR	R1, [R1, #0]
0x047A	0xF0410220  ORR	R2, R1, #32
0x047E	0x4943    LDR	R1, [PC, #268]
0x0480	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 74 :: 		
0x0482	0x4943    LDR	R1, [PC, #268]
0x0484	0x680A    LDR	R2, [R1, #0]
0x0486	0xF06F0120  MVN	R1, #32
0x048A	0x400A    ANDS	R2, R1
0x048C	0x4940    LDR	R1, [PC, #256]
0x048E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 75 :: 		
0x0490	0xE0B8    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 77 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_X_X_AHB.c, 78 :: 		
0x0492	0x493E    LDR	R1, [PC, #248]
0x0494	0x6809    LDR	R1, [R1, #0]
0x0496	0xF0410220  ORR	R2, R1, #32
0x049A	0x493C    LDR	R1, [PC, #240]
0x049C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 79 :: 		
0x049E	0x493C    LDR	R1, [PC, #240]
0x04A0	0x6809    LDR	R1, [R1, #0]
0x04A2	0xF0410220  ORR	R2, R1, #32
0x04A6	0x493A    LDR	R1, [PC, #232]
0x04A8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 80 :: 		
0x04AA	0xE0AB    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_X_X_AHB.c, 85 :: 		
0x04AC	0x4937    LDR	R1, [PC, #220]
0x04AE	0x6809    LDR	R1, [R1, #0]
0x04B0	0xF0410240  ORR	R2, R1, #64
0x04B4	0x4935    LDR	R1, [PC, #212]
0x04B6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 86 :: 		
0x04B8	0x4935    LDR	R1, [PC, #212]
0x04BA	0x680A    LDR	R2, [R1, #0]
0x04BC	0xF06F0140  MVN	R1, #64
0x04C0	0x400A    ANDS	R2, R1
0x04C2	0x4933    LDR	R1, [PC, #204]
0x04C4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 87 :: 		
0x04C6	0xE09D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 89 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_X_X_AHB.c, 90 :: 		
0x04C8	0x4930    LDR	R1, [PC, #192]
0x04CA	0x6809    LDR	R1, [R1, #0]
0x04CC	0xF0410240  ORR	R2, R1, #64
0x04D0	0x492E    LDR	R1, [PC, #184]
0x04D2	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 91 :: 		
0x04D4	0x492E    LDR	R1, [PC, #184]
0x04D6	0x6809    LDR	R1, [R1, #0]
0x04D8	0xF0410240  ORR	R2, R1, #64
0x04DC	0x492C    LDR	R1, [PC, #176]
0x04DE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 92 :: 		
0x04E0	0xE090    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_X_X_AHB.c, 97 :: 		
0x04E2	0x492A    LDR	R1, [PC, #168]
0x04E4	0x6809    LDR	R1, [R1, #0]
0x04E6	0xF0410280  ORR	R2, R1, #128
0x04EA	0x4928    LDR	R1, [PC, #160]
0x04EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 98 :: 		
0x04EE	0x4928    LDR	R1, [PC, #160]
0x04F0	0x6809    LDR	R1, [R1, #0]
0x04F2	0xF001027F  AND	R2, R1, #127
0x04F6	0x4926    LDR	R1, [PC, #152]
0x04F8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 99 :: 		
0x04FA	0xE083    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 101 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_X_X_AHB.c, 102 :: 		
0x04FC	0x4923    LDR	R1, [PC, #140]
0x04FE	0x6809    LDR	R1, [R1, #0]
0x0500	0xF0410280  ORR	R2, R1, #128
0x0504	0x4921    LDR	R1, [PC, #132]
0x0506	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 103 :: 		
0x0508	0x4921    LDR	R1, [PC, #132]
0x050A	0x6809    LDR	R1, [R1, #0]
0x050C	0xF0410280  ORR	R2, R1, #128
0x0510	0x491F    LDR	R1, [PC, #124]
0x0512	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 104 :: 		
0x0514	0xE076    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_X_X_AHB.c, 109 :: 		
0x0516	0x491D    LDR	R1, [PC, #116]
0x0518	0x6809    LDR	R1, [R1, #0]
0x051A	0xF4417280  ORR	R2, R1, #256
0x051E	0x491B    LDR	R1, [PC, #108]
0x0520	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 110 :: 		
0x0522	0x491B    LDR	R1, [PC, #108]
0x0524	0x680A    LDR	R2, [R1, #0]
0x0526	0xF46F7180  MVN	R1, #256
0x052A	0x400A    ANDS	R2, R1
0x052C	0x4918    LDR	R1, [PC, #96]
0x052E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 111 :: 		
0x0530	0xE068    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 113 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_X_X_AHB.c, 114 :: 		
0x0532	0x4916    LDR	R1, [PC, #88]
0x0534	0x6809    LDR	R1, [R1, #0]
0x0536	0xF4417280  ORR	R2, R1, #256
0x053A	0x4914    LDR	R1, [PC, #80]
0x053C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 115 :: 		
0x053E	0x4914    LDR	R1, [PC, #80]
0x0540	0x6809    LDR	R1, [R1, #0]
0x0542	0xF4417280  ORR	R2, R1, #256
0x0546	0x4912    LDR	R1, [PC, #72]
0x0548	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_X_X_AHB.c, 116 :: 		
0x054A	0xE05B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_X_X_AHB.c, 118 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x054C	0xF1B02F40  CMP	R0, #1073758208
0x0550	0xF43FAF0A  BEQ	L_GPIO_Clk_Enable2
0x0554	0x490F    LDR	R1, [PC, #60]
0x0556	0x4288    CMP	R0, R1
0x0558	0xF43FAF14  BEQ	L_GPIO_Clk_Enable3
0x055C	0x490E    LDR	R1, [PC, #56]
0x055E	0x4288    CMP	R0, R1
0x0560	0xF43FAF1D  BEQ	L_GPIO_Clk_Enable4
0x0564	0x490D    LDR	R1, [PC, #52]
0x0566	0x4288    CMP	R0, R1
0x0568	0xF43FAF27  BEQ	L_GPIO_Clk_Enable5
0x056C	0x490C    LDR	R1, [PC, #48]
0x056E	0x4288    CMP	R0, R1
0x0570	0xF43FAF30  BEQ	L_GPIO_Clk_Enable6
0x0574	0x490B    LDR	R1, [PC, #44]
0x0576	0x4288    CMP	R0, R1
0x0578	0xF43FAF3A  BEQ	L_GPIO_Clk_Enable7
0x057C	0x490A    LDR	R1, [PC, #40]
0x057E	0x4288    CMP	R0, R1
0x0580	0xF43FAF43  BEQ	L_GPIO_Clk_Enable8
0x0584	0xF000B812  B	#36
0x0588	0xF000FFFF  	#-4096
0x058C	0xE108400F  	SYSCTL_RCGC2+0
0x0590	0xE06C400F  	SYSCTL_GPIOHBCTL+0
0x0594	0x80004005  	#1074102272
0x0598	0x50004000  	#1073762304
0x059C	0x90004005  	#1074106368
0x05A0	0x60004000  	#1073766400
0x05A4	0xA0004005  	#1074110464
0x05A8	0x70004000  	#1073770496
0x05AC	0x4916    LDR	R1, [PC, #88]
0x05AE	0x4288    CMP	R0, R1
0x05B0	0xF43FAF39  BEQ	L_GPIO_Clk_Enable9
0x05B4	0x4915    LDR	R1, [PC, #84]
0x05B6	0x4288    CMP	R0, R1
0x05B8	0xF43FAF42  BEQ	L_GPIO_Clk_Enable10
0x05BC	0x4914    LDR	R1, [PC, #80]
0x05BE	0x4288    CMP	R0, R1
0x05C0	0xF43FAF4C  BEQ	L_GPIO_Clk_Enable11
0x05C4	0x4913    LDR	R1, [PC, #76]
0x05C6	0x4288    CMP	R0, R1
0x05C8	0xF43FAF55  BEQ	L_GPIO_Clk_Enable12
0x05CC	0x4912    LDR	R1, [PC, #72]
0x05CE	0x4288    CMP	R0, R1
0x05D0	0xF43FAF5F  BEQ	L_GPIO_Clk_Enable13
0x05D4	0x4911    LDR	R1, [PC, #68]
0x05D6	0x4288    CMP	R0, R1
0x05D8	0xF43FAF68  BEQ	L_GPIO_Clk_Enable14
0x05DC	0x4910    LDR	R1, [PC, #64]
0x05DE	0x4288    CMP	R0, R1
0x05E0	0xF43FAF72  BEQ	L_GPIO_Clk_Enable15
0x05E4	0x490F    LDR	R1, [PC, #60]
0x05E6	0x4288    CMP	R0, R1
0x05E8	0xF43FAF7B  BEQ	L_GPIO_Clk_Enable16
0x05EC	0x490E    LDR	R1, [PC, #56]
0x05EE	0x4288    CMP	R0, R1
0x05F0	0xF43FAF84  BEQ	L_GPIO_Clk_Enable17
0x05F4	0x490D    LDR	R1, [PC, #52]
0x05F6	0x4288    CMP	R0, R1
0x05F8	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable18
0x05FC	0x490C    LDR	R1, [PC, #48]
0x05FE	0x4288    CMP	R0, R1
0x0600	0xF43FAF97  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_X_X_AHB.c, 119 :: 		
L_end_GPIO_Clk_Enable:
0x0604	0xB001    ADD	SP, SP, #4
0x0606	0x4770    BX	LR
0x0608	0xB0004005  	#1074114560
0x060C	0x40004002  	#1073889280
0x0610	0xC0004005  	#1074118656
0x0614	0x50004002  	#1073893376
0x0618	0xD0004005  	#1074122752
0x061C	0x60004002  	#1073897472
0x0620	0xE0004005  	#1074126848
0x0624	0x70004002  	#1073901568
0x0628	0xF0004005  	#1074130944
0x062C	0xD0004003  	#1073991680
0x0630	0x00004006  	#1074135040
; end of _GPIO_Clk_Enable
__Lib_UART012_HS_mux_UART0_Disable:
;__Lib_UART012_HS_mux.c, 116 :: 		
0x2B8C	0xB081    SUB	SP, SP, #4
;__Lib_UART012_HS_mux.c, 124 :: 		
0x2B8E	0x2100    MOVS	R1, #0
0x2B90	0xB249    SXTB	R1, R1
0x2B92	0x4804    LDR	R0, [PC, #16]
0x2B94	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 125 :: 		
0x2B96	0x4804    LDR	R0, [PC, #16]
0x2B98	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 126 :: 		
0x2B9A	0x4804    LDR	R0, [PC, #16]
0x2B9C	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 127 :: 		
L_end_UART0_Disable:
0x2B9E	0xB001    ADD	SP, SP, #4
0x2BA0	0x4770    BX	LR
0x2BA2	0xBF00    NOP
0x2BA4	0x06004218  	UART0_CTL+0
0x2BA8	0x06204218  	UART0_CTL+0
0x2BAC	0x06244218  	UART0_CTL+0
; end of __Lib_UART012_HS_mux_UART0_Disable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x2C68	0x4801    LDR	R0, [PC, #4]
0x2C6A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x2C6C	0x4770    BX	LR
0x2C6E	0xBF00    NOP
0x2C70	0x00482000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART012_HS_mux_UART0_Enable:
;__Lib_UART012_HS_mux.c, 129 :: 		
0x2C44	0xB081    SUB	SP, SP, #4
;__Lib_UART012_HS_mux.c, 137 :: 		
0x2C46	0x2101    MOVS	R1, #1
0x2C48	0xB249    SXTB	R1, R1
0x2C4A	0x4804    LDR	R0, [PC, #16]
0x2C4C	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 138 :: 		
0x2C4E	0x4804    LDR	R0, [PC, #16]
0x2C50	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 139 :: 		
0x2C52	0x4804    LDR	R0, [PC, #16]
0x2C54	0x6001    STR	R1, [R0, #0]
;__Lib_UART012_HS_mux.c, 140 :: 		
L_end_UART0_Enable:
0x2C56	0xB001    ADD	SP, SP, #4
0x2C58	0x4770    BX	LR
0x2C5A	0xBF00    NOP
0x2C5C	0x06004218  	UART0_CTL+0
0x2C60	0x06204218  	UART0_CTL+0
0x2C64	0x06244218  	UART0_CTL+0
; end of __Lib_UART012_HS_mux_UART0_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_X_X_AHB.c, 456 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x311C	0xB081    SUB	SP, SP, #4
0x311E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_X_X_AHB.c, 457 :: 		
0x3122	0x2400    MOVS	R4, #0
0x3124	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x3128	0xB21B    SXTH	R3, R3
0x312A	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x312E	0xB212    SXTH	R2, R2
0x3130	0x431A    ORRS	R2, R3
0x3132	0xB293    UXTH	R3, R2
0x3134	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3136	0xB410    PUSH	(R4)
0x3138	0xF7FDFB92  BL	_GPIO_Config+0
0x313C	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_X_X_AHB.c, 458 :: 		
L_end_GPIO_Digital_Input:
0x313E	0xF8DDE000  LDR	LR, [SP, #0]
0x3142	0xB001    ADD	SP, SP, #4
0x3144	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Digital_Output:
;__Lib_GPIO_X_X_AHB.c, 461 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2F94	0xB081    SUB	SP, SP, #4
0x2F96	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_X_X_AHB.c, 462 :: 		
0x2F9A	0x2400    MOVS	R4, #0
0x2F9C	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x2FA0	0xB21B    SXTH	R3, R3
0x2FA2	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x2FA6	0xB212    SXTH	R2, R2
0x2FA8	0x431A    ORRS	R2, R3
0x2FAA	0xB293    UXTH	R3, R2
0x2FAC	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2FAE	0xB410    PUSH	(R4)
0x2FB0	0xF7FDFC56  BL	_GPIO_Config+0
0x2FB4	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_X_X_AHB.c, 463 :: 		
L_end_GPIO_Digital_Output:
0x2FB6	0xF8DDE000  LDR	LR, [SP, #0]
0x2FBA	0xB001    ADD	SP, SP, #4
0x2FBC	0x4770    BX	LR
; end of _GPIO_Digital_Output
_SPI0_Init_Advanced:
;__Lib_SPI_01_ALT.c, 59 :: 		
; module start address is: 12 (R3)
; master_slave_mode start address is: 4 (R1)
0x2FC0	0xB089    SUB	SP, SP, #36
0x2FC2	0xF8CDE000  STR	LR, [SP, #0]
0x2FC6	0x9007    STR	R0, [SP, #28]
0x2FC8	0x4618    MOV	R0, R3
0x2FCA	0xF8AD2020  STRH	R2, [SP, #32]
; module end address is: 12 (R3)
; master_slave_mode end address is: 4 (R1)
; master_slave_mode start address is: 4 (R1)
; module start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 61 :: 		
0x2FCE	0xF10D0B10  ADD	R11, SP, #16
0x2FD2	0xF10B0A0B  ADD	R10, R11, #11
0x2FD6	0xF8DFC118  LDR	R12, [PC, #280]
0x2FDA	0xF7FFFD8D  BL	___CC2DW+0
;__Lib_SPI_01_ALT.c, 63 :: 		
;__Lib_SPI_01_ALT.c, 66 :: 		
0x2FDE	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 0 (R0)
0x2FE2	0xF7FFFDE5  BL	_GPIO_Alternate_Function_Enable+0
0x2FE6	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_SPI_01_ALT.c, 68 :: 		
0x2FEA	0x2501    MOVS	R5, #1
0x2FEC	0xB26D    SXTB	R5, R5
0x2FEE	0x4C41    LDR	R4, [PC, #260]
0x2FF0	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 69 :: 		
0x2FF2	0x4C41    LDR	R4, [PC, #260]
; l start address is: 0 (R0)
0x2FF4	0x6820    LDR	R0, [R4, #0]
; l end address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 70 :: 		
0x2FF6	0x2500    MOVS	R5, #0
0x2FF8	0xB26D    SXTB	R5, R5
0x2FFA	0x4C40    LDR	R4, [PC, #256]
0x2FFC	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 72 :: 		
0x2FFE	0x4C40    LDR	R4, [PC, #256]
0x3000	0x6021    STR	R1, [R4, #0]
;__Lib_SPI_01_ALT.c, 73 :: 		
0x3002	0xF8BD5020  LDRH	R5, [SP, #32]
0x3006	0x4C3F    LDR	R4, [PC, #252]
0x3008	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 75 :: 		
0x300A	0x4D3F    LDR	R5, [PC, #252]
0x300C	0x4C3F    LDR	R4, [PC, #252]
0x300E	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 76 :: 		
0x3010	0x4D3F    LDR	R5, [PC, #252]
0x3012	0x4C40    LDR	R4, [PC, #256]
0x3014	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 78 :: 		
0x3016	0xF7FFFE27  BL	_Get_Fosc_kHz+0
;__Lib_SPI_01_ALT.c, 79 :: 		
0x301A	0xF24034E8  MOVW	R4, #1000
0x301E	0xFB00F504  MUL	R5, R0, R4
0x3022	0x9C07    LDR	R4, [SP, #28]
0x3024	0xFBB5F4F4  UDIV	R4, R5, R4
0x3028	0x9402    STR	R4, [SP, #8]
;__Lib_SPI_01_ALT.c, 81 :: 		
0x302A	0xB929    CBNZ	R1, L_SPI0_Init_Advanced2
; master_slave_mode end address is: 4 (R1)
;__Lib_SPI_01_ALT.c, 82 :: 		
0x302C	0x9C02    LDR	R4, [SP, #8]
0x302E	0x2C02    CMP	R4, #2
0x3030	0xDA01    BGE	L_SPI0_Init_Advanced3
;__Lib_SPI_01_ALT.c, 83 :: 		
0x3032	0x2402    MOVS	R4, #2
0x3034	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced3:
;__Lib_SPI_01_ALT.c, 84 :: 		
0x3036	0xE004    B	L_SPI0_Init_Advanced4
L_SPI0_Init_Advanced2:
;__Lib_SPI_01_ALT.c, 86 :: 		
0x3038	0x9C02    LDR	R4, [SP, #8]
0x303A	0x2C0C    CMP	R4, #12
0x303C	0xDA01    BGE	L_SPI0_Init_Advanced5
;__Lib_SPI_01_ALT.c, 87 :: 		
0x303E	0x240C    MOVS	R4, #12
0x3040	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced5:
;__Lib_SPI_01_ALT.c, 88 :: 		
L_SPI0_Init_Advanced4:
;__Lib_SPI_01_ALT.c, 91 :: 		
; i start address is: 4 (R1)
0x3042	0x2102    MOVS	R1, #2
0x3044	0xB209    SXTH	R1, R1
; i end address is: 4 (R1)
L_SPI0_Init_Advanced6:
; i start address is: 4 (R1)
0x3046	0xF1B10FFF  CMP	R1, #255
0x304A	0xDA3B    BGE	L_SPI0_Init_Advanced7
;__Lib_SPI_01_ALT.c, 92 :: 		
; j start address is: 8 (R2)
0x304C	0x2200    MOVS	R2, #0
0x304E	0xB212    SXTH	R2, R2
; j end address is: 8 (R2)
; i end address is: 4 (R1)
0x3050	0xB210    SXTH	R0, R2
L_SPI0_Init_Advanced9:
; j start address is: 0 (R0)
; i start address is: 4 (R1)
0x3052	0xF5B07F80  CMP	R0, #256
0x3056	0xDA2D    BGE	L_SPI0_Init_Advanced10
;__Lib_SPI_01_ALT.c, 93 :: 		
0x3058	0xB20D    SXTH	R5, R1
0x305A	0x1C44    ADDS	R4, R0, #1
0x305C	0xB224    SXTH	R4, R4
0x305E	0x4365    MULS	R5, R4, R5
0x3060	0x9C02    LDR	R4, [SP, #8]
0x3062	0x1B64    SUB	R4, R4, R5
0x3064	0x9403    STR	R4, [SP, #12]
;__Lib_SPI_01_ALT.c, 95 :: 		
0x3066	0x2C00    CMP	R4, #0
0x3068	0xDA04    BGE	L_SPI0_Init_Advanced12
;__Lib_SPI_01_ALT.c, 96 :: 		
0x306A	0x9D03    LDR	R5, [SP, #12]
0x306C	0xF04F34FF  MOV	R4, #-1
0x3070	0x436C    MULS	R4, R5, R4
0x3072	0x9403    STR	R4, [SP, #12]
L_SPI0_Init_Advanced12:
;__Lib_SPI_01_ALT.c, 98 :: 		
0x3074	0xB910    CBNZ	R0, L_SPI0_Init_Advanced13
;__Lib_SPI_01_ALT.c, 99 :: 		
0x3076	0x9C03    LDR	R4, [SP, #12]
0x3078	0x9405    STR	R4, [SP, #20]
0x307A	0xE004    B	L_SPI0_Init_Advanced14
L_SPI0_Init_Advanced13:
;__Lib_SPI_01_ALT.c, 100 :: 		
0x307C	0x9D03    LDR	R5, [SP, #12]
0x307E	0x9C05    LDR	R4, [SP, #20]
0x3080	0x42AC    CMP	R4, R5
0x3082	0xDA00    BGE	L_SPI0_Init_Advanced15
; j end address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 101 :: 		
0x3084	0xE016    B	L_SPI0_Init_Advanced10
L_SPI0_Init_Advanced15:
; j start address is: 0 (R0)
L_SPI0_Init_Advanced14:
;__Lib_SPI_01_ALT.c, 103 :: 		
0x3086	0x9D03    LDR	R5, [SP, #12]
0x3088	0x9C04    LDR	R4, [SP, #16]
0x308A	0x42AC    CMP	R4, R5
0x308C	0xDC02    BGT	L__SPI0_Init_Advanced44
0x308E	0x9C03    LDR	R4, [SP, #12]
0x3090	0xB104    CBZ	R4, L__SPI0_Init_Advanced43
0x3092	0xE005    B	L_SPI0_Init_Advanced18
L__SPI0_Init_Advanced44:
L__SPI0_Init_Advanced43:
;__Lib_SPI_01_ALT.c, 104 :: 		
0x3094	0x9C03    LDR	R4, [SP, #12]
0x3096	0x9404    STR	R4, [SP, #16]
;__Lib_SPI_01_ALT.c, 105 :: 		
0x3098	0xF88D1018  STRB	R1, [SP, #24]
;__Lib_SPI_01_ALT.c, 106 :: 		
0x309C	0xF88D0019  STRB	R0, [SP, #25]
;__Lib_SPI_01_ALT.c, 107 :: 		
L_SPI0_Init_Advanced18:
;__Lib_SPI_01_ALT.c, 109 :: 		
0x30A0	0x9C04    LDR	R4, [SP, #16]
0x30A2	0xB91C    CBNZ	R4, L_SPI0_Init_Advanced19
; j end address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 110 :: 		
0x30A4	0x2401    MOVS	R4, #1
0x30A6	0xF88D401A  STRB	R4, [SP, #26]
;__Lib_SPI_01_ALT.c, 111 :: 		
0x30AA	0xE003    B	L_SPI0_Init_Advanced10
;__Lib_SPI_01_ALT.c, 112 :: 		
L_SPI0_Init_Advanced19:
;__Lib_SPI_01_ALT.c, 92 :: 		
; j start address is: 0 (R0)
0x30AC	0x1C44    ADDS	R4, R0, #1
; j end address is: 0 (R0)
; j start address is: 8 (R2)
0x30AE	0xB222    SXTH	R2, R4
;__Lib_SPI_01_ALT.c, 114 :: 		
; j end address is: 8 (R2)
0x30B0	0xB210    SXTH	R0, R2
0x30B2	0xE7CE    B	L_SPI0_Init_Advanced9
L_SPI0_Init_Advanced10:
;__Lib_SPI_01_ALT.c, 115 :: 		
0x30B4	0xF89D401A  LDRB	R4, [SP, #26]
0x30B8	0x2C01    CMP	R4, #1
0x30BA	0xD100    BNE	L_SPI0_Init_Advanced20
; i end address is: 4 (R1)
;__Lib_SPI_01_ALT.c, 116 :: 		
0x30BC	0xE002    B	L_SPI0_Init_Advanced7
L_SPI0_Init_Advanced20:
;__Lib_SPI_01_ALT.c, 91 :: 		
; i start address is: 4 (R1)
0x30BE	0x1C89    ADDS	R1, R1, #2
0x30C0	0xB209    SXTH	R1, R1
;__Lib_SPI_01_ALT.c, 117 :: 		
; i end address is: 4 (R1)
0x30C2	0xE7C0    B	L_SPI0_Init_Advanced6
L_SPI0_Init_Advanced7:
;__Lib_SPI_01_ALT.c, 119 :: 		
0x30C4	0xF89D5018  LDRB	R5, [SP, #24]
0x30C8	0x4C13    LDR	R4, [PC, #76]
0x30CA	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 120 :: 		
0x30CC	0xF89D4019  LDRB	R4, [SP, #25]
0x30D0	0x0225    LSLS	R5, R4, #8
0x30D2	0xB22D    SXTH	R5, R5
0x30D4	0x4C0B    LDR	R4, [PC, #44]
0x30D6	0x6824    LDR	R4, [R4, #0]
0x30D8	0xEA440505  ORR	R5, R4, R5, LSL #0
0x30DC	0x4C09    LDR	R4, [PC, #36]
0x30DE	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 122 :: 		
0x30E0	0x2501    MOVS	R5, #1
0x30E2	0xB26D    SXTB	R5, R5
0x30E4	0x4C05    LDR	R4, [PC, #20]
0x30E6	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_01_ALT.c, 123 :: 		
L_end_SPI0_Init_Advanced:
0x30E8	0xF8DDE000  LDR	LR, [SP, #0]
0x30EC	0xB009    ADD	SP, SP, #36
0x30EE	0x4770    BX	LR
0x30F0	0x3A340000  	?ICSSPI0_Init_Advanced_difference_L0+0
0x30F4	0x209043FC  	SYSCTL_RCGC1_SSI0_bit+0
0x30F8	0xE108400F  	SYSCTL_RCGC2+0
0x30FC	0x00844210  	SSI_CR1_SSE_bit+0
0x3100	0x80044000  	SSI0_CR1+0
0x3104	0x80004000  	SSI0_CR0+0
0x3108	0x01610000  	_SPI0_Read+0
0x310C	0x004C2000  	_SPI_Rd_Ptr+0
0x3110	0x10450000  	_SPI0_Write+0
0x3114	0x00502000  	_SPI_Wr_Ptr+0
0x3118	0x80104000  	SSI0_CPSR+0
; end of _SPI0_Init_Advanced
___CC2DW:
;__Lib_System.c, 19 :: 		
0x2AF8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 21 :: 		
L_loopDW:
;__Lib_System.c, 22 :: 		
0x2AFA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 23 :: 		
0x2AFE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 24 :: 		
0x2B02	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 25 :: 		
0x2B06	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 27 :: 		
L_end___CC2DW:
0x2B08	0xB001    ADD	SP, SP, #4
0x2B0A	0x4770    BX	LR
; end of ___CC2DW
_ecg2_hal_init:
;ecg2_hal.c, 76 :: 		void ecg2_hal_init()
;ecg2_hal.c, 84 :: 		write_spi_ptr = SPI_Write;
0x2EA4	0x4903    LDR	R1, [PC, #12]
0x2EA6	0x4804    LDR	R0, [PC, #16]
0x2EA8	0x6001    STR	R1, [R0, #0]
;ecg2_hal.c, 85 :: 		read_spi_ptr  = SPI_Read;
0x2EAA	0x4904    LDR	R1, [PC, #16]
0x2EAC	0x4804    LDR	R0, [PC, #16]
0x2EAE	0x6001    STR	R1, [R0, #0]
;ecg2_hal.c, 90 :: 		}
L_end_ecg2_hal_init:
0x2EB0	0x4770    BX	LR
0x2EB2	0xBF00    NOP
0x2EB4	0x2AE10000  	_SPI_Write+0
0x2EB8	0x00402000  	ecg2_hal_write_spi_ptr+0
0x2EBC	0x011D0000  	_SPI_Read+0
0x2EC0	0x00442000  	ecg2_hal_read_spi_ptr+0
; end of _ecg2_hal_init
_ecg2_hal_send_command:
;ecg2_hal.c, 147 :: 		void ecg2_hal_send_command (uint8_t command)
; command start address is: 0 (R0)
0x33A0	0xB081    SUB	SP, SP, #4
0x33A2	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;ecg2_hal.c, 149 :: 		ECG2_CS = 0; // select chip
0x33A6	0x2200    MOVS	R2, #0
0x33A8	0xB252    SXTB	R2, R2
0x33AA	0x4915    LDR	R1, [PC, #84]
0x33AC	0x600A    STR	R2, [R1, #0]
;ecg2_hal.c, 150 :: 		Delay_us(1);
0x33AE	0xF2400717  MOVW	R7, #23
0x33B2	0xF2C00700  MOVT	R7, #0
0x33B6	0xBF00    NOP
0x33B8	0xBF00    NOP
L_ecg2_hal_send_command18:
0x33BA	0x1E7F    SUBS	R7, R7, #1
0x33BC	0xD1FD    BNE	L_ecg2_hal_send_command18
0x33BE	0xBF00    NOP
0x33C0	0xBF00    NOP
;ecg2_hal.c, 151 :: 		write_spi_ptr( command ); // send command
; command end address is: 0 (R0)
0x33C2	0x4C10    LDR	R4, [PC, #64]
0x33C4	0x6824    LDR	R4, [R4, #0]
0x33C6	0x47A0    BLX	R4
;ecg2_hal.c, 152 :: 		Delay_us(10);
0x33C8	0xF24007EF  MOVW	R7, #239
0x33CC	0xF2C00700  MOVT	R7, #0
L_ecg2_hal_send_command20:
0x33D0	0x1E7F    SUBS	R7, R7, #1
0x33D2	0xD1FD    BNE	L_ecg2_hal_send_command20
0x33D4	0xBF00    NOP
0x33D6	0xBF00    NOP
0x33D8	0xBF00    NOP
0x33DA	0xBF00    NOP
;ecg2_hal.c, 153 :: 		ECG2_CS = 1; // deselect chip
0x33DC	0x2201    MOVS	R2, #1
0x33DE	0xB252    SXTB	R2, R2
0x33E0	0x4907    LDR	R1, [PC, #28]
0x33E2	0x600A    STR	R2, [R1, #0]
;ecg2_hal.c, 154 :: 		Delay_us(10);
0x33E4	0xF24007EF  MOVW	R7, #239
0x33E8	0xF2C00700  MOVT	R7, #0
0x33EC	0xBF00    NOP
0x33EE	0xBF00    NOP
L_ecg2_hal_send_command22:
0x33F0	0x1E7F    SUBS	R7, R7, #1
0x33F2	0xD1FD    BNE	L_ecg2_hal_send_command22
0x33F4	0xBF00    NOP
0x33F6	0xBF00    NOP
;ecg2_hal.c, 155 :: 		}
L_end_ecg2_hal_send_command:
0x33F8	0xF8DDE000  LDR	LR, [SP, #0]
0x33FC	0xB001    ADD	SP, SP, #4
0x33FE	0x4770    BX	LR
0x3400	0x7F80424C  	ECG2_CS+0
0x3404	0x00402000  	ecg2_hal_write_spi_ptr+0
; end of _ecg2_hal_send_command
_SPI_Write:
;__Lib_SPI_01_ALT.c, 242 :: 		
; data_out start address is: 0 (R0)
0x2AE0	0xB081    SUB	SP, SP, #4
0x2AE2	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 243 :: 		
; data_out end address is: 0 (R0)
0x2AE6	0x4C03    LDR	R4, [PC, #12]
0x2AE8	0x6824    LDR	R4, [R4, #0]
0x2AEA	0x47A0    BLX	R4
;__Lib_SPI_01_ALT.c, 244 :: 		
L_end_SPI_Write:
0x2AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x2AF0	0xB001    ADD	SP, SP, #4
0x2AF2	0x4770    BX	LR
0x2AF4	0x00502000  	_SPI_Wr_Ptr+0
; end of _SPI_Write
_SPI0_Write:
;__Lib_SPI_01_ALT.c, 53 :: 		
; data_out start address is: 0 (R0)
0x1044	0xB081    SUB	SP, SP, #4
0x1046	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 54 :: 		
; data_out end address is: 0 (R0)
0x104A	0xF7FFF889  BL	_SPI0_Read+0
;__Lib_SPI_01_ALT.c, 55 :: 		
L_end_SPI0_Write:
0x104E	0xF8DDE000  LDR	LR, [SP, #0]
0x1052	0xB001    ADD	SP, SP, #4
0x1054	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI_01_ALT.c, 45 :: 		
; buffer start address is: 0 (R0)
0x0160	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 46 :: 		
0x0162	0x4905    LDR	R1, [PC, #20]
0x0164	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 47 :: 		
L_SPI0_Read0:
0x0166	0x4A05    LDR	R2, [PC, #20]
0x0168	0x6811    LDR	R1, [R2, #0]
0x016A	0xB901    CBNZ	R1, L_SPI0_Read1
0x016C	0xE7FB    B	L_SPI0_Read0
L_SPI0_Read1:
;__Lib_SPI_01_ALT.c, 48 :: 		
0x016E	0x4902    LDR	R1, [PC, #8]
0x0170	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_01_ALT.c, 49 :: 		
L_end_SPI0_Read:
0x0172	0xB001    ADD	SP, SP, #4
0x0174	0x4770    BX	LR
0x0176	0xBF00    NOP
0x0178	0x80084000  	SSI0_DR+0
0x017C	0x01884210  	SSI0_SR+0
; end of _SPI0_Read
_SPI1_Write:
;__Lib_SPI_01_ALT.c, 145 :: 		
; data_out start address is: 0 (R0)
0x066C	0xB081    SUB	SP, SP, #4
0x066E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 146 :: 		
; data_out end address is: 0 (R0)
0x0672	0xF7FFFD65  BL	_SPI1_Read+0
;__Lib_SPI_01_ALT.c, 147 :: 		
L_end_SPI1_Write:
0x0676	0xF8DDE000  LDR	LR, [SP, #0]
0x067A	0xB001    ADD	SP, SP, #4
0x067C	0x4770    BX	LR
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_01_ALT.c, 137 :: 		
; buffer start address is: 0 (R0)
0x0140	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 138 :: 		
0x0142	0x4905    LDR	R1, [PC, #20]
0x0144	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 139 :: 		
L_SPI1_Read21:
0x0146	0x4A05    LDR	R2, [PC, #20]
0x0148	0x6811    LDR	R1, [R2, #0]
0x014A	0xB901    CBNZ	R1, L_SPI1_Read22
0x014C	0xE7FB    B	L_SPI1_Read21
L_SPI1_Read22:
;__Lib_SPI_01_ALT.c, 140 :: 		
0x014E	0x4902    LDR	R1, [PC, #8]
0x0150	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_01_ALT.c, 141 :: 		
L_end_SPI1_Read:
0x0152	0xB001    ADD	SP, SP, #4
0x0154	0x4770    BX	LR
0x0156	0xBF00    NOP
0x0158	0x90084000  	SSI1_DR+0
0x015C	0x01884212  	SSI1_SR+0
; end of _SPI1_Read
_UART0_Write:
;__Lib_UART012_HS_mux.c, 45 :: 		
; _data start address is: 0 (R0)
0x0680	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 47 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x0682	0x4A04    LDR	R2, [PC, #16]
0x0684	0x6811    LDR	R1, [R2, #0]
0x0686	0xB101    CBZ	R1, L_UART0_Write1
0x0688	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART012_HS_mux.c, 50 :: 		
0x068A	0x4903    LDR	R1, [PC, #12]
0x068C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 51 :: 		
L_end_UART0_Write:
0x068E	0xB001    ADD	SP, SP, #4
0x0690	0x4770    BX	LR
0x0692	0xBF00    NOP
0x0694	0x03144218  	UART0_FR+0
0x0698	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART012_HS_mux.c, 245 :: 		
; _data start address is: 0 (R0)
0x0634	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 247 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x0636	0x4A04    LDR	R2, [PC, #16]
0x0638	0x6811    LDR	R1, [R2, #0]
0x063A	0xB101    CBZ	R1, L_UART1_Write19
0x063C	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART012_HS_mux.c, 250 :: 		
0x063E	0x4903    LDR	R1, [PC, #12]
0x0640	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 251 :: 		
L_end_UART1_Write:
0x0642	0xB001    ADD	SP, SP, #4
0x0644	0x4770    BX	LR
0x0646	0xBF00    NOP
0x0648	0x0314421A  	UART1_FR+0
0x064C	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART012_HS_mux.c, 460 :: 		
; _data start address is: 0 (R0)
0x0650	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 462 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x0652	0x4A04    LDR	R2, [PC, #16]
0x0654	0x6811    LDR	R1, [R2, #0]
0x0656	0xB101    CBZ	R1, L_UART2_Write37
0x0658	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART012_HS_mux.c, 465 :: 		
0x065A	0x4903    LDR	R1, [PC, #12]
0x065C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 466 :: 		
L_end_UART2_Write:
0x065E	0xB001    ADD	SP, SP, #4
0x0660	0x4770    BX	LR
0x0662	0xBF00    NOP
0x0664	0x0314421C  	UART2_FR+0
0x0668	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_setup_ecg2:
;ecg2_click_example.c, 54 :: 		void setup_ecg2()
0x3148	0xB083    SUB	SP, SP, #12
0x314A	0xF8CDE000  STR	LR, [SP, #0]
;ecg2_click_example.c, 57 :: 		ecg2_oscillator_clock_enable(true);
0x314E	0x2001    MOVS	R0, #1
0x3150	0xF7FFFD08  BL	_ecg2_oscillator_clock_enable+0
;ecg2_click_example.c, 58 :: 		ecg2_set_output_data_rate(SPS_125);
0x3154	0x2006    MOVS	R0, #6
0x3156	0xF7FFFCD9  BL	_ecg2_set_output_data_rate+0
;ecg2_click_example.c, 60 :: 		ecg2_set_test_source(TEST_SOURCE_EXTERNAL);
0x315A	0x2000    MOVS	R0, #0
0x315C	0xF7FFFE2A  BL	_ecg2_set_test_source+0
;ecg2_click_example.c, 62 :: 		ecg2_power_down_reference_buffer_enable(true);
0x3160	0x2001    MOVS	R0, #1
0x3162	0xF7FFFE13  BL	_ecg2_power_down_reference_buffer_enable+0
;ecg2_click_example.c, 63 :: 		ecg2_set_reference_voltage(vref_2_4V);
0x3166	0x2000    MOVS	R0, #0
0x3168	0xF7FFFDFE  BL	_ecg2_set_reference_voltage+0
;ecg2_click_example.c, 64 :: 		ecg2_rld_measurement_enable(true);
0x316C	0x2001    MOVS	R0, #1
0x316E	0xF7FFFD93  BL	_ecg2_rld_measurement_enable+0
;ecg2_click_example.c, 65 :: 		ecg2_rldref_source_select(RLDEF_SIGNAL_INTERNAL);
0x3172	0x2001    MOVS	R0, #1
0x3174	0xF7FFFD7E  BL	_ecg2_rldref_source_select+0
;ecg2_click_example.c, 66 :: 		ecg2_rld_buffer_enable(true);
0x3178	0x2001    MOVS	R0, #1
0x317A	0xF7FFFDA1  BL	_ecg2_rld_buffer_enable+0
;ecg2_click_example.c, 68 :: 		ecg2_lead_off_comparator_threshold_set(POSITIVE_70);
0x317E	0x2007    MOVS	R0, #7
0x3180	0xF7FFFDC6  BL	_ecg2_lead_off_comparator_threshold_set+0
;ecg2_click_example.c, 69 :: 		ecg2_vlead_off_enable(false);
0x3184	0x2000    MOVS	R0, #0
0x3186	0xF7FFFDAF  BL	_ecg2_vlead_off_enable+0
;ecg2_click_example.c, 70 :: 		ecg2_ilead_off_magnitude_set(NA_4);
0x318A	0x2000    MOVS	R0, #0
0x318C	0xF7FEF814  BL	_ecg2_ilead_off_magnitude_set+0
;ecg2_click_example.c, 71 :: 		ecg2_flead_off_frequency_set(3);
0x3190	0x2003    MOVS	R0, #3
0x3192	0xF7FDFFE7  BL	_ecg2_flead_off_frequency_set+0
;ecg2_click_example.c, 74 :: 		ecg2_configure_channel(1, false, 0, 1);
0x3196	0x2301    MOVS	R3, #1
0x3198	0x2200    MOVS	R2, #0
0x319A	0x2100    MOVS	R1, #0
0x319C	0x2001    MOVS	R0, #1
0x319E	0xF7FEF837  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 77 :: 		ecg2_configure_channel(2, false, 0, 1);
0x31A2	0x2301    MOVS	R3, #1
0x31A4	0x2200    MOVS	R2, #0
0x31A6	0x2100    MOVS	R1, #0
0x31A8	0x2002    MOVS	R0, #2
0x31AA	0xF7FEF831  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 80 :: 		ecg2_configure_channel(3, false, 0, 1);
0x31AE	0x2301    MOVS	R3, #1
0x31B0	0x2200    MOVS	R2, #0
0x31B2	0x2100    MOVS	R1, #0
0x31B4	0x2003    MOVS	R0, #3
0x31B6	0xF7FEF82B  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 82 :: 		ecg2_configure_channel(4, false, 0, 1);
0x31BA	0x2301    MOVS	R3, #1
0x31BC	0x2200    MOVS	R2, #0
0x31BE	0x2100    MOVS	R1, #0
0x31C0	0x2004    MOVS	R0, #4
0x31C2	0xF7FEF825  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 84 :: 		ecg2_right_leg_positive_drive_set(2);
0x31C6	0x2002    MOVS	R0, #2
0x31C8	0xF7FDFFA2  BL	_ecg2_right_leg_positive_drive_set+0
;ecg2_click_example.c, 86 :: 		ecg2_right_leg_negative_drive_set(2);
0x31CC	0x2002    MOVS	R0, #2
0x31CE	0xF7FDFFAD  BL	_ecg2_right_leg_negative_drive_set+0
;ecg2_click_example.c, 88 :: 		ecg2_lead_off_positive_channel_select(5);
0x31D2	0x2005    MOVS	R0, #5
0x31D4	0xF7FDFFB8  BL	_ecg2_lead_off_positive_channel_select+0
;ecg2_click_example.c, 90 :: 		ecg2_lead_off_negative_channel_select(2);
0x31D8	0x2002    MOVS	R0, #2
0x31DA	0xF7FFFC51  BL	_ecg2_lead_off_negative_channel_select+0
;ecg2_click_example.c, 92 :: 		ecg2_lead_off_current_direction_select(0);
0x31DE	0x2000    MOVS	R0, #0
0x31E0	0xF7FFFC5C  BL	_ecg2_lead_off_current_direction_select+0
;ecg2_click_example.c, 94 :: 		ecg2_lead_off_comparator_enable(true);
0x31E4	0x2001    MOVS	R0, #1
0x31E6	0xF7FFFC67  BL	_ecg2_lead_off_comparator_enable+0
;ecg2_click_example.c, 96 :: 		ecg2_hal_send_command(START_COMMAND); // send START command
0x31EA	0x2008    MOVS	R0, #8
0x31EC	0xF000F8D8  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 97 :: 		Delay_us(100);
0x31F0	0xF640175F  MOVW	R7, #2399
0x31F4	0xF2C00700  MOVT	R7, #0
L_setup_ecg20:
0x31F8	0x1E7F    SUBS	R7, R7, #1
0x31FA	0xD1FD    BNE	L_setup_ecg20
0x31FC	0xBF00    NOP
0x31FE	0xBF00    NOP
0x3200	0xBF00    NOP
0x3202	0xBF00    NOP
;ecg2_click_example.c, 98 :: 		ecg2_hal_send_command(RDATA_COMMAND); // enable read data once
0x3204	0x2012    MOVS	R0, #18
0x3206	0xF000F8CB  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 99 :: 		ECG2_CS = 0; // chip select
0x320A	0x2100    MOVS	R1, #0
0x320C	0xB249    SXTB	R1, R1
0x320E	0x485B    LDR	R0, [PC, #364]
0x3210	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 100 :: 		Delay_us(1);
0x3212	0xF2400717  MOVW	R7, #23
0x3216	0xF2C00700  MOVT	R7, #0
L_setup_ecg22:
0x321A	0x1E7F    SUBS	R7, R7, #1
0x321C	0xD1FD    BNE	L_setup_ecg22
0x321E	0xBF00    NOP
0x3220	0xBF00    NOP
0x3222	0xBF00    NOP
0x3224	0xBF00    NOP
;ecg2_click_example.c, 102 :: 		while (ECG2_DRDY) {} // Wait for ADS1194 device to prepare output data.
L_setup_ecg24:
0x3226	0x4956    LDR	R1, [PC, #344]
0x3228	0x6808    LDR	R0, [R1, #0]
0x322A	0xB100    CBZ	R0, L_setup_ecg25
0x322C	0xE7FB    B	L_setup_ecg24
L_setup_ecg25:
;ecg2_click_example.c, 103 :: 		Delay_us(5);
0x322E	0xF2400776  MOVW	R7, #118
0x3232	0xF2C00700  MOVT	R7, #0
0x3236	0xBF00    NOP
0x3238	0xBF00    NOP
L_setup_ecg26:
0x323A	0x1E7F    SUBS	R7, R7, #1
0x323C	0xD1FD    BNE	L_setup_ecg26
0x323E	0xBF00    NOP
0x3240	0xBF00    NOP
0x3242	0xBF00    NOP
0x3244	0xBF00    NOP
;ecg2_click_example.c, 104 :: 		for (tempctr = 0; tempctr < num_bytes_sample; tempctr++) { ecg_data_sample[tempctr] = SPI_Read(0); } // read ADS1194 output data, one sample
; tempctr start address is: 8 (R2)
0x3246	0x2200    MOVS	R2, #0
; tempctr end address is: 8 (R2)
L_setup_ecg28:
; tempctr start address is: 8 (R2)
0x3248	0x2A13    CMP	R2, #19
0x324A	0xDA0E    BGE	L_setup_ecg29
0x324C	0x484D    LDR	R0, [PC, #308]
0x324E	0x1880    ADDS	R0, R0, R2
0x3250	0x9002    STR	R0, [SP, #8]
0x3252	0xF88D2004  STRB	R2, [SP, #4]
0x3256	0x2000    MOVS	R0, #0
0x3258	0xF7FCFF60  BL	_SPI_Read+0
0x325C	0xF89D2004  LDRB	R2, [SP, #4]
0x3260	0x9902    LDR	R1, [SP, #8]
0x3262	0x7008    STRB	R0, [R1, #0]
0x3264	0x1C52    ADDS	R2, R2, #1
0x3266	0xB2D2    UXTB	R2, R2
; tempctr end address is: 8 (R2)
0x3268	0xE7EE    B	L_setup_ecg28
L_setup_ecg29:
;ecg2_click_example.c, 107 :: 		channel1_voltage_offset = calculate_ecg_channel( ecg_data_sample, 3, vref, channel_gain, 0 );
0x326A	0xF04F0000  MOV	R0, #0
0x326E	0xB401    PUSH	(R0)
0x3270	0x4B45    LDR	R3, [PC, #276]
0x3272	0x4A46    LDR	R2, [PC, #280]
0x3274	0x2103    MOVS	R1, #3
0x3276	0x4843    LDR	R0, [PC, #268]
0x3278	0xF7FEF962  BL	_calculate_ecg_channel+0
0x327C	0xB001    ADD	SP, SP, #4
0x327E	0x4944    LDR	R1, [PC, #272]
0x3280	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 109 :: 		channel2_voltage_offset = calculate_ecg_channel( ecg_data_sample, 5, vref, channel_gain, 0 );
0x3282	0xF04F0000  MOV	R0, #0
0x3286	0xB401    PUSH	(R0)
0x3288	0x4B3F    LDR	R3, [PC, #252]
0x328A	0x4A40    LDR	R2, [PC, #256]
0x328C	0x2105    MOVS	R1, #5
0x328E	0x483D    LDR	R0, [PC, #244]
0x3290	0xF7FEF956  BL	_calculate_ecg_channel+0
0x3294	0xB001    ADD	SP, SP, #4
0x3296	0x493F    LDR	R1, [PC, #252]
0x3298	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 111 :: 		channel3_voltage_offset = calculate_ecg_channel( ecg_data_sample, 7, vref, channel_gain, 0 );
0x329A	0xF04F0000  MOV	R0, #0
0x329E	0xB401    PUSH	(R0)
0x32A0	0x4B39    LDR	R3, [PC, #228]
0x32A2	0x4A3A    LDR	R2, [PC, #232]
0x32A4	0x2107    MOVS	R1, #7
0x32A6	0x4837    LDR	R0, [PC, #220]
0x32A8	0xF7FEF94A  BL	_calculate_ecg_channel+0
0x32AC	0xB001    ADD	SP, SP, #4
0x32AE	0x493A    LDR	R1, [PC, #232]
0x32B0	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 113 :: 		channel4_voltage_offset = calculate_ecg_channel( ecg_data_sample, 9, vref, channel_gain, 0 );
0x32B2	0xF04F0000  MOV	R0, #0
0x32B6	0xB401    PUSH	(R0)
0x32B8	0x4B33    LDR	R3, [PC, #204]
0x32BA	0x4A34    LDR	R2, [PC, #208]
0x32BC	0x2109    MOVS	R1, #9
0x32BE	0x4831    LDR	R0, [PC, #196]
0x32C0	0xF7FEF93E  BL	_calculate_ecg_channel+0
0x32C4	0xB001    ADD	SP, SP, #4
0x32C6	0x4935    LDR	R1, [PC, #212]
0x32C8	0x6008    STR	R0, [R1, #0]
;ecg2_click_example.c, 114 :: 		ECG2_CS = 1;
0x32CA	0x2101    MOVS	R1, #1
0x32CC	0xB249    SXTB	R1, R1
0x32CE	0x482B    LDR	R0, [PC, #172]
0x32D0	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 115 :: 		Delay_us(10);
0x32D2	0xF24007EF  MOVW	R7, #239
0x32D6	0xF2C00700  MOVT	R7, #0
L_setup_ecg211:
0x32DA	0x1E7F    SUBS	R7, R7, #1
0x32DC	0xD1FD    BNE	L_setup_ecg211
0x32DE	0xBF00    NOP
0x32E0	0xBF00    NOP
0x32E2	0xBF00    NOP
0x32E4	0xBF00    NOP
;ecg2_click_example.c, 118 :: 		ecg2_hal_send_command(STOP_COMMAND); // send STOP command
0x32E6	0x200A    MOVS	R0, #10
0x32E8	0xF000F85A  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 119 :: 		Delay_us(100);
0x32EC	0xF640175F  MOVW	R7, #2399
0x32F0	0xF2C00700  MOVT	R7, #0
0x32F4	0xBF00    NOP
0x32F6	0xBF00    NOP
L_setup_ecg213:
0x32F8	0x1E7F    SUBS	R7, R7, #1
0x32FA	0xD1FD    BNE	L_setup_ecg213
0x32FC	0xBF00    NOP
0x32FE	0xBF00    NOP
;ecg2_click_example.c, 120 :: 		ecg2_hal_send_command(SDATAC_COMMAND); // SDATAC mode
0x3300	0x2011    MOVS	R0, #17
0x3302	0xF000F84D  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 125 :: 		ecg2_configure_channel(1, false, 6, 0);
0x3306	0x2300    MOVS	R3, #0
0x3308	0x2206    MOVS	R2, #6
0x330A	0x2100    MOVS	R1, #0
0x330C	0x2001    MOVS	R0, #1
0x330E	0xF7FDFF7F  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 128 :: 		ecg2_configure_channel(2, false, 6, 0);
0x3312	0x2300    MOVS	R3, #0
0x3314	0x2206    MOVS	R2, #6
0x3316	0x2100    MOVS	R1, #0
0x3318	0x2002    MOVS	R0, #2
0x331A	0xF7FDFF79  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 131 :: 		ecg2_configure_channel(3, false, 6, 0);
0x331E	0x2300    MOVS	R3, #0
0x3320	0x2206    MOVS	R2, #6
0x3322	0x2100    MOVS	R1, #0
0x3324	0x2003    MOVS	R0, #3
0x3326	0xF7FDFF73  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 134 :: 		ecg2_configure_channel(4, false, 6, 4);
0x332A	0x2304    MOVS	R3, #4
0x332C	0x2206    MOVS	R2, #6
0x332E	0x2100    MOVS	R1, #0
0x3330	0x2004    MOVS	R0, #4
0x3332	0xF7FDFF6D  BL	_ecg2_configure_channel+0
;ecg2_click_example.c, 135 :: 		ecg2_hal_send_command(START_COMMAND); // send START command
0x3336	0x2008    MOVS	R0, #8
0x3338	0xF000F832  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 136 :: 		Delay_us(100);
0x333C	0xF640175F  MOVW	R7, #2399
0x3340	0xF2C00700  MOVT	R7, #0
0x3344	0xBF00    NOP
0x3346	0xBF00    NOP
L_setup_ecg215:
0x3348	0x1E7F    SUBS	R7, R7, #1
0x334A	0xD1FD    BNE	L_setup_ecg215
0x334C	0xBF00    NOP
0x334E	0xBF00    NOP
;ecg2_click_example.c, 137 :: 		ecg2_hal_send_command(RDATAC_COMMAND); // enable read data in continuous mode
0x3350	0x2010    MOVS	R0, #16
0x3352	0xF000F825  BL	_ecg2_hal_send_command+0
;ecg2_click_example.c, 139 :: 		ECG2_CS = 0; // chip select
0x3356	0x2100    MOVS	R1, #0
0x3358	0xB249    SXTB	R1, R1
0x335A	0x4808    LDR	R0, [PC, #32]
0x335C	0x6001    STR	R1, [R0, #0]
;ecg2_click_example.c, 140 :: 		Delay_us(1);
0x335E	0xF2400717  MOVW	R7, #23
0x3362	0xF2C00700  MOVT	R7, #0
0x3366	0xBF00    NOP
0x3368	0xBF00    NOP
L_setup_ecg217:
0x336A	0x1E7F    SUBS	R7, R7, #1
0x336C	0xD1FD    BNE	L_setup_ecg217
0x336E	0xBF00    NOP
0x3370	0xBF00    NOP
;ecg2_click_example.c, 141 :: 		}
L_end_setup_ecg2:
0x3372	0xF8DDE000  LDR	LR, [SP, #0]
0x3376	0xB003    ADD	SP, SP, #12
0x3378	0x4770    BX	LR
0x337A	0xBF00    NOP
0x337C	0x7F80424C  	GPIO_PORTG_DATA0_bit+0
0x3380	0x7F80424E  	GPIO_PORTH_DATA0_bit+0
0x3384	0x000C2000  	_ecg_data_sample+0
0x3388	0x000041A0  	#1101004800
0x338C	0x00004516  	#1159069696
0x3390	0x00202000  	_channel1_voltage_offset+0
0x3394	0x00242000  	_channel2_voltage_offset+0
0x3398	0x00282000  	_channel3_voltage_offset+0
0x339C	0x002C2000  	_channel4_voltage_offset+0
; end of _setup_ecg2
_ecg2_oscillator_clock_enable:
;ecg2_hw.c, 31 :: 		void ecg2_oscillator_clock_enable ( bool enable )
; enable start address is: 0 (R0)
0x2B64	0xB081    SUB	SP, SP, #4
0x2B66	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 34 :: 		if (enable)
0x2B6A	0xB128    CBZ	R0, L_ecg2_oscillator_clock_enable5
; enable end address is: 0 (R0)
;ecg2_hw.c, 35 :: 		register_bit_set(CONFIG1_REG, 5, 0);
0x2B6C	0x2200    MOVS	R2, #0
0x2B6E	0x2105    MOVS	R1, #5
0x2B70	0x2001    MOVS	R0, #1
0x2B72	0xF7FEF83B  BL	ecg2_hw_register_bit_set+0
0x2B76	0xE004    B	L_ecg2_oscillator_clock_enable6
L_ecg2_oscillator_clock_enable5:
;ecg2_hw.c, 37 :: 		register_bit_set(CONFIG1_REG, 5, 1);
0x2B78	0x2201    MOVS	R2, #1
0x2B7A	0x2105    MOVS	R1, #5
0x2B7C	0x2001    MOVS	R0, #1
0x2B7E	0xF7FEF835  BL	ecg2_hw_register_bit_set+0
L_ecg2_oscillator_clock_enable6:
;ecg2_hw.c, 38 :: 		}
L_end_ecg2_oscillator_clock_enable:
0x2B82	0xF8DDE000  LDR	LR, [SP, #0]
0x2B86	0xB001    ADD	SP, SP, #4
0x2B88	0x4770    BX	LR
; end of _ecg2_oscillator_clock_enable
ecg2_hw_register_bit_set:
;ecg2_hw.c, 4 :: 		static inline void register_bit_set(uint8_t reg, uint8_t bit_num, uint8_t val)
; val start address is: 8 (R2)
; bit_num start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0BEC	0xB085    SUB	SP, SP, #20
0x0BEE	0xF8CDE000  STR	LR, [SP, #0]
; val end address is: 8 (R2)
; bit_num end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; bit_num start address is: 4 (R1)
; val start address is: 8 (R2)
;ecg2_hw.c, 8 :: 		ecg2_hal_read_bytes(reg, &tempbuff, 1);
0x0BF2	0xAB04    ADD	R3, SP, #16
0x0BF4	0xF88D2004  STRB	R2, [SP, #4]
0x0BF8	0xF88D1008  STRB	R1, [SP, #8]
0x0BFC	0xF88D000C  STRB	R0, [SP, #12]
0x0C00	0x2201    MOVS	R2, #1
0x0C02	0x4619    MOV	R1, R3
0x0C04	0xF7FFFB20  BL	_ecg2_hal_read_bytes+0
0x0C08	0xF89D000C  LDRB	R0, [SP, #12]
0x0C0C	0xF89D1008  LDRB	R1, [SP, #8]
0x0C10	0xF89D2004  LDRB	R2, [SP, #4]
;ecg2_hw.c, 9 :: 		if (val == 1)
0x0C14	0x2A01    CMP	R2, #1
0x0C16	0xD10A    BNE	L_ecg2_hw_register_bit_set0
; val end address is: 8 (R2)
;ecg2_hw.c, 10 :: 		tempbuff |= 1 << bit_num;
0x0C18	0x2301    MOVS	R3, #1
0x0C1A	0xB21B    SXTH	R3, R3
0x0C1C	0xFA03F401  LSL	R4, R3, R1
0x0C20	0xB224    SXTH	R4, R4
; bit_num end address is: 4 (R1)
0x0C22	0xF89D3010  LDRB	R3, [SP, #16]
0x0C26	0x4323    ORRS	R3, R4
0x0C28	0xF88D3010  STRB	R3, [SP, #16]
0x0C2C	0xE00B    B	L_ecg2_hw_register_bit_set1
L_ecg2_hw_register_bit_set0:
;ecg2_hw.c, 11 :: 		else if (val == 0)
; val start address is: 8 (R2)
; bit_num start address is: 4 (R1)
0x0C2E	0xB952    CBNZ	R2, L_ecg2_hw_register_bit_set2
; val end address is: 8 (R2)
;ecg2_hw.c, 12 :: 		tempbuff &= ~(1 << bit_num);
0x0C30	0x2301    MOVS	R3, #1
0x0C32	0xB21B    SXTH	R3, R3
0x0C34	0x408B    LSLS	R3, R1
0x0C36	0xB21B    SXTH	R3, R3
; bit_num end address is: 4 (R1)
0x0C38	0x43DC    MVN	R4, R3
0x0C3A	0xB224    SXTH	R4, R4
0x0C3C	0xF89D3010  LDRB	R3, [SP, #16]
0x0C40	0x4023    ANDS	R3, R4
0x0C42	0xF88D3010  STRB	R3, [SP, #16]
L_ecg2_hw_register_bit_set2:
L_ecg2_hw_register_bit_set1:
;ecg2_hw.c, 13 :: 		ecg2_hal_write_bytes(reg, &tempbuff, 1);
0x0C46	0xAB04    ADD	R3, SP, #16
0x0C48	0x2201    MOVS	R2, #1
0x0C4A	0x4619    MOV	R1, R3
; reg end address is: 0 (R0)
0x0C4C	0xF7FFFA98  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 14 :: 		}
L_end_register_bit_set:
0x0C50	0xF8DDE000  LDR	LR, [SP, #0]
0x0C54	0xB005    ADD	SP, SP, #20
0x0C56	0x4770    BX	LR
; end of ecg2_hw_register_bit_set
_ecg2_hal_read_bytes:
;ecg2_hal.c, 92 :: 		int8_t ecg2_hal_read_bytes( uint8_t reg, uint8_t* buffer_in, uint8_t num_bytes)
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0248	0xB084    SUB	SP, SP, #16
0x024A	0xF8CDE000  STR	LR, [SP, #0]
0x024E	0xF88D200C  STRB	R2, [SP, #12]
; buffer_in end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; buffer_in start address is: 4 (R1)
;ecg2_hal.c, 94 :: 		if (reg > 0b00011111)
0x0252	0x281F    CMP	R0, #31
0x0254	0xD902    BLS	L_ecg2_hal_read_bytes0
; reg end address is: 0 (R0)
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 95 :: 		return -1;
0x0256	0x20FF    MOVS	R0, #-1
0x0258	0xB240    SXTB	R0, R0
0x025A	0xE054    B	L_end_ecg2_hal_read_bytes
L_ecg2_hal_read_bytes0:
;ecg2_hal.c, 96 :: 		if (num_bytes > 0b00011111)
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x025C	0xF89D300C  LDRB	R3, [SP, #12]
0x0260	0x2B1F    CMP	R3, #31
0x0262	0xD902    BLS	L_ecg2_hal_read_bytes1
; reg end address is: 0 (R0)
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 97 :: 		return -1;
0x0264	0x20FF    MOVS	R0, #-1
0x0266	0xB240    SXTB	R0, R0
0x0268	0xE04D    B	L_end_ecg2_hal_read_bytes
L_ecg2_hal_read_bytes1:
;ecg2_hal.c, 101 :: 		uint8_t *temp_bfr_ptr = buffer_in;
; buffer_in start address is: 4 (R1)
; reg start address is: 0 (R0)
0x026A	0x9102    STR	R1, [SP, #8]
; buffer_in end address is: 4 (R1)
;ecg2_hal.c, 102 :: 		opcode[0] = 0b00100000;
0x026C	0xAD01    ADD	R5, SP, #4
0x026E	0x2320    MOVS	R3, #32
0x0270	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 103 :: 		opcode[0] |= reg;
0x0272	0x782B    LDRB	R3, [R5, #0]
0x0274	0x4303    ORRS	R3, R0
; reg end address is: 0 (R0)
0x0276	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 104 :: 		opcode[1] = 0;
0x0278	0x1C6C    ADDS	R4, R5, #1
0x027A	0x2300    MOVS	R3, #0
0x027C	0x7023    STRB	R3, [R4, #0]
;ecg2_hal.c, 105 :: 		opcode[1] |= num_bytes;
0x027E	0x1C6D    ADDS	R5, R5, #1
0x0280	0x782C    LDRB	R4, [R5, #0]
0x0282	0xF89D300C  LDRB	R3, [SP, #12]
0x0286	0xEA440303  ORR	R3, R4, R3, LSL #0
0x028A	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 107 :: 		ECG2_hal_cs(0);
0x028C	0x2000    MOVS	R0, #0
0x028E	0xF7FFFF51  BL	_ecg2_hal_cs+0
;ecg2_hal.c, 108 :: 		delay_ms(1);
0x0292	0xF64557BF  MOVW	R7, #23999
0x0296	0xF2C00700  MOVT	R7, #0
L_ecg2_hal_read_bytes3:
0x029A	0x1E7F    SUBS	R7, R7, #1
0x029C	0xD1FD    BNE	L_ecg2_hal_read_bytes3
0x029E	0xBF00    NOP
0x02A0	0xBF00    NOP
0x02A2	0xBF00    NOP
0x02A4	0xBF00    NOP
;ecg2_hal.c, 109 :: 		write_spi_ptr( opcode[0] );
0x02A6	0xAB01    ADD	R3, SP, #4
0x02A8	0x781B    LDRB	R3, [R3, #0]
0x02AA	0xB2DC    UXTB	R4, R3
0x02AC	0xB2A0    UXTH	R0, R4
0x02AE	0x4C18    LDR	R4, [PC, #96]
0x02B0	0x6824    LDR	R4, [R4, #0]
0x02B2	0x47A0    BLX	R4
;ecg2_hal.c, 110 :: 		write_spi_ptr( opcode[1] );
0x02B4	0xAB01    ADD	R3, SP, #4
0x02B6	0x1C5B    ADDS	R3, R3, #1
0x02B8	0x781B    LDRB	R3, [R3, #0]
0x02BA	0xB2DC    UXTB	R4, R3
0x02BC	0xB2A0    UXTH	R0, R4
0x02BE	0x4C14    LDR	R4, [PC, #80]
0x02C0	0x6824    LDR	R4, [R4, #0]
0x02C2	0x47A0    BLX	R4
;ecg2_hal.c, 111 :: 		delay_ms( 5 );
0x02C4	0xF24D47BE  MOVW	R7, #54462
0x02C8	0xF2C00701  MOVT	R7, #1
0x02CC	0xBF00    NOP
0x02CE	0xBF00    NOP
L_ecg2_hal_read_bytes5:
0x02D0	0x1E7F    SUBS	R7, R7, #1
0x02D2	0xD1FD    BNE	L_ecg2_hal_read_bytes5
0x02D4	0xBF00    NOP
0x02D6	0xBF00    NOP
0x02D8	0xBF00    NOP
0x02DA	0xBF00    NOP
;ecg2_hal.c, 113 :: 		while(num_bytes--)
L_ecg2_hal_read_bytes7:
0x02DC	0xF89D400C  LDRB	R4, [SP, #12]
0x02E0	0xF89D300C  LDRB	R3, [SP, #12]
0x02E4	0x1E5B    SUBS	R3, R3, #1
0x02E6	0xF88D300C  STRB	R3, [SP, #12]
0x02EA	0xB14C    CBZ	R4, L_ecg2_hal_read_bytes8
;ecg2_hal.c, 114 :: 		*(temp_bfr_ptr++) = read_spi_ptr(0);
0x02EC	0x2000    MOVS	R0, #0
0x02EE	0x4C09    LDR	R4, [PC, #36]
0x02F0	0x6824    LDR	R4, [R4, #0]
0x02F2	0x47A0    BLX	R4
0x02F4	0x9B02    LDR	R3, [SP, #8]
0x02F6	0x7018    STRB	R0, [R3, #0]
0x02F8	0x9B02    LDR	R3, [SP, #8]
0x02FA	0x1C5B    ADDS	R3, R3, #1
0x02FC	0x9302    STR	R3, [SP, #8]
0x02FE	0xE7ED    B	L_ecg2_hal_read_bytes7
L_ecg2_hal_read_bytes8:
;ecg2_hal.c, 116 :: 		ECG2_hal_cs(1);
0x0300	0x2001    MOVS	R0, #1
0x0302	0xF7FFFF17  BL	_ecg2_hal_cs+0
;ecg2_hal.c, 118 :: 		}
L_end_ecg2_hal_read_bytes:
0x0306	0xF8DDE000  LDR	LR, [SP, #0]
0x030A	0xB004    ADD	SP, SP, #16
0x030C	0x4770    BX	LR
0x030E	0xBF00    NOP
0x0310	0x00402000  	ecg2_hal_write_spi_ptr+0
0x0314	0x00442000  	ecg2_hal_read_spi_ptr+0
; end of _ecg2_hal_read_bytes
_SPI_Read:
;__Lib_SPI_01_ALT.c, 236 :: 		
; buffer start address is: 0 (R0)
0x011C	0xB081    SUB	SP, SP, #4
0x011E	0xF8CDE000  STR	LR, [SP, #0]
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_01_ALT.c, 237 :: 		
; buffer end address is: 0 (R0)
0x0122	0x4C03    LDR	R4, [PC, #12]
0x0124	0x6824    LDR	R4, [R4, #0]
0x0126	0x47A0    BLX	R4
;__Lib_SPI_01_ALT.c, 238 :: 		
L_end_SPI_Read:
0x0128	0xF8DDE000  LDR	LR, [SP, #0]
0x012C	0xB001    ADD	SP, SP, #4
0x012E	0x4770    BX	LR
0x0130	0x004C2000  	_SPI_Rd_Ptr+0
; end of _SPI_Read
_ecg2_hal_cs:
;ecg2_hal.c, 66 :: 		void ecg2_hal_cs( uint8_t logic )
; logic start address is: 0 (R0)
; logic end address is: 0 (R0)
; logic start address is: 0 (R0)
;ecg2_hal.c, 68 :: 		ECG2_CS = logic;
0x0134	0x4901    LDR	R1, [PC, #4]
0x0136	0x6008    STR	R0, [R1, #0]
; logic end address is: 0 (R0)
;ecg2_hal.c, 69 :: 		}
L_end_ecg2_hal_cs:
0x0138	0x4770    BX	LR
0x013A	0xBF00    NOP
0x013C	0x7F80424C  	ECG2_CS+0
; end of _ecg2_hal_cs
_ecg2_hal_write_bytes:
;ecg2_hal.c, 120 :: 		int8_t ecg2_hal_write_bytes ( uint8_t reg, uint8_t* buffer_out, uint8_t num_bytes)
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0180	0xB084    SUB	SP, SP, #16
0x0182	0xF8CDE000  STR	LR, [SP, #0]
0x0186	0xF88D200C  STRB	R2, [SP, #12]
; buffer_out end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; buffer_out start address is: 4 (R1)
;ecg2_hal.c, 122 :: 		if (reg > 0b00011111)
0x018A	0x281F    CMP	R0, #31
0x018C	0xD902    BLS	L_ecg2_hal_write_bytes9
; reg end address is: 0 (R0)
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 123 :: 		return -1;
0x018E	0x20FF    MOVS	R0, #-1
0x0190	0xB240    SXTB	R0, R0
0x0192	0xE053    B	L_end_ecg2_hal_write_bytes
L_ecg2_hal_write_bytes9:
;ecg2_hal.c, 124 :: 		if (num_bytes > 0b00011111)
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x0194	0xF89D300C  LDRB	R3, [SP, #12]
0x0198	0x2B1F    CMP	R3, #31
0x019A	0xD902    BLS	L_ecg2_hal_write_bytes10
; reg end address is: 0 (R0)
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 125 :: 		return -1;
0x019C	0x20FF    MOVS	R0, #-1
0x019E	0xB240    SXTB	R0, R0
0x01A0	0xE04C    B	L_end_ecg2_hal_write_bytes
L_ecg2_hal_write_bytes10:
;ecg2_hal.c, 129 :: 		uint8_t *temp_bfr_ptr = buffer_out;
; buffer_out start address is: 4 (R1)
; reg start address is: 0 (R0)
0x01A2	0x9102    STR	R1, [SP, #8]
; buffer_out end address is: 4 (R1)
;ecg2_hal.c, 130 :: 		opcode[0] = 0b01000000;
0x01A4	0xAD01    ADD	R5, SP, #4
0x01A6	0x2340    MOVS	R3, #64
0x01A8	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 131 :: 		opcode[0] |= reg;
0x01AA	0x782B    LDRB	R3, [R5, #0]
0x01AC	0x4303    ORRS	R3, R0
; reg end address is: 0 (R0)
0x01AE	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 132 :: 		opcode[1] = 0;
0x01B0	0x1C6C    ADDS	R4, R5, #1
0x01B2	0x2300    MOVS	R3, #0
0x01B4	0x7023    STRB	R3, [R4, #0]
;ecg2_hal.c, 133 :: 		opcode[1] |= num_bytes;
0x01B6	0x1C6D    ADDS	R5, R5, #1
0x01B8	0x782C    LDRB	R4, [R5, #0]
0x01BA	0xF89D300C  LDRB	R3, [SP, #12]
0x01BE	0xEA440303  ORR	R3, R4, R3, LSL #0
0x01C2	0x702B    STRB	R3, [R5, #0]
;ecg2_hal.c, 135 :: 		ECG2_hal_cs(0);
0x01C4	0x2000    MOVS	R0, #0
0x01C6	0xF7FFFFB5  BL	_ecg2_hal_cs+0
;ecg2_hal.c, 136 :: 		delay_ms(1);
0x01CA	0xF64557BF  MOVW	R7, #23999
0x01CE	0xF2C00700  MOVT	R7, #0
L_ecg2_hal_write_bytes12:
0x01D2	0x1E7F    SUBS	R7, R7, #1
0x01D4	0xD1FD    BNE	L_ecg2_hal_write_bytes12
0x01D6	0xBF00    NOP
0x01D8	0xBF00    NOP
0x01DA	0xBF00    NOP
0x01DC	0xBF00    NOP
;ecg2_hal.c, 137 :: 		write_spi_ptr(opcode[0]);
0x01DE	0xAB01    ADD	R3, SP, #4
0x01E0	0x781B    LDRB	R3, [R3, #0]
0x01E2	0xB2DC    UXTB	R4, R3
0x01E4	0xB2A0    UXTH	R0, R4
0x01E6	0x4C17    LDR	R4, [PC, #92]
0x01E8	0x6824    LDR	R4, [R4, #0]
0x01EA	0x47A0    BLX	R4
;ecg2_hal.c, 138 :: 		write_spi_ptr(opcode[1]);
0x01EC	0xAB01    ADD	R3, SP, #4
0x01EE	0x1C5B    ADDS	R3, R3, #1
0x01F0	0x781B    LDRB	R3, [R3, #0]
0x01F2	0xB2DC    UXTB	R4, R3
0x01F4	0xB2A0    UXTH	R0, R4
0x01F6	0x4C13    LDR	R4, [PC, #76]
0x01F8	0x6824    LDR	R4, [R4, #0]
0x01FA	0x47A0    BLX	R4
;ecg2_hal.c, 140 :: 		while(num_bytes--)
L_ecg2_hal_write_bytes14:
0x01FC	0xF89D400C  LDRB	R4, [SP, #12]
0x0200	0xF89D300C  LDRB	R3, [SP, #12]
0x0204	0x1E5B    SUBS	R3, R3, #1
0x0206	0xF88D300C  STRB	R3, [SP, #12]
0x020A	0xB154    CBZ	R4, L_ecg2_hal_write_bytes15
;ecg2_hal.c, 141 :: 		write_spi_ptr(*(temp_bfr_ptr++));
0x020C	0x9B02    LDR	R3, [SP, #8]
0x020E	0x781B    LDRB	R3, [R3, #0]
0x0210	0xB2DC    UXTB	R4, R3
0x0212	0xB2A0    UXTH	R0, R4
0x0214	0x4C0B    LDR	R4, [PC, #44]
0x0216	0x6824    LDR	R4, [R4, #0]
0x0218	0x47A0    BLX	R4
0x021A	0x9B02    LDR	R3, [SP, #8]
0x021C	0x1C5B    ADDS	R3, R3, #1
0x021E	0x9302    STR	R3, [SP, #8]
0x0220	0xE7EC    B	L_ecg2_hal_write_bytes14
L_ecg2_hal_write_bytes15:
;ecg2_hal.c, 142 :: 		delay_ms(10);
0x0222	0xF64A177F  MOVW	R7, #43391
0x0226	0xF2C00703  MOVT	R7, #3
L_ecg2_hal_write_bytes16:
0x022A	0x1E7F    SUBS	R7, R7, #1
0x022C	0xD1FD    BNE	L_ecg2_hal_write_bytes16
0x022E	0xBF00    NOP
0x0230	0xBF00    NOP
0x0232	0xBF00    NOP
0x0234	0xBF00    NOP
;ecg2_hal.c, 143 :: 		ECG2_hal_cs(1);
0x0236	0x2001    MOVS	R0, #1
0x0238	0xF7FFFF7C  BL	_ecg2_hal_cs+0
;ecg2_hal.c, 145 :: 		}
L_end_ecg2_hal_write_bytes:
0x023C	0xF8DDE000  LDR	LR, [SP, #0]
0x0240	0xB004    ADD	SP, SP, #16
0x0242	0x4770    BX	LR
0x0244	0x00402000  	ecg2_hal_write_spi_ptr+0
; end of _ecg2_hal_write_bytes
_ecg2_set_output_data_rate:
;ecg2_hw.c, 41 :: 		int8_t ecg2_set_output_data_rate(output_data_rate_t output_data_rate)
; output_data_rate start address is: 0 (R0)
0x2B0C	0xB083    SUB	SP, SP, #12
0x2B0E	0xF8CDE000  STR	LR, [SP, #0]
; output_data_rate end address is: 0 (R0)
; output_data_rate start address is: 0 (R0)
;ecg2_hw.c, 43 :: 		uint8_t tempbuff = 0;
0x2B12	0x2100    MOVS	R1, #0
0x2B14	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 44 :: 		if (output_data_rate > 7)
0x2B18	0x2807    CMP	R0, #7
0x2B1A	0xD902    BLS	L_ecg2_set_output_data_rate7
; output_data_rate end address is: 0 (R0)
;ecg2_hw.c, 45 :: 		return  -1;
0x2B1C	0x20FF    MOVS	R0, #-1
0x2B1E	0xB240    SXTB	R0, R0
0x2B20	0xE01C    B	L_end_ecg2_set_output_data_rate
L_ecg2_set_output_data_rate7:
;ecg2_hw.c, 47 :: 		ecg2_hal_read_bytes(CONFIG1_REG, &tempbuff, 1);
; output_data_rate start address is: 0 (R0)
0x2B22	0xA902    ADD	R1, SP, #8
0x2B24	0xF88D0004  STRB	R0, [SP, #4]
0x2B28	0x2201    MOVS	R2, #1
0x2B2A	0x2001    MOVS	R0, #1
0x2B2C	0xF7FDFB8C  BL	_ecg2_hal_read_bytes+0
0x2B30	0xF89D0004  LDRB	R0, [SP, #4]
;ecg2_hw.c, 48 :: 		tempbuff &= ~(7);
0x2B34	0xF89D2008  LDRB	R2, [SP, #8]
0x2B38	0xF64F71F8  MOVW	R1, #65528
0x2B3C	0xB209    SXTH	R1, R1
0x2B3E	0xEA020101  AND	R1, R2, R1, LSL #0
0x2B42	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 50 :: 		tempbuff |= output_data_rate;
0x2B46	0xB2C9    UXTB	R1, R1
0x2B48	0x4301    ORRS	R1, R0
; output_data_rate end address is: 0 (R0)
0x2B4A	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 51 :: 		ecg2_hal_write_bytes(CONFIG1_REG, &tempbuff, 1);
0x2B4E	0xA902    ADD	R1, SP, #8
0x2B50	0x2201    MOVS	R2, #1
0x2B52	0x2001    MOVS	R0, #1
0x2B54	0xF7FDFB14  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 52 :: 		return 0;
0x2B58	0x2000    MOVS	R0, #0
0x2B5A	0xB240    SXTB	R0, R0
;ecg2_hw.c, 53 :: 		}
L_end_ecg2_set_output_data_rate:
0x2B5C	0xF8DDE000  LDR	LR, [SP, #0]
0x2B60	0xB003    ADD	SP, SP, #12
0x2B62	0x4770    BX	LR
; end of _ecg2_set_output_data_rate
_ecg2_set_test_source:
;ecg2_hw.c, 55 :: 		int8_t ecg2_set_test_source(test_source_t test_source)
; test_source start address is: 0 (R0)
0x2DB4	0xB081    SUB	SP, SP, #4
0x2DB6	0xF8CDE000  STR	LR, [SP, #0]
; test_source end address is: 0 (R0)
; test_source start address is: 0 (R0)
;ecg2_hw.c, 57 :: 		if ( test_source > 1)
0x2DBA	0x2801    CMP	R0, #1
0x2DBC	0xD902    BLS	L_ecg2_set_test_source8
; test_source end address is: 0 (R0)
;ecg2_hw.c, 58 :: 		return -1;
0x2DBE	0x20FF    MOVS	R0, #-1
0x2DC0	0xB240    SXTB	R0, R0
0x2DC2	0xE006    B	L_end_ecg2_set_test_source
L_ecg2_set_test_source8:
;ecg2_hw.c, 61 :: 		register_bit_set(CONFIG2_REG, 4, test_source);
; test_source start address is: 0 (R0)
0x2DC4	0xB2C2    UXTB	R2, R0
; test_source end address is: 0 (R0)
0x2DC6	0x2104    MOVS	R1, #4
0x2DC8	0x2002    MOVS	R0, #2
0x2DCA	0xF7FDFF0F  BL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 63 :: 		return 0;
0x2DCE	0x2000    MOVS	R0, #0
0x2DD0	0xB240    SXTB	R0, R0
;ecg2_hw.c, 64 :: 		}
L_end_ecg2_set_test_source:
0x2DD2	0xF8DDE000  LDR	LR, [SP, #0]
0x2DD6	0xB001    ADD	SP, SP, #4
0x2DD8	0x4770    BX	LR
; end of _ecg2_set_test_source
_ecg2_power_down_reference_buffer_enable:
;ecg2_hw.c, 91 :: 		void ecg2_power_down_reference_buffer_enable(bool enable)
; enable start address is: 0 (R0)
0x2D8C	0xB081    SUB	SP, SP, #4
0x2D8E	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 93 :: 		if (enable)
0x2D92	0xB128    CBZ	R0, L_ecg2_power_down_reference_buffer_enable13
; enable end address is: 0 (R0)
;ecg2_hw.c, 94 :: 		register_bit_set(CONFIG3_REG, 7, 1);
0x2D94	0x2201    MOVS	R2, #1
0x2D96	0x2107    MOVS	R1, #7
0x2D98	0x2003    MOVS	R0, #3
0x2D9A	0xF7FDFF27  BL	ecg2_hw_register_bit_set+0
0x2D9E	0xE004    B	L_ecg2_power_down_reference_buffer_enable14
L_ecg2_power_down_reference_buffer_enable13:
;ecg2_hw.c, 96 :: 		register_bit_set(CONFIG3_REG, 7, 0);
0x2DA0	0x2200    MOVS	R2, #0
0x2DA2	0x2107    MOVS	R1, #7
0x2DA4	0x2003    MOVS	R0, #3
0x2DA6	0xF7FDFF21  BL	ecg2_hw_register_bit_set+0
L_ecg2_power_down_reference_buffer_enable14:
;ecg2_hw.c, 97 :: 		}
L_end_ecg2_power_down_reference_buffer_enable:
0x2DAA	0xF8DDE000  LDR	LR, [SP, #0]
0x2DAE	0xB001    ADD	SP, SP, #4
0x2DB0	0x4770    BX	LR
; end of _ecg2_power_down_reference_buffer_enable
_ecg2_set_reference_voltage:
;ecg2_hw.c, 99 :: 		int8_t ecg2_set_reference_voltage(reference_voltage_t refvol)
; refvol start address is: 0 (R0)
0x2D68	0xB081    SUB	SP, SP, #4
0x2D6A	0xF8CDE000  STR	LR, [SP, #0]
; refvol end address is: 0 (R0)
; refvol start address is: 0 (R0)
;ecg2_hw.c, 101 :: 		if (refvol > 1)
0x2D6E	0x2801    CMP	R0, #1
0x2D70	0xD902    BLS	L_ecg2_set_reference_voltage15
; refvol end address is: 0 (R0)
;ecg2_hw.c, 102 :: 		return -1;
0x2D72	0x20FF    MOVS	R0, #-1
0x2D74	0xB240    SXTB	R0, R0
0x2D76	0xE004    B	L_end_ecg2_set_reference_voltage
L_ecg2_set_reference_voltage15:
;ecg2_hw.c, 105 :: 		register_bit_set(CONFIG3_REG, 5, refvol);
; refvol start address is: 0 (R0)
0x2D78	0xB2C2    UXTB	R2, R0
; refvol end address is: 0 (R0)
0x2D7A	0x2105    MOVS	R1, #5
0x2D7C	0x2003    MOVS	R0, #3
0x2D7E	0xF7FDFF35  BL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 106 :: 		}
L_end_ecg2_set_reference_voltage:
0x2D82	0xF8DDE000  LDR	LR, [SP, #0]
0x2D86	0xB001    ADD	SP, SP, #4
0x2D88	0x4770    BX	LR
; end of _ecg2_set_reference_voltage
_ecg2_rld_measurement_enable:
;ecg2_hw.c, 108 :: 		void ecg2_rld_measurement_enable( bool enable )
; enable start address is: 0 (R0)
0x2C98	0xB081    SUB	SP, SP, #4
0x2C9A	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 110 :: 		if (enable)
0x2C9E	0xB128    CBZ	R0, L_ecg2_rld_measurement_enable17
; enable end address is: 0 (R0)
;ecg2_hw.c, 111 :: 		register_bit_set(CONFIG3_REG, 4, 0);
0x2CA0	0x2200    MOVS	R2, #0
0x2CA2	0x2104    MOVS	R1, #4
0x2CA4	0x2003    MOVS	R0, #3
0x2CA6	0xF7FDFFA1  BL	ecg2_hw_register_bit_set+0
0x2CAA	0xE004    B	L_ecg2_rld_measurement_enable18
L_ecg2_rld_measurement_enable17:
;ecg2_hw.c, 113 :: 		register_bit_set(CONFIG3_REG, 4, 0);
0x2CAC	0x2200    MOVS	R2, #0
0x2CAE	0x2104    MOVS	R1, #4
0x2CB0	0x2003    MOVS	R0, #3
0x2CB2	0xF7FDFF9B  BL	ecg2_hw_register_bit_set+0
L_ecg2_rld_measurement_enable18:
;ecg2_hw.c, 114 :: 		}
L_end_ecg2_rld_measurement_enable:
0x2CB6	0xF8DDE000  LDR	LR, [SP, #0]
0x2CBA	0xB001    ADD	SP, SP, #4
0x2CBC	0x4770    BX	LR
; end of _ecg2_rld_measurement_enable
_ecg2_rldref_source_select:
;ecg2_hw.c, 116 :: 		int8_t ecg2_rldref_source_select(rldef_signal_t source)
; source start address is: 0 (R0)
0x2C74	0xB081    SUB	SP, SP, #4
0x2C76	0xF8CDE000  STR	LR, [SP, #0]
; source end address is: 0 (R0)
; source start address is: 0 (R0)
;ecg2_hw.c, 118 :: 		if (source > 1)
0x2C7A	0x2801    CMP	R0, #1
0x2C7C	0xD902    BLS	L_ecg2_rldref_source_select19
; source end address is: 0 (R0)
;ecg2_hw.c, 119 :: 		return -1;
0x2C7E	0x20FF    MOVS	R0, #-1
0x2C80	0xB240    SXTB	R0, R0
0x2C82	0xE004    B	L_end_ecg2_rldref_source_select
L_ecg2_rldref_source_select19:
;ecg2_hw.c, 121 :: 		register_bit_set(CONFIG3_REG, 3, source);
; source start address is: 0 (R0)
0x2C84	0xB2C2    UXTB	R2, R0
; source end address is: 0 (R0)
0x2C86	0x2103    MOVS	R1, #3
0x2C88	0x2003    MOVS	R0, #3
0x2C8A	0xF7FDFFAF  BL	ecg2_hw_register_bit_set+0
;ecg2_hw.c, 122 :: 		}
L_end_ecg2_rldref_source_select:
0x2C8E	0xF8DDE000  LDR	LR, [SP, #0]
0x2C92	0xB001    ADD	SP, SP, #4
0x2C94	0x4770    BX	LR
; end of _ecg2_rldref_source_select
_ecg2_rld_buffer_enable:
;ecg2_hw.c, 124 :: 		void ecg2_rld_buffer_enable (bool enable)
; enable start address is: 0 (R0)
0x2CC0	0xB081    SUB	SP, SP, #4
0x2CC2	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 126 :: 		if (enable)
0x2CC6	0xB128    CBZ	R0, L_ecg2_rld_buffer_enable21
; enable end address is: 0 (R0)
;ecg2_hw.c, 127 :: 		register_bit_set(CONFIG3_REG, 2, 1);
0x2CC8	0x2201    MOVS	R2, #1
0x2CCA	0x2102    MOVS	R1, #2
0x2CCC	0x2003    MOVS	R0, #3
0x2CCE	0xF7FDFF8D  BL	ecg2_hw_register_bit_set+0
0x2CD2	0xE004    B	L_ecg2_rld_buffer_enable22
L_ecg2_rld_buffer_enable21:
;ecg2_hw.c, 129 :: 		register_bit_set(CONFIG3_REG, 2, 0);
0x2CD4	0x2200    MOVS	R2, #0
0x2CD6	0x2102    MOVS	R1, #2
0x2CD8	0x2003    MOVS	R0, #3
0x2CDA	0xF7FDFF87  BL	ecg2_hw_register_bit_set+0
L_ecg2_rld_buffer_enable22:
;ecg2_hw.c, 130 :: 		}
L_end_ecg2_rld_buffer_enable:
0x2CDE	0xF8DDE000  LDR	LR, [SP, #0]
0x2CE2	0xB001    ADD	SP, SP, #4
0x2CE4	0x4770    BX	LR
; end of _ecg2_rld_buffer_enable
_ecg2_lead_off_comparator_threshold_set:
;ecg2_hw.c, 147 :: 		int8_t ecg2_lead_off_comparator_threshold_set(lead_off_threshold_t threshold)
; threshold start address is: 0 (R0)
0x2D10	0xB083    SUB	SP, SP, #12
0x2D12	0xF8CDE000  STR	LR, [SP, #0]
; threshold end address is: 0 (R0)
; threshold start address is: 0 (R0)
;ecg2_hw.c, 149 :: 		uint8_t tempbuf = 0;
0x2D16	0x2100    MOVS	R1, #0
0x2D18	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 150 :: 		if (threshold > 7)
0x2D1C	0x2807    CMP	R0, #7
0x2D1E	0xD902    BLS	L_ecg2_lead_off_comparator_threshold_set25
; threshold end address is: 0 (R0)
;ecg2_hw.c, 151 :: 		return -1;
0x2D20	0x20FF    MOVS	R0, #-1
0x2D22	0xB240    SXTB	R0, R0
0x2D24	0xE01C    B	L_end_ecg2_lead_off_comparator_threshold_set
L_ecg2_lead_off_comparator_threshold_set25:
;ecg2_hw.c, 153 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; threshold start address is: 0 (R0)
0x2D26	0xA902    ADD	R1, SP, #8
0x2D28	0xF88D0004  STRB	R0, [SP, #4]
0x2D2C	0x2201    MOVS	R2, #1
0x2D2E	0x2004    MOVS	R0, #4
0x2D30	0xF7FDFA8A  BL	_ecg2_hal_read_bytes+0
0x2D34	0xF89D0004  LDRB	R0, [SP, #4]
;ecg2_hw.c, 154 :: 		tempbuf &= ~(7 << 5);
0x2D38	0xF89D1008  LDRB	R1, [SP, #8]
0x2D3C	0xF001021F  AND	R2, R1, #31
0x2D40	0xB2D2    UXTB	R2, R2
0x2D42	0xF88D2008  STRB	R2, [SP, #8]
;ecg2_hw.c, 155 :: 		tempbuf |= threshold << 5;
0x2D46	0x0141    LSLS	R1, R0, #5
0x2D48	0xB289    UXTH	R1, R1
; threshold end address is: 0 (R0)
0x2D4A	0xEA420101  ORR	R1, R2, R1, LSL #0
0x2D4E	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 156 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x2D52	0xA902    ADD	R1, SP, #8
0x2D54	0x2201    MOVS	R2, #1
0x2D56	0x2004    MOVS	R0, #4
0x2D58	0xF7FDFA12  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 157 :: 		return 0;
0x2D5C	0x2000    MOVS	R0, #0
0x2D5E	0xB240    SXTB	R0, R0
;ecg2_hw.c, 158 :: 		}
L_end_ecg2_lead_off_comparator_threshold_set:
0x2D60	0xF8DDE000  LDR	LR, [SP, #0]
0x2D64	0xB003    ADD	SP, SP, #12
0x2D66	0x4770    BX	LR
; end of _ecg2_lead_off_comparator_threshold_set
_ecg2_vlead_off_enable:
;ecg2_hw.c, 160 :: 		void ecg2_vlead_off_enable(bool enable)
; enable start address is: 0 (R0)
0x2CE8	0xB081    SUB	SP, SP, #4
0x2CEA	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 162 :: 		if (enable)
0x2CEE	0xB128    CBZ	R0, L_ecg2_vlead_off_enable26
; enable end address is: 0 (R0)
;ecg2_hw.c, 163 :: 		register_bit_set(LOFF_REG, 4, 0);
0x2CF0	0x2200    MOVS	R2, #0
0x2CF2	0x2104    MOVS	R1, #4
0x2CF4	0x2004    MOVS	R0, #4
0x2CF6	0xF7FDFF79  BL	ecg2_hw_register_bit_set+0
0x2CFA	0xE004    B	L_ecg2_vlead_off_enable27
L_ecg2_vlead_off_enable26:
;ecg2_hw.c, 165 :: 		register_bit_set(LOFF_REG, 4, 1);
0x2CFC	0x2201    MOVS	R2, #1
0x2CFE	0x2104    MOVS	R1, #4
0x2D00	0x2004    MOVS	R0, #4
0x2D02	0xF7FDFF73  BL	ecg2_hw_register_bit_set+0
L_ecg2_vlead_off_enable27:
;ecg2_hw.c, 166 :: 		}
L_end_ecg2_vlead_off_enable:
0x2D06	0xF8DDE000  LDR	LR, [SP, #0]
0x2D0A	0xB001    ADD	SP, SP, #4
0x2D0C	0x4770    BX	LR
; end of _ecg2_vlead_off_enable
_ecg2_ilead_off_magnitude_set:
;ecg2_hw.c, 168 :: 		int8_t ecg2_ilead_off_magnitude_set (ilead_off_magnitude_t set)
; set start address is: 0 (R0)
0x11B8	0xB083    SUB	SP, SP, #12
0x11BA	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 170 :: 		uint8_t tempbuf = 0;
0x11BE	0x2100    MOVS	R1, #0
0x11C0	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 171 :: 		if (set > 3)
0x11C4	0x2803    CMP	R0, #3
0x11C6	0xD902    BLS	L_ecg2_ilead_off_magnitude_set28
; set end address is: 0 (R0)
;ecg2_hw.c, 172 :: 		return -1;
0x11C8	0x20FF    MOVS	R0, #-1
0x11CA	0xB240    SXTB	R0, R0
0x11CC	0xE01C    B	L_end_ecg2_ilead_off_magnitude_set
L_ecg2_ilead_off_magnitude_set28:
;ecg2_hw.c, 174 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; set start address is: 0 (R0)
0x11CE	0xA902    ADD	R1, SP, #8
0x11D0	0xF88D0004  STRB	R0, [SP, #4]
0x11D4	0x2201    MOVS	R2, #1
0x11D6	0x2004    MOVS	R0, #4
0x11D8	0xF7FFF836  BL	_ecg2_hal_read_bytes+0
0x11DC	0xF89D0004  LDRB	R0, [SP, #4]
;ecg2_hw.c, 175 :: 		tempbuf &= ~(3 << 2);
0x11E0	0xF89D2008  LDRB	R2, [SP, #8]
0x11E4	0xF64F71F3  MOVW	R1, #65523
0x11E8	0xB209    SXTH	R1, R1
0x11EA	0xEA020101  AND	R1, R2, R1, LSL #0
0x11EE	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 176 :: 		tempbuf |= set << 2;
0x11F2	0x0082    LSLS	R2, R0, #2
0x11F4	0xB292    UXTH	R2, R2
; set end address is: 0 (R0)
0x11F6	0xB2C9    UXTB	R1, R1
0x11F8	0x4311    ORRS	R1, R2
0x11FA	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 177 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x11FE	0xA902    ADD	R1, SP, #8
0x1200	0x2201    MOVS	R2, #1
0x1202	0x2004    MOVS	R0, #4
0x1204	0xF7FEFFBC  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 178 :: 		}
L_end_ecg2_ilead_off_magnitude_set:
0x1208	0xF8DDE000  LDR	LR, [SP, #0]
0x120C	0xB003    ADD	SP, SP, #12
0x120E	0x4770    BX	LR
; end of _ecg2_ilead_off_magnitude_set
_ecg2_flead_off_frequency_set:
;ecg2_hw.c, 180 :: 		int8_t ecg2_flead_off_frequency_set (uint8_t set)
; set start address is: 0 (R0)
0x1164	0xB083    SUB	SP, SP, #12
0x1166	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 182 :: 		uint8_t tempbuf = 0;
0x116A	0x2100    MOVS	R1, #0
0x116C	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 183 :: 		if (set > 3 )
0x1170	0x2803    CMP	R0, #3
0x1172	0xD902    BLS	L_ecg2_flead_off_frequency_set29
; set end address is: 0 (R0)
;ecg2_hw.c, 184 :: 		return -1;
0x1174	0x20FF    MOVS	R0, #-1
0x1176	0xB240    SXTB	R0, R0
0x1178	0xE01A    B	L_end_ecg2_flead_off_frequency_set
L_ecg2_flead_off_frequency_set29:
;ecg2_hw.c, 185 :: 		ecg2_hal_read_bytes(LOFF_REG, &tempbuf, 1);
; set start address is: 0 (R0)
0x117A	0xA902    ADD	R1, SP, #8
0x117C	0xF88D0004  STRB	R0, [SP, #4]
0x1180	0x2201    MOVS	R2, #1
0x1182	0x2004    MOVS	R0, #4
0x1184	0xF7FFF860  BL	_ecg2_hal_read_bytes+0
0x1188	0xF89D0004  LDRB	R0, [SP, #4]
;ecg2_hw.c, 186 :: 		tempbuf &= ~ 3;
0x118C	0xF89D2008  LDRB	R2, [SP, #8]
0x1190	0xF64F71FC  MOVW	R1, #65532
0x1194	0xB209    SXTH	R1, R1
0x1196	0xEA020101  AND	R1, R2, R1, LSL #0
0x119A	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 187 :: 		tempbuf |= set;
0x119E	0xB2C9    UXTB	R1, R1
0x11A0	0x4301    ORRS	R1, R0
; set end address is: 0 (R0)
0x11A2	0xF88D1008  STRB	R1, [SP, #8]
;ecg2_hw.c, 188 :: 		ecg2_hal_write_bytes(LOFF_REG, &tempbuf, 1);
0x11A6	0xA902    ADD	R1, SP, #8
0x11A8	0x2201    MOVS	R2, #1
0x11AA	0x2004    MOVS	R0, #4
0x11AC	0xF7FEFFE8  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 189 :: 		}
L_end_ecg2_flead_off_frequency_set:
0x11B0	0xF8DDE000  LDR	LR, [SP, #0]
0x11B4	0xB003    ADD	SP, SP, #12
0x11B6	0x4770    BX	LR
; end of _ecg2_flead_off_frequency_set
_ecg2_configure_channel:
;ecg2_hw.c, 191 :: 		int8_t ecg2_configure_channel (uint8_t channel, bool power_down, uint8_t pga_gain, uint8_t channel_input)
; channel_input start address is: 12 (R3)
; pga_gain start address is: 8 (R2)
; power_down start address is: 4 (R1)
; channel start address is: 0 (R0)
0x1210	0xB083    SUB	SP, SP, #12
0x1212	0xF8CDE000  STR	LR, [SP, #0]
0x1216	0xF88D2004  STRB	R2, [SP, #4]
0x121A	0xB2DA    UXTB	R2, R3
0x121C	0xB2C3    UXTB	R3, R0
0x121E	0xF89D0004  LDRB	R0, [SP, #4]
; channel_input end address is: 12 (R3)
; pga_gain end address is: 8 (R2)
; power_down end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 12 (R3)
; power_down start address is: 4 (R1)
; pga_gain start address is: 0 (R0)
; channel_input start address is: 8 (R2)
;ecg2_hw.c, 193 :: 		uint8_t tempbuff = 0;
0x1222	0x2400    MOVS	R4, #0
0x1224	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 195 :: 		switch (channel)
0x1228	0xE162    B	L_ecg2_configure_channel30
; channel end address is: 12 (R3)
;ecg2_hw.c, 197 :: 		case 1:
L_ecg2_configure_channel32:
;ecg2_hw.c, 198 :: 		if (pga_gain > 7)
0x122A	0x2807    CMP	R0, #7
0x122C	0xD902    BLS	L_ecg2_configure_channel33
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 199 :: 		return -1;
0x122E	0x20FF    MOVS	R0, #-1
0x1230	0xB240    SXTB	R0, R0
0x1232	0xE174    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel33:
;ecg2_hw.c, 201 :: 		if ( channel_input > 7 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1234	0x2A07    CMP	R2, #7
0x1236	0xD902    BLS	L_ecg2_configure_channel34
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 202 :: 		return -1;
0x1238	0x20FF    MOVS	R0, #-1
0x123A	0xB240    SXTB	R0, R0
0x123C	0xE16F    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel34:
;ecg2_hw.c, 204 :: 		tempbuff |= pga_gain << 4;
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x123E	0x0105    LSLS	R5, R0, #4
0x1240	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x1242	0xF89D4008  LDRB	R4, [SP, #8]
0x1246	0x432C    ORRS	R4, R5
0x1248	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 205 :: 		tempbuff |= channel_input;
0x124C	0xB2E4    UXTB	R4, R4
0x124E	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x1250	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 206 :: 		if (power_down)
0x1254	0xB131    CBZ	R1, L_ecg2_configure_channel35
; power_down end address is: 4 (R1)
;ecg2_hw.c, 207 :: 		tempbuff |= 1 << 7;
0x1256	0xF89D4008  LDRB	R4, [SP, #8]
0x125A	0xF0440480  ORR	R4, R4, #128
0x125E	0xF88D4008  STRB	R4, [SP, #8]
0x1262	0xE005    B	L_ecg2_configure_channel36
L_ecg2_configure_channel35:
;ecg2_hw.c, 209 :: 		tempbuff &= ~(1 << 7);
0x1264	0xF89D4008  LDRB	R4, [SP, #8]
0x1268	0xF004047F  AND	R4, R4, #127
0x126C	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel36:
;ecg2_hw.c, 211 :: 		ecg2_hal_write_bytes(CH1SET_REG, &tempbuff, 1);
0x1270	0xAC02    ADD	R4, SP, #8
0x1272	0x2201    MOVS	R2, #1
0x1274	0x4621    MOV	R1, R4
0x1276	0x2005    MOVS	R0, #5
0x1278	0xF7FEFF82  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 212 :: 		return 0;
0x127C	0x2000    MOVS	R0, #0
0x127E	0xB240    SXTB	R0, R0
0x1280	0xE14D    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 214 :: 		case 2:
L_ecg2_configure_channel37:
;ecg2_hw.c, 215 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1282	0x280F    CMP	R0, #15
0x1284	0xD902    BLS	L_ecg2_configure_channel38
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 216 :: 		return -1;
0x1286	0x20FF    MOVS	R0, #-1
0x1288	0xB240    SXTB	R0, R0
0x128A	0xE148    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel38:
;ecg2_hw.c, 218 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x128C	0x2A0F    CMP	R2, #15
0x128E	0xD902    BLS	L_ecg2_configure_channel39
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 219 :: 		return -1;
0x1290	0x20FF    MOVS	R0, #-1
0x1292	0xB240    SXTB	R0, R0
0x1294	0xE143    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel39:
;ecg2_hw.c, 221 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1296	0xB131    CBZ	R1, L_ecg2_configure_channel40
; power_down end address is: 4 (R1)
;ecg2_hw.c, 222 :: 		tempbuff |= 1 << 7;
0x1298	0xF89D4008  LDRB	R4, [SP, #8]
0x129C	0xF0440480  ORR	R4, R4, #128
0x12A0	0xF88D4008  STRB	R4, [SP, #8]
0x12A4	0xE005    B	L_ecg2_configure_channel41
L_ecg2_configure_channel40:
;ecg2_hw.c, 224 :: 		tempbuff &= ~(1 << 7);
0x12A6	0xF89D4008  LDRB	R4, [SP, #8]
0x12AA	0xF004047F  AND	R4, R4, #127
0x12AE	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel41:
;ecg2_hw.c, 226 :: 		tempbuff |= pga_gain << 4;
0x12B2	0x0105    LSLS	R5, R0, #4
0x12B4	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x12B6	0xF89D4008  LDRB	R4, [SP, #8]
0x12BA	0x432C    ORRS	R4, R5
0x12BC	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 227 :: 		tempbuff |= channel_input;
0x12C0	0xB2E4    UXTB	R4, R4
0x12C2	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x12C4	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 228 :: 		ecg2_hal_write_bytes(CH2SET_REG, &tempbuff, 1);
0x12C8	0xAC02    ADD	R4, SP, #8
0x12CA	0x2201    MOVS	R2, #1
0x12CC	0x4621    MOV	R1, R4
0x12CE	0x2006    MOVS	R0, #6
0x12D0	0xF7FEFF56  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 229 :: 		return 0;
0x12D4	0x2000    MOVS	R0, #0
0x12D6	0xB240    SXTB	R0, R0
0x12D8	0xE121    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 231 :: 		case 3:
L_ecg2_configure_channel42:
;ecg2_hw.c, 232 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x12DA	0x280F    CMP	R0, #15
0x12DC	0xD902    BLS	L_ecg2_configure_channel43
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 233 :: 		return -1;
0x12DE	0x20FF    MOVS	R0, #-1
0x12E0	0xB240    SXTB	R0, R0
0x12E2	0xE11C    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel43:
;ecg2_hw.c, 235 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x12E4	0x2A0F    CMP	R2, #15
0x12E6	0xD902    BLS	L_ecg2_configure_channel44
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 236 :: 		return -1;
0x12E8	0x20FF    MOVS	R0, #-1
0x12EA	0xB240    SXTB	R0, R0
0x12EC	0xE117    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel44:
;ecg2_hw.c, 238 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x12EE	0xB131    CBZ	R1, L_ecg2_configure_channel45
; power_down end address is: 4 (R1)
;ecg2_hw.c, 239 :: 		tempbuff |= 1 << 7;
0x12F0	0xF89D4008  LDRB	R4, [SP, #8]
0x12F4	0xF0440480  ORR	R4, R4, #128
0x12F8	0xF88D4008  STRB	R4, [SP, #8]
0x12FC	0xE005    B	L_ecg2_configure_channel46
L_ecg2_configure_channel45:
;ecg2_hw.c, 241 :: 		tempbuff &= ~(1 << 7);
0x12FE	0xF89D4008  LDRB	R4, [SP, #8]
0x1302	0xF004047F  AND	R4, R4, #127
0x1306	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel46:
;ecg2_hw.c, 243 :: 		tempbuff |= pga_gain << 4;
0x130A	0x0105    LSLS	R5, R0, #4
0x130C	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x130E	0xF89D4008  LDRB	R4, [SP, #8]
0x1312	0x432C    ORRS	R4, R5
0x1314	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 244 :: 		tempbuff |= channel_input;
0x1318	0xB2E4    UXTB	R4, R4
0x131A	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x131C	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 245 :: 		ecg2_hal_write_bytes(CH3SET_REG, &tempbuff, 1);
0x1320	0xAC02    ADD	R4, SP, #8
0x1322	0x2201    MOVS	R2, #1
0x1324	0x4621    MOV	R1, R4
0x1326	0x2007    MOVS	R0, #7
0x1328	0xF7FEFF2A  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 246 :: 		return 0;
0x132C	0x2000    MOVS	R0, #0
0x132E	0xB240    SXTB	R0, R0
0x1330	0xE0F5    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 248 :: 		case 4:
L_ecg2_configure_channel47:
;ecg2_hw.c, 249 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1332	0x280F    CMP	R0, #15
0x1334	0xD902    BLS	L_ecg2_configure_channel48
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 250 :: 		return -1;
0x1336	0x20FF    MOVS	R0, #-1
0x1338	0xB240    SXTB	R0, R0
0x133A	0xE0F0    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel48:
;ecg2_hw.c, 252 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x133C	0x2A0F    CMP	R2, #15
0x133E	0xD902    BLS	L_ecg2_configure_channel49
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 253 :: 		return -1;
0x1340	0x20FF    MOVS	R0, #-1
0x1342	0xB240    SXTB	R0, R0
0x1344	0xE0EB    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel49:
;ecg2_hw.c, 255 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1346	0xB131    CBZ	R1, L_ecg2_configure_channel50
; power_down end address is: 4 (R1)
;ecg2_hw.c, 256 :: 		tempbuff |= 1 << 7;
0x1348	0xF89D4008  LDRB	R4, [SP, #8]
0x134C	0xF0440480  ORR	R4, R4, #128
0x1350	0xF88D4008  STRB	R4, [SP, #8]
0x1354	0xE005    B	L_ecg2_configure_channel51
L_ecg2_configure_channel50:
;ecg2_hw.c, 258 :: 		tempbuff &= ~(1 << 7);
0x1356	0xF89D4008  LDRB	R4, [SP, #8]
0x135A	0xF004047F  AND	R4, R4, #127
0x135E	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel51:
;ecg2_hw.c, 260 :: 		tempbuff |= pga_gain << 4;
0x1362	0x0105    LSLS	R5, R0, #4
0x1364	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x1366	0xF89D4008  LDRB	R4, [SP, #8]
0x136A	0x432C    ORRS	R4, R5
0x136C	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 261 :: 		tempbuff |= channel_input;
0x1370	0xB2E4    UXTB	R4, R4
0x1372	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x1374	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 262 :: 		ecg2_hal_write_bytes(CH4SET_REG, &tempbuff, 1);
0x1378	0xAC02    ADD	R4, SP, #8
0x137A	0x2201    MOVS	R2, #1
0x137C	0x4621    MOV	R1, R4
0x137E	0x2008    MOVS	R0, #8
0x1380	0xF7FEFEFE  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 263 :: 		return 0;
0x1384	0x2000    MOVS	R0, #0
0x1386	0xB240    SXTB	R0, R0
0x1388	0xE0C9    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 264 :: 		case 5:
L_ecg2_configure_channel52:
;ecg2_hw.c, 265 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x138A	0x280F    CMP	R0, #15
0x138C	0xD902    BLS	L_ecg2_configure_channel53
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 266 :: 		return -1;
0x138E	0x20FF    MOVS	R0, #-1
0x1390	0xB240    SXTB	R0, R0
0x1392	0xE0C4    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel53:
;ecg2_hw.c, 268 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1394	0x2A0F    CMP	R2, #15
0x1396	0xD902    BLS	L_ecg2_configure_channel54
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 269 :: 		return -1;
0x1398	0x20FF    MOVS	R0, #-1
0x139A	0xB240    SXTB	R0, R0
0x139C	0xE0BF    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel54:
;ecg2_hw.c, 271 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x139E	0xB131    CBZ	R1, L_ecg2_configure_channel55
; power_down end address is: 4 (R1)
;ecg2_hw.c, 272 :: 		tempbuff |= 1 << 7;
0x13A0	0xF89D4008  LDRB	R4, [SP, #8]
0x13A4	0xF0440480  ORR	R4, R4, #128
0x13A8	0xF88D4008  STRB	R4, [SP, #8]
0x13AC	0xE005    B	L_ecg2_configure_channel56
L_ecg2_configure_channel55:
;ecg2_hw.c, 274 :: 		tempbuff &= ~(1 << 7);
0x13AE	0xF89D4008  LDRB	R4, [SP, #8]
0x13B2	0xF004047F  AND	R4, R4, #127
0x13B6	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel56:
;ecg2_hw.c, 276 :: 		tempbuff |= pga_gain << 4;
0x13BA	0x0105    LSLS	R5, R0, #4
0x13BC	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x13BE	0xF89D4008  LDRB	R4, [SP, #8]
0x13C2	0x432C    ORRS	R4, R5
0x13C4	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 277 :: 		tempbuff |= channel_input;
0x13C8	0xB2E4    UXTB	R4, R4
0x13CA	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x13CC	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 278 :: 		ecg2_hal_write_bytes(CH5SET_REG, &tempbuff, 1);
0x13D0	0xAC02    ADD	R4, SP, #8
0x13D2	0x2201    MOVS	R2, #1
0x13D4	0x4621    MOV	R1, R4
0x13D6	0x2009    MOVS	R0, #9
0x13D8	0xF7FEFED2  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 279 :: 		return 0;
0x13DC	0x2000    MOVS	R0, #0
0x13DE	0xB240    SXTB	R0, R0
0x13E0	0xE09D    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 281 :: 		case 6:
L_ecg2_configure_channel57:
;ecg2_hw.c, 282 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x13E2	0x280F    CMP	R0, #15
0x13E4	0xD902    BLS	L_ecg2_configure_channel58
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 283 :: 		return -1;
0x13E6	0x20FF    MOVS	R0, #-1
0x13E8	0xB240    SXTB	R0, R0
0x13EA	0xE098    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel58:
;ecg2_hw.c, 285 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x13EC	0x2A0F    CMP	R2, #15
0x13EE	0xD902    BLS	L_ecg2_configure_channel59
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 286 :: 		return -1;
0x13F0	0x20FF    MOVS	R0, #-1
0x13F2	0xB240    SXTB	R0, R0
0x13F4	0xE093    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel59:
;ecg2_hw.c, 288 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x13F6	0xB131    CBZ	R1, L_ecg2_configure_channel60
; power_down end address is: 4 (R1)
;ecg2_hw.c, 289 :: 		tempbuff |= 1 << 7;
0x13F8	0xF89D4008  LDRB	R4, [SP, #8]
0x13FC	0xF0440480  ORR	R4, R4, #128
0x1400	0xF88D4008  STRB	R4, [SP, #8]
0x1404	0xE005    B	L_ecg2_configure_channel61
L_ecg2_configure_channel60:
;ecg2_hw.c, 291 :: 		tempbuff &= ~(1 << 7);
0x1406	0xF89D4008  LDRB	R4, [SP, #8]
0x140A	0xF004047F  AND	R4, R4, #127
0x140E	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel61:
;ecg2_hw.c, 293 :: 		tempbuff |= pga_gain << 4;
0x1412	0x0105    LSLS	R5, R0, #4
0x1414	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x1416	0xF89D4008  LDRB	R4, [SP, #8]
0x141A	0x432C    ORRS	R4, R5
0x141C	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 294 :: 		tempbuff |= channel_input;
0x1420	0xB2E4    UXTB	R4, R4
0x1422	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x1424	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 295 :: 		ecg2_hal_write_bytes(CH6SET_REG, &tempbuff, 1);
0x1428	0xAC02    ADD	R4, SP, #8
0x142A	0x2201    MOVS	R2, #1
0x142C	0x4621    MOV	R1, R4
0x142E	0x200A    MOVS	R0, #10
0x1430	0xF7FEFEA6  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 296 :: 		return 0;
0x1434	0x2000    MOVS	R0, #0
0x1436	0xB240    SXTB	R0, R0
0x1438	0xE071    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 298 :: 		case 7:
L_ecg2_configure_channel62:
;ecg2_hw.c, 299 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x143A	0x280F    CMP	R0, #15
0x143C	0xD902    BLS	L_ecg2_configure_channel63
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 300 :: 		return -1;
0x143E	0x20FF    MOVS	R0, #-1
0x1440	0xB240    SXTB	R0, R0
0x1442	0xE06C    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel63:
;ecg2_hw.c, 302 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1444	0x2A0F    CMP	R2, #15
0x1446	0xD902    BLS	L_ecg2_configure_channel64
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 303 :: 		return -1;
0x1448	0x20FF    MOVS	R0, #-1
0x144A	0xB240    SXTB	R0, R0
0x144C	0xE067    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel64:
;ecg2_hw.c, 305 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x144E	0xB131    CBZ	R1, L_ecg2_configure_channel65
; power_down end address is: 4 (R1)
;ecg2_hw.c, 306 :: 		tempbuff |= 1 << 7;
0x1450	0xF89D4008  LDRB	R4, [SP, #8]
0x1454	0xF0440480  ORR	R4, R4, #128
0x1458	0xF88D4008  STRB	R4, [SP, #8]
0x145C	0xE005    B	L_ecg2_configure_channel66
L_ecg2_configure_channel65:
;ecg2_hw.c, 308 :: 		tempbuff &= ~(1 << 7);
0x145E	0xF89D4008  LDRB	R4, [SP, #8]
0x1462	0xF004047F  AND	R4, R4, #127
0x1466	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel66:
;ecg2_hw.c, 310 :: 		tempbuff |= pga_gain << 4;
0x146A	0x0105    LSLS	R5, R0, #4
0x146C	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x146E	0xF89D4008  LDRB	R4, [SP, #8]
0x1472	0x432C    ORRS	R4, R5
0x1474	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 311 :: 		tempbuff |= channel_input;
0x1478	0xB2E4    UXTB	R4, R4
0x147A	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x147C	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 312 :: 		ecg2_hal_write_bytes(CH7SET_REG, &tempbuff, 1);
0x1480	0xAC02    ADD	R4, SP, #8
0x1482	0x2201    MOVS	R2, #1
0x1484	0x4621    MOV	R1, R4
0x1486	0x200B    MOVS	R0, #11
0x1488	0xF7FEFE7A  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 313 :: 		return 0;
0x148C	0x2000    MOVS	R0, #0
0x148E	0xB240    SXTB	R0, R0
0x1490	0xE045    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 315 :: 		case 8:
L_ecg2_configure_channel67:
;ecg2_hw.c, 316 :: 		if (pga_gain > 15)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x1492	0x280F    CMP	R0, #15
0x1494	0xD902    BLS	L_ecg2_configure_channel68
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 317 :: 		return -1;
0x1496	0x20FF    MOVS	R0, #-1
0x1498	0xB240    SXTB	R0, R0
0x149A	0xE040    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel68:
;ecg2_hw.c, 319 :: 		if ( channel_input > 15 )
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x149C	0x2A0F    CMP	R2, #15
0x149E	0xD902    BLS	L_ecg2_configure_channel69
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
;ecg2_hw.c, 320 :: 		return -1;
0x14A0	0x20FF    MOVS	R0, #-1
0x14A2	0xB240    SXTB	R0, R0
0x14A4	0xE03B    B	L_end_ecg2_configure_channel
L_ecg2_configure_channel69:
;ecg2_hw.c, 322 :: 		if (power_down)
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
0x14A6	0xB131    CBZ	R1, L_ecg2_configure_channel70
; power_down end address is: 4 (R1)
;ecg2_hw.c, 323 :: 		tempbuff |= 1 << 7;
0x14A8	0xF89D4008  LDRB	R4, [SP, #8]
0x14AC	0xF0440480  ORR	R4, R4, #128
0x14B0	0xF88D4008  STRB	R4, [SP, #8]
0x14B4	0xE005    B	L_ecg2_configure_channel71
L_ecg2_configure_channel70:
;ecg2_hw.c, 325 :: 		tempbuff &= ~(1 << 7);
0x14B6	0xF89D4008  LDRB	R4, [SP, #8]
0x14BA	0xF004047F  AND	R4, R4, #127
0x14BE	0xF88D4008  STRB	R4, [SP, #8]
L_ecg2_configure_channel71:
;ecg2_hw.c, 327 :: 		tempbuff |= pga_gain << 4;
0x14C2	0x0105    LSLS	R5, R0, #4
0x14C4	0xB2AD    UXTH	R5, R5
; pga_gain end address is: 0 (R0)
0x14C6	0xF89D4008  LDRB	R4, [SP, #8]
0x14CA	0x432C    ORRS	R4, R5
0x14CC	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 328 :: 		tempbuff |= channel_input;
0x14D0	0xB2E4    UXTB	R4, R4
0x14D2	0x4314    ORRS	R4, R2
; channel_input end address is: 8 (R2)
0x14D4	0xF88D4008  STRB	R4, [SP, #8]
;ecg2_hw.c, 329 :: 		ecg2_hal_write_bytes(CH8SET_REG, &tempbuff, 1);
0x14D8	0xAC02    ADD	R4, SP, #8
0x14DA	0x2201    MOVS	R2, #1
0x14DC	0x4621    MOV	R1, R4
0x14DE	0x200C    MOVS	R0, #12
0x14E0	0xF7FEFE4E  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 330 :: 		return 0;
0x14E4	0x2000    MOVS	R0, #0
0x14E6	0xB240    SXTB	R0, R0
0x14E8	0xE019    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 332 :: 		default:
L_ecg2_configure_channel72:
;ecg2_hw.c, 333 :: 		return -1;
0x14EA	0x20FF    MOVS	R0, #-1
0x14EC	0xB240    SXTB	R0, R0
0x14EE	0xE016    B	L_end_ecg2_configure_channel
;ecg2_hw.c, 334 :: 		}
L_ecg2_configure_channel30:
; channel_input start address is: 8 (R2)
; pga_gain start address is: 0 (R0)
; power_down start address is: 4 (R1)
; channel start address is: 12 (R3)
0x14F0	0x2B01    CMP	R3, #1
0x14F2	0xF43FAE9A  BEQ	L_ecg2_configure_channel32
0x14F6	0x2B02    CMP	R3, #2
0x14F8	0xF43FAEC3  BEQ	L_ecg2_configure_channel37
0x14FC	0x2B03    CMP	R3, #3
0x14FE	0xF43FAEEC  BEQ	L_ecg2_configure_channel42
0x1502	0x2B04    CMP	R3, #4
0x1504	0xF43FAF15  BEQ	L_ecg2_configure_channel47
0x1508	0x2B05    CMP	R3, #5
0x150A	0xF43FAF3E  BEQ	L_ecg2_configure_channel52
0x150E	0x2B06    CMP	R3, #6
0x1510	0xF43FAF67  BEQ	L_ecg2_configure_channel57
0x1514	0x2B07    CMP	R3, #7
0x1516	0xD090    BEQ	L_ecg2_configure_channel62
0x1518	0x2B08    CMP	R3, #8
0x151A	0xD0BA    BEQ	L_ecg2_configure_channel67
; channel end address is: 12 (R3)
; power_down end address is: 4 (R1)
; pga_gain end address is: 0 (R0)
; channel_input end address is: 8 (R2)
0x151C	0xE7E5    B	L_ecg2_configure_channel72
;ecg2_hw.c, 335 :: 		}
L_end_ecg2_configure_channel:
0x151E	0xF8DDE000  LDR	LR, [SP, #0]
0x1522	0xB003    ADD	SP, SP, #12
0x1524	0x4770    BX	LR
; end of _ecg2_configure_channel
_ecg2_right_leg_positive_drive_set:
;ecg2_hw.c, 337 :: 		void ecg2_right_leg_positive_drive_set(uint8_t set)
; set start address is: 0 (R0)
0x1110	0xB082    SUB	SP, SP, #8
0x1112	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 339 :: 		uint8_t tempbuff = set;
0x1116	0xF88D0004  STRB	R0, [SP, #4]
; set end address is: 0 (R0)
;ecg2_hw.c, 340 :: 		ecg2_hal_write_bytes(RLD_SENSP_REG, &tempbuff, 1);
0x111A	0xA901    ADD	R1, SP, #4
0x111C	0x2201    MOVS	R2, #1
0x111E	0x200D    MOVS	R0, #13
0x1120	0xF7FFF82E  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 341 :: 		}
L_end_ecg2_right_leg_positive_drive_set:
0x1124	0xF8DDE000  LDR	LR, [SP, #0]
0x1128	0xB002    ADD	SP, SP, #8
0x112A	0x4770    BX	LR
; end of _ecg2_right_leg_positive_drive_set
_ecg2_right_leg_negative_drive_set:
;ecg2_hw.c, 343 :: 		void ecg2_right_leg_negative_drive_set(uint8_t set)
; set start address is: 0 (R0)
0x112C	0xB082    SUB	SP, SP, #8
0x112E	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 345 :: 		uint8_t tempbuff = set;
0x1132	0xF88D0004  STRB	R0, [SP, #4]
; set end address is: 0 (R0)
;ecg2_hw.c, 346 :: 		ecg2_hal_write_bytes(RLD_SENSN_REG, &tempbuff, 1);
0x1136	0xA901    ADD	R1, SP, #4
0x1138	0x2201    MOVS	R2, #1
0x113A	0x200E    MOVS	R0, #14
0x113C	0xF7FFF820  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 347 :: 		}
L_end_ecg2_right_leg_negative_drive_set:
0x1140	0xF8DDE000  LDR	LR, [SP, #0]
0x1144	0xB002    ADD	SP, SP, #8
0x1146	0x4770    BX	LR
; end of _ecg2_right_leg_negative_drive_set
_ecg2_lead_off_positive_channel_select:
;ecg2_hw.c, 349 :: 		void ecg2_lead_off_positive_channel_select (uint8_t set)
; set start address is: 0 (R0)
0x1148	0xB082    SUB	SP, SP, #8
0x114A	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 351 :: 		uint8_t tempbuff = set;
0x114E	0xF88D0004  STRB	R0, [SP, #4]
; set end address is: 0 (R0)
;ecg2_hw.c, 352 :: 		ecg2_hal_write_bytes(LOFF_SENSP_REG, &tempbuff, 1);
0x1152	0xA901    ADD	R1, SP, #4
0x1154	0x2201    MOVS	R2, #1
0x1156	0x200F    MOVS	R0, #15
0x1158	0xF7FFF812  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 353 :: 		}
L_end_ecg2_lead_off_positive_channel_select:
0x115C	0xF8DDE000  LDR	LR, [SP, #0]
0x1160	0xB002    ADD	SP, SP, #8
0x1162	0x4770    BX	LR
; end of _ecg2_lead_off_positive_channel_select
_ecg2_lead_off_negative_channel_select:
;ecg2_hw.c, 355 :: 		void ecg2_lead_off_negative_channel_select (uint8_t set)
; set start address is: 0 (R0)
0x2A80	0xB082    SUB	SP, SP, #8
0x2A82	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 357 :: 		uint8_t tempbuff = set;
0x2A86	0xF88D0004  STRB	R0, [SP, #4]
; set end address is: 0 (R0)
;ecg2_hw.c, 358 :: 		ecg2_hal_write_bytes(LOFF_SENSN_REG, &tempbuff, 1);
0x2A8A	0xA901    ADD	R1, SP, #4
0x2A8C	0x2201    MOVS	R2, #1
0x2A8E	0x2010    MOVS	R0, #16
0x2A90	0xF7FDFB76  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 359 :: 		}
L_end_ecg2_lead_off_negative_channel_select:
0x2A94	0xF8DDE000  LDR	LR, [SP, #0]
0x2A98	0xB002    ADD	SP, SP, #8
0x2A9A	0x4770    BX	LR
; end of _ecg2_lead_off_negative_channel_select
_ecg2_lead_off_current_direction_select:
;ecg2_hw.c, 361 :: 		void ecg2_lead_off_current_direction_select (uint8_t set)
; set start address is: 0 (R0)
0x2A9C	0xB082    SUB	SP, SP, #8
0x2A9E	0xF8CDE000  STR	LR, [SP, #0]
; set end address is: 0 (R0)
; set start address is: 0 (R0)
;ecg2_hw.c, 363 :: 		uint8_t tempbuff = set;
0x2AA2	0xF88D0004  STRB	R0, [SP, #4]
; set end address is: 0 (R0)
;ecg2_hw.c, 364 :: 		ecg2_hal_write_bytes(LOFF_FLIP_REG, &tempbuff, 1);
0x2AA6	0xA901    ADD	R1, SP, #4
0x2AA8	0x2201    MOVS	R2, #1
0x2AAA	0x2011    MOVS	R0, #17
0x2AAC	0xF7FDFB68  BL	_ecg2_hal_write_bytes+0
;ecg2_hw.c, 365 :: 		}
L_end_ecg2_lead_off_current_direction_select:
0x2AB0	0xF8DDE000  LDR	LR, [SP, #0]
0x2AB4	0xB002    ADD	SP, SP, #8
0x2AB6	0x4770    BX	LR
; end of _ecg2_lead_off_current_direction_select
_ecg2_lead_off_comparator_enable:
;ecg2_hw.c, 423 :: 		void ecg2_lead_off_comparator_enable (bool enable )
; enable start address is: 0 (R0)
0x2AB8	0xB081    SUB	SP, SP, #4
0x2ABA	0xF8CDE000  STR	LR, [SP, #0]
; enable end address is: 0 (R0)
; enable start address is: 0 (R0)
;ecg2_hw.c, 425 :: 		if (enable)
0x2ABE	0xB128    CBZ	R0, L_ecg2_lead_off_comparator_enable83
; enable end address is: 0 (R0)
;ecg2_hw.c, 426 :: 		register_bit_set(CONFIG4_REG, 1, 1);
0x2AC0	0x2201    MOVS	R2, #1
0x2AC2	0x2101    MOVS	R1, #1
0x2AC4	0x2017    MOVS	R0, #23
0x2AC6	0xF7FEF891  BL	ecg2_hw_register_bit_set+0
0x2ACA	0xE004    B	L_ecg2_lead_off_comparator_enable84
L_ecg2_lead_off_comparator_enable83:
;ecg2_hw.c, 428 :: 		register_bit_set(CONFIG4_REG, 1, 0);
0x2ACC	0x2200    MOVS	R2, #0
0x2ACE	0x2101    MOVS	R1, #1
0x2AD0	0x2017    MOVS	R0, #23
0x2AD2	0xF7FEF88B  BL	ecg2_hw_register_bit_set+0
L_ecg2_lead_off_comparator_enable84:
;ecg2_hw.c, 429 :: 		}
L_end_ecg2_lead_off_comparator_enable:
0x2AD6	0xF8DDE000  LDR	LR, [SP, #0]
0x2ADA	0xB001    ADD	SP, SP, #4
0x2ADC	0x4770    BX	LR
; end of _ecg2_lead_off_comparator_enable
_calculate_ecg_channel:
;ecg2_click_example.c, 44 :: 		double calculate_ecg_channel( unsigned char *buffer, unsigned short index, double refv, double gain, double offset_voltage )
; gain start address is: 12 (R3)
; refv start address is: 8 (R2)
; index start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x1540	0xB082    SUB	SP, SP, #8
0x1542	0xF8CDE000  STR	LR, [SP, #0]
0x1546	0x4698    MOV	R8, R3
0x1548	0x4613    MOV	R3, R2
; gain end address is: 12 (R3)
; refv end address is: 8 (R2)
; index end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; index start address is: 4 (R1)
; refv start address is: 12 (R3)
; gain start address is: 32 (R8)
; offset_voltage start address is: 36 (R9)
0x154A	0xF8DD9008  LDR	R9, [SP, #8]
;ecg2_click_example.c, 46 :: 		int adc_value = 0;
;ecg2_click_example.c, 48 :: 		adc_value = buffer[index];
0x154E	0x1844    ADDS	R4, R0, R1
0x1550	0x7824    LDRB	R4, [R4, #0]
; adc_value start address is: 8 (R2)
0x1552	0xB2E2    UXTB	R2, R4
;ecg2_click_example.c, 49 :: 		adc_value <<= 8;
0x1554	0x0215    LSLS	R5, R2, #8
0x1556	0xB22D    SXTH	R5, R5
; adc_value end address is: 8 (R2)
;ecg2_click_example.c, 50 :: 		adc_value |= buffer[index + 1];
0x1558	0x1C4C    ADDS	R4, R1, #1
0x155A	0xB224    SXTH	R4, R4
; index end address is: 4 (R1)
0x155C	0x1904    ADDS	R4, R0, R4
; buffer end address is: 0 (R0)
0x155E	0x7824    LDRB	R4, [R4, #0]
0x1560	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1564	0xB224    SXTH	R4, R4
;ecg2_click_example.c, 51 :: 		return ( ((double)adc_value * (refV / (32768 - 1))) / gain ) - offset_voltage;
0x1566	0xB220    SXTH	R0, R4
0x1568	0xF7FFFB20  BL	__SignedIntegralToFloat+0
0x156C	0x4604    MOV	R4, R0
0x156E	0x9401    STR	R4, [SP, #4]
0x1570	0x4A08    LDR	R2, [PC, #32]
0x1572	0x4618    MOV	R0, R3
0x1574	0xF7FFFD14  BL	__Div_FP+0
; refv end address is: 12 (R3)
0x1578	0x9A01    LDR	R2, [SP, #4]
0x157A	0xF7FFFD83  BL	__Mul_FP+0
0x157E	0x4642    MOV	R2, R8
0x1580	0xF7FFFD0E  BL	__Div_FP+0
; gain end address is: 32 (R8)
0x1584	0x464A    MOV	R2, R9
0x1586	0xF7FFFC89  BL	__Sub_FP+0
; offset_voltage end address is: 36 (R9)
;ecg2_click_example.c, 52 :: 		}
L_end_calculate_ecg_channel:
0x158A	0xF8DDE000  LDR	LR, [SP, #0]
0x158E	0xB002    ADD	SP, SP, #8
0x1590	0x4770    BX	LR
0x1592	0xBF00    NOP
0x1594	0xFE0046FF  	#1191181824
; end of _calculate_ecg_channel
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x0BAC	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x0BAE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x0BB0	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x0BB2	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x0BB4	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x0BB6	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x0BB8	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x0BBA	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x0BBE	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x0BC2	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x0BC4	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x0BC6	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x0BC8	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x0BCA	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x0BCC	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x0BCE	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x0BD0	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x0BD2	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x0BD6	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x0BDA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x0BDC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x0BDE	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x0BE2	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x0BE4	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x0BE8	0xB001    ADD	SP, SP, #4
0x0BEA	0x4770    BX	LR
; end of __SignedIntegralToFloat
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x0FA0	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x0FA2	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0FA4	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0FA8	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0FAA	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x0FAE	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x0FB2	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0FB4	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0FB6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0FB8	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0FBA	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x0FBE	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x0FC2	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0FC4	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0FC6	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0FC8	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0FCC	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x0FD0	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x0FD4	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x0FD6	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x0FDA	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x0FDE	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x0FE0	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x0FE2	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x0FE4	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x0FE6	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x0FE8	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x0FEA	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x0FEC	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x0FEE	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x0FF0	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x0FF2	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x0FF6	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x0FF8	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x0FFA	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x0FFC	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x0FFE	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x1000	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x1002	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1004	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x1006	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x1008	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x100C	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x100E	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x1010	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1014	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x1016	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x1018	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x101A	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x101C	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x101E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x1020	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1024	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x1026	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x1028	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x102A	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x102C	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x1030	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x1032	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1034	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x1036	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x1038	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x103C	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x1040	0xB001    ADD	SP, SP, #4
0x1042	0x4770    BX	LR
; end of __Div_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x1084	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x1086	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1088	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x108C	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x108E	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x1092	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x1096	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x109A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x109E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x10A0	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x10A2	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x10A6	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x10AA	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x10AC	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x10AE	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x10B0	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x10B4	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x10B8	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x10BA	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x10BC	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x10C0	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x10C4	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x10C6	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x10C8	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x10CA	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x10CC	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x10D0	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x10D2	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x10D4	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x10D6	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x10D8	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x10DA	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x10DC	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x10DE	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x10E0	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x10E2	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x10E4	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x10E8	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x10EA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x10EC	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x10EE	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x10F2	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x10F6	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x10FA	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x10FC	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x10FE	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x1100	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x1102	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x1106	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x110A	0xB001    ADD	SP, SP, #4
0x110C	0x4770    BX	LR
; end of __Mul_FP
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x0E9C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x0E9E	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x0EA2	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x0EA6	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x0EAA	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x0EAE	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x0EB0	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x0EB2	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x0EB4	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x0EB6	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x0EBA	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x0EBC	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x0EC0	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x0EC2	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x0EC4	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x0EC8	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x0ECA	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x0ECC	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x0ECE	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x0ED2	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x0ED6	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x0ED8	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x0EDA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x0EDC	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x0EDE	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x0EE2	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0EE4	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0EE6	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x0EEA	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x0EEC	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x0EEE	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x0EF2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0EF4	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0EF6	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0EF8	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x0EFA	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x0EFC	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x0EFE	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x0F00	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x0F02	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0F04	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0F06	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0F08	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x0F0A	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x0F0C	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x0F10	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x0F12	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0F16	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0F18	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x0F1C	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x0F20	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x0F22	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0F24	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0F28	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x0F2A	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x0F2C	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x0F2E	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x0F32	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0F36	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x0F3A	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x0F3C	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x0F3E	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x0F42	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0F44	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0F48	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x0F4C	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x0F4E	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x0F50	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x0F52	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x0F56	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x0F5A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x0F5C	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x0F60	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x0F62	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x0F64	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x0F68	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x0F6A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x0F6C	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x0F6E	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x0F72	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x0F76	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x0F7A	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x0F7E	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x0F82	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x0F84	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x0F86	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x0F8A	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x0F8E	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x0F90	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x0F94	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x0F96	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x0F9A	0xB001    ADD	SP, SP, #4
0x0F9C	0x4770    BX	LR
; end of __Sub_FP
_sprintf:
;__Lib_Sprintf.c, 727 :: 		
0x2F60	0xB082    SUB	SP, SP, #8
0x2F62	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 40 (R10)
0x2F66	0xF8DDA008  LDR	R10, [SP, #8]
0x2F6A	0x9803    LDR	R0, [SP, #12]
0x2F6C	0x9003    STR	R0, [SP, #12]
;__Lib_Sprintf.c, 732 :: 		
0x2F6E	0xA901    ADD	R1, SP, #4
0x2F70	0xA803    ADD	R0, SP, #12
0x2F72	0x1D00    ADDS	R0, R0, #4
0x2F74	0x6008    STR	R0, [R1, #0]
;__Lib_Sprintf.c, 733 :: 		
0x2F76	0x460A    MOV	R2, R1
0x2F78	0x9903    LDR	R1, [SP, #12]
0x2F7A	0x4650    MOV	R0, R10
0x2F7C	0xF7FEFB0C  BL	__Lib_Sprintf__doprntf+0
; cnt start address is: 8 (R2)
0x2F80	0xB202    SXTH	R2, R0
;__Lib_Sprintf.c, 734 :: 		
0x2F82	0xEB0A0100  ADD	R1, R10, R0, LSL #0
; wh end address is: 40 (R10)
0x2F86	0x2000    MOVS	R0, #0
0x2F88	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprintf.c, 735 :: 		
0x2F8A	0xB210    SXTH	R0, R2
; cnt end address is: 8 (R2)
;__Lib_Sprintf.c, 736 :: 		
L_end_sprintf:
0x2F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x2F90	0xB002    ADD	SP, SP, #8
0x2F92	0x4770    BX	LR
; end of _sprintf
__Lib_Sprintf__doprntf:
;__Lib_Sprintf.c, 187 :: 		
; pb start address is: 0 (R0)
0x1598	0xB08F    SUB	SP, SP, #60
0x159A	0xF8CDE000  STR	LR, [SP, #0]
0x159E	0x910B    STR	R1, [SP, #44]
0x15A0	0x920C    STR	R2, [SP, #48]
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
;__Lib_Sprintf.c, 193 :: 		
0x15A2	0xF2400300  MOVW	R3, #0
0x15A6	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x15AA	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 223 :: 		
L___Lib_Sprintf__doprntf10:
; pb start address is: 8 (R2)
0x15AC	0x9C0B    LDR	R4, [SP, #44]
0x15AE	0x9B0B    LDR	R3, [SP, #44]
0x15B0	0x1C5B    ADDS	R3, R3, #1
0x15B2	0x930B    STR	R3, [SP, #44]
0x15B4	0x7823    LDRB	R3, [R4, #0]
0x15B6	0xF88D3012  STRB	R3, [SP, #18]
0x15BA	0x2B00    CMP	R3, #0
0x15BC	0xF0018251  BEQ	L___Lib_Sprintf__doprntf11
;__Lib_Sprintf.c, 224 :: 		
0x15C0	0xF89D3012  LDRB	R3, [SP, #18]
0x15C4	0x2B25    CMP	R3, #37
0x15C6	0xD00A    BEQ	L___Lib_Sprintf__doprntf12
;__Lib_Sprintf.c, 225 :: 		
0x15C8	0xF89D3012  LDRB	R3, [SP, #18]
0x15CC	0x7013    STRB	R3, [R2, #0]
0x15CE	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x15D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x15D4	0x1C5B    ADDS	R3, R3, #1
0x15D6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 226 :: 		
0x15DA	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x15DC	0xE7E6    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 227 :: 		
L___Lib_Sprintf__doprntf12:
;__Lib_Sprintf.c, 228 :: 		
; pb start address is: 8 (R2)
0x15DE	0x2300    MOVS	R3, #0
0x15E0	0xB21B    SXTH	R3, R3
0x15E2	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 229 :: 		
0x15E6	0x2300    MOVS	R3, #0
0x15E8	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 230 :: 		
L___Lib_Sprintf__doprntf13:
;__Lib_Sprintf.c, 231 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x15EC	0xE031    B	L___Lib_Sprintf__doprntf16
; pb end address is: 8 (R2)
;__Lib_Sprintf.c, 232 :: 		
L___Lib_Sprintf__doprntf18:
;__Lib_Sprintf.c, 233 :: 		
; pb start address is: 8 (R2)
0x15EE	0xF8BD3016  LDRH	R3, [SP, #22]
0x15F2	0xF0430308  ORR	R3, R3, #8
0x15F6	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 234 :: 		
0x15FA	0x9B0B    LDR	R3, [SP, #44]
0x15FC	0x1C5B    ADDS	R3, R3, #1
0x15FE	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 235 :: 		
0x1600	0xE03C    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 237 :: 		
L___Lib_Sprintf__doprntf19:
;__Lib_Sprintf.c, 238 :: 		
0x1602	0xF8BD3016  LDRH	R3, [SP, #22]
0x1606	0xF0430301  ORR	R3, R3, #1
0x160A	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 239 :: 		
0x160E	0x9B0B    LDR	R3, [SP, #44]
0x1610	0x1C5B    ADDS	R3, R3, #1
0x1612	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 240 :: 		
0x1614	0xE032    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 242 :: 		
L___Lib_Sprintf__doprntf20:
;__Lib_Sprintf.c, 243 :: 		
0x1616	0xF8BD3016  LDRH	R3, [SP, #22]
0x161A	0xF0430302  ORR	R3, R3, #2
0x161E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 244 :: 		
0x1622	0x9B0B    LDR	R3, [SP, #44]
0x1624	0x1C5B    ADDS	R3, R3, #1
0x1626	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 245 :: 		
0x1628	0xE028    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 247 :: 		
L___Lib_Sprintf__doprntf21:
;__Lib_Sprintf.c, 248 :: 		
0x162A	0xF8BD3016  LDRH	R3, [SP, #22]
0x162E	0xF4436300  ORR	R3, R3, #2048
0x1632	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 249 :: 		
0x1636	0x9B0B    LDR	R3, [SP, #44]
0x1638	0x1C5B    ADDS	R3, R3, #1
0x163A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 250 :: 		
0x163C	0xE01E    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 252 :: 		
L___Lib_Sprintf__doprntf22:
;__Lib_Sprintf.c, 253 :: 		
0x163E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1642	0xF0430304  ORR	R3, R3, #4
0x1646	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 254 :: 		
0x164A	0x9B0B    LDR	R3, [SP, #44]
0x164C	0x1C5B    ADDS	R3, R3, #1
0x164E	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 255 :: 		
0x1650	0xE014    B	L___Lib_Sprintf__doprntf15
;__Lib_Sprintf.c, 256 :: 		
L___Lib_Sprintf__doprntf16:
0x1652	0x9B0B    LDR	R3, [SP, #44]
0x1654	0x781B    LDRB	R3, [R3, #0]
0x1656	0x2B2D    CMP	R3, #45
0x1658	0xD0C9    BEQ	L___Lib_Sprintf__doprntf18
0x165A	0x9B0B    LDR	R3, [SP, #44]
0x165C	0x781B    LDRB	R3, [R3, #0]
0x165E	0x2B20    CMP	R3, #32
0x1660	0xD0CF    BEQ	L___Lib_Sprintf__doprntf19
0x1662	0x9B0B    LDR	R3, [SP, #44]
0x1664	0x781B    LDRB	R3, [R3, #0]
0x1666	0x2B2B    CMP	R3, #43
0x1668	0xD0D5    BEQ	L___Lib_Sprintf__doprntf20
0x166A	0x9B0B    LDR	R3, [SP, #44]
0x166C	0x781B    LDRB	R3, [R3, #0]
0x166E	0x2B23    CMP	R3, #35
0x1670	0xD0DB    BEQ	L___Lib_Sprintf__doprntf21
0x1672	0x9B0B    LDR	R3, [SP, #44]
0x1674	0x781B    LDRB	R3, [R3, #0]
0x1676	0x2B30    CMP	R3, #48
0x1678	0xD0E1    BEQ	L___Lib_Sprintf__doprntf22
;__Lib_Sprintf.c, 257 :: 		
0x167A	0xE000    B	L___Lib_Sprintf__doprntf14
;__Lib_Sprintf.c, 258 :: 		
L___Lib_Sprintf__doprntf15:
0x167C	0xE7B6    B	L___Lib_Sprintf__doprntf13
L___Lib_Sprintf__doprntf14:
;__Lib_Sprintf.c, 259 :: 		
0x167E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1682	0xF0030302  AND	R3, R3, #2
0x1686	0xB29B    UXTH	R3, R3
0x1688	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf23
;__Lib_Sprintf.c, 260 :: 		
0x168A	0xF8BD4016  LDRH	R4, [SP, #22]
0x168E	0xF64F73FE  MOVW	R3, #65534
0x1692	0xEA040303  AND	R3, R4, R3, LSL #0
0x1696	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf23:
;__Lib_Sprintf.c, 261 :: 		
0x169A	0xF8BD3016  LDRH	R3, [SP, #22]
0x169E	0xF0030308  AND	R3, R3, #8
0x16A2	0xB29B    UXTH	R3, R3
0x16A4	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf24
;__Lib_Sprintf.c, 262 :: 		
0x16A6	0xF8BD4016  LDRH	R4, [SP, #22]
0x16AA	0xF64F73FB  MOVW	R3, #65531
0x16AE	0xEA040303  AND	R3, R4, R3, LSL #0
0x16B2	0xF8AD3016  STRH	R3, [SP, #22]
L___Lib_Sprintf__doprntf24:
;__Lib_Sprintf.c, 263 :: 		
0x16B6	0x9B0B    LDR	R3, [SP, #44]
0x16B8	0x781B    LDRB	R3, [R3, #0]
0x16BA	0xB2D8    UXTB	R0, R3
0x16BC	0xF7FFFB00  BL	_isdigit+0
0x16C0	0xB1E8    CBZ	R0, L___Lib_Sprintf__doprntf25
;__Lib_Sprintf.c, 264 :: 		
0x16C2	0x2300    MOVS	R3, #0
0x16C4	0xB21B    SXTH	R3, R3
0x16C6	0xF8AD3014  STRH	R3, [SP, #20]
; pb end address is: 8 (R2)
0x16CA	0x4615    MOV	R5, R2
;__Lib_Sprintf.c, 265 :: 		
0x16CC	0xE7FF    B	L___Lib_Sprintf__doprntf26
L___Lib_Sprintf__doprntf354:
;__Lib_Sprintf.c, 267 :: 		
;__Lib_Sprintf.c, 265 :: 		
L___Lib_Sprintf__doprntf26:
;__Lib_Sprintf.c, 266 :: 		
; pb start address is: 20 (R5)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x16CE	0xF9BD4014  LDRSH	R4, [SP, #20]
0x16D2	0x230A    MOVS	R3, #10
0x16D4	0xB21B    SXTH	R3, R3
0x16D6	0x435C    MULS	R4, R3, R4
0x16D8	0xB224    SXTH	R4, R4
0x16DA	0x9B0B    LDR	R3, [SP, #44]
0x16DC	0x781B    LDRB	R3, [R3, #0]
0x16DE	0x18E3    ADDS	R3, R4, R3
0x16E0	0xB21B    SXTH	R3, R3
0x16E2	0x3B30    SUBS	R3, #48
0x16E4	0xF8AD3014  STRH	R3, [SP, #20]
0x16E8	0x9B0B    LDR	R3, [SP, #44]
0x16EA	0x1C5B    ADDS	R3, R3, #1
0x16EC	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 267 :: 		
0x16EE	0x781B    LDRB	R3, [R3, #0]
0x16F0	0xB2D8    UXTB	R0, R3
0x16F2	0xF7FFFAE5  BL	_isdigit+0
0x16F6	0x2800    CMP	R0, #0
0x16F8	0xD1E9    BNE	L___Lib_Sprintf__doprntf354
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 268 :: 		
; pb start address is: 20 (R5)
0x16FA	0x462F    MOV	R7, R5
; pb end address is: 20 (R5)
0x16FC	0xE010    B	L___Lib_Sprintf__doprntf29
L___Lib_Sprintf__doprntf25:
;__Lib_Sprintf.c, 270 :: 		
; pb start address is: 8 (R2)
0x16FE	0x9B0B    LDR	R3, [SP, #44]
0x1700	0x781B    LDRB	R3, [R3, #0]
0x1702	0x2B2A    CMP	R3, #42
0x1704	0xD10B    BNE	L___Lib_Sprintf__doprntf30
;__Lib_Sprintf.c, 271 :: 		
0x1706	0x9B0C    LDR	R3, [SP, #48]
0x1708	0x681D    LDR	R5, [R3, #0]
0x170A	0x1D2C    ADDS	R4, R5, #4
0x170C	0x9B0C    LDR	R3, [SP, #48]
0x170E	0x601C    STR	R4, [R3, #0]
0x1710	0xF9B53000  LDRSH	R3, [R5, #0]
0x1714	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 272 :: 		
0x1718	0x9B0B    LDR	R3, [SP, #44]
0x171A	0x1C5B    ADDS	R3, R3, #1
0x171C	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 273 :: 		
L___Lib_Sprintf__doprntf30:
0x171E	0x4617    MOV	R7, R2
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf29:
;__Lib_Sprintf.c, 274 :: 		
; pb start address is: 28 (R7)
0x1720	0x9B0B    LDR	R3, [SP, #44]
0x1722	0x781B    LDRB	R3, [R3, #0]
0x1724	0x2B2E    CMP	R3, #46
0x1726	0xD131    BNE	L___Lib_Sprintf__doprntf31
;__Lib_Sprintf.c, 275 :: 		
0x1728	0x9B0B    LDR	R3, [SP, #44]
0x172A	0x1C5B    ADDS	R3, R3, #1
0x172C	0x930B    STR	R3, [SP, #44]
0x172E	0x781B    LDRB	R3, [R3, #0]
0x1730	0x2B2A    CMP	R3, #42
0x1732	0xD10D    BNE	L___Lib_Sprintf__doprntf32
;__Lib_Sprintf.c, 276 :: 		
0x1734	0x9B0C    LDR	R3, [SP, #48]
0x1736	0x681D    LDR	R5, [R3, #0]
0x1738	0x1D2C    ADDS	R4, R5, #4
0x173A	0x9B0C    LDR	R3, [SP, #48]
0x173C	0x601C    STR	R4, [R3, #0]
0x173E	0xF9B53000  LDRSH	R3, [R5, #0]
0x1742	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 277 :: 		
0x1746	0x9B0B    LDR	R3, [SP, #44]
0x1748	0x1C5B    ADDS	R3, R3, #1
0x174A	0x930B    STR	R3, [SP, #44]
;__Lib_Sprintf.c, 278 :: 		
0x174C	0x46BC    MOV	R12, R7
0x174E	0xE01C    B	L___Lib_Sprintf__doprntf33
L___Lib_Sprintf__doprntf32:
;__Lib_Sprintf.c, 279 :: 		
0x1750	0x2300    MOVS	R3, #0
0x1752	0xB21B    SXTH	R3, R3
0x1754	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 28 (R7)
0x1758	0x463A    MOV	R2, R7
;__Lib_Sprintf.c, 280 :: 		
L___Lib_Sprintf__doprntf34:
; pb start address is: 8 (R2)
0x175A	0x9B0B    LDR	R3, [SP, #44]
0x175C	0x781B    LDRB	R3, [R3, #0]
0x175E	0xB2D8    UXTB	R0, R3
0x1760	0xF7FFFAAE  BL	_isdigit+0
0x1764	0xB180    CBZ	R0, L___Lib_Sprintf__doprntf35
;__Lib_Sprintf.c, 281 :: 		
0x1766	0xF9BD4010  LDRSH	R4, [SP, #16]
0x176A	0x230A    MOVS	R3, #10
0x176C	0xB21B    SXTH	R3, R3
0x176E	0x435C    MULS	R4, R3, R4
0x1770	0xB224    SXTH	R4, R4
0x1772	0x9B0B    LDR	R3, [SP, #44]
0x1774	0x781B    LDRB	R3, [R3, #0]
0x1776	0x18E3    ADDS	R3, R4, R3
0x1778	0xB21B    SXTH	R3, R3
0x177A	0x3B30    SUBS	R3, #48
0x177C	0xF8AD3010  STRH	R3, [SP, #16]
0x1780	0x9B0B    LDR	R3, [SP, #44]
0x1782	0x1C5B    ADDS	R3, R3, #1
0x1784	0x930B    STR	R3, [SP, #44]
0x1786	0xE7E8    B	L___Lib_Sprintf__doprntf34
L___Lib_Sprintf__doprntf35:
;__Lib_Sprintf.c, 282 :: 		
0x1788	0x4694    MOV	R12, R2
L___Lib_Sprintf__doprntf33:
; pb end address is: 8 (R2)
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x178A	0xE00A    B	L___Lib_Sprintf__doprntf36
L___Lib_Sprintf__doprntf31:
;__Lib_Sprintf.c, 284 :: 		
; pb start address is: 28 (R7)
0x178C	0x2300    MOVS	R3, #0
0x178E	0xB21B    SXTH	R3, R3
0x1790	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 286 :: 		
0x1794	0xF8BD3016  LDRH	R3, [SP, #22]
0x1798	0xF4435380  ORR	R3, R3, #4096
0x179C	0xF8AD3016  STRH	R3, [SP, #22]
; pb end address is: 28 (R7)
0x17A0	0x46BC    MOV	R12, R7
;__Lib_Sprintf.c, 288 :: 		
L___Lib_Sprintf__doprntf36:
;__Lib_Sprintf.c, 290 :: 		
; pb start address is: 48 (R12)
____doprntf_loop:
;__Lib_Sprintf.c, 292 :: 		
; pb start address is: 48 (R12)
; pb end address is: 48 (R12)
0x17A2	0x9C0B    LDR	R4, [SP, #44]
0x17A4	0x9B0B    LDR	R3, [SP, #44]
0x17A6	0x1C5B    ADDS	R3, R3, #1
0x17A8	0x930B    STR	R3, [SP, #44]
0x17AA	0x7823    LDRB	R3, [R4, #0]
0x17AC	0xF88D3012  STRB	R3, [SP, #18]
0x17B0	0xE0D9    B	L___Lib_Sprintf__doprntf37
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 293 :: 		
L___Lib_Sprintf__doprntf39:
;__Lib_Sprintf.c, 294 :: 		
0x17B2	0xF9BD0028  LDRSH	R0, [SP, #40]
0x17B6	0xF001B956  B	L_end__doprntf
;__Lib_Sprintf.c, 295 :: 		
L___Lib_Sprintf__doprntf40:
;__Lib_Sprintf.c, 296 :: 		
; pb start address is: 48 (R12)
L___Lib_Sprintf__doprntf41:
;__Lib_Sprintf.c, 298 :: 		
0x17BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x17BE	0xF0430310  ORR	R3, R3, #16
0x17C2	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 299 :: 		
0x17C6	0xE7EC    B	____doprntf_loop
;__Lib_Sprintf.c, 313 :: 		
L___Lib_Sprintf__doprntf42:
;__Lib_Sprintf.c, 314 :: 		
0x17C8	0xF8BD3016  LDRH	R3, [SP, #22]
0x17CC	0xF4436380  ORR	R3, R3, #1024
0x17D0	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 315 :: 		
0x17D4	0xE116    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 317 :: 		
L___Lib_Sprintf__doprntf43:
;__Lib_Sprintf.c, 318 :: 		
0x17D6	0xF8BD3016  LDRH	R3, [SP, #22]
0x17DA	0xF0430320  ORR	R3, R3, #32
0x17DE	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 319 :: 		
L___Lib_Sprintf__doprntf44:
;__Lib_Sprintf.c, 320 :: 		
0x17E2	0xF8BD3016  LDRH	R3, [SP, #22]
0x17E6	0xF4437380  ORR	R3, R3, #256
0x17EA	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 321 :: 		
0x17EE	0xE109    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 322 :: 		
L___Lib_Sprintf__doprntf45:
;__Lib_Sprintf.c, 323 :: 		
0x17F0	0xF8BD3016  LDRH	R3, [SP, #22]
0x17F4	0xF4437300  ORR	R3, R3, #512
0x17F8	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 324 :: 		
0x17FC	0xE102    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 326 :: 		
L___Lib_Sprintf__doprntf46:
;__Lib_Sprintf.c, 327 :: 		
0x17FE	0xF8BD3016  LDRH	R3, [SP, #22]
0x1802	0xF0430340  ORR	R3, R3, #64
0x1806	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 328 :: 		
0x180A	0xE0FB    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 330 :: 		
L___Lib_Sprintf__doprntf47:
;__Lib_Sprintf.c, 331 :: 		
L___Lib_Sprintf__doprntf48:
;__Lib_Sprintf.c, 332 :: 		
0x180C	0xE0FA    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 334 :: 		
L___Lib_Sprintf__doprntf49:
;__Lib_Sprintf.c, 336 :: 		
L___Lib_Sprintf__doprntf50:
;__Lib_Sprintf.c, 337 :: 		
0x180E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1812	0xF0430320  ORR	R3, R3, #32
0x1816	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 338 :: 		
L___Lib_Sprintf__doprntf51:
;__Lib_Sprintf.c, 339 :: 		
0x181A	0xF8BD3016  LDRH	R3, [SP, #22]
0x181E	0xF0430380  ORR	R3, R3, #128
0x1822	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 340 :: 		
0x1826	0xE0ED    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 342 :: 		
L___Lib_Sprintf__doprntf52:
;__Lib_Sprintf.c, 343 :: 		
0x1828	0x9B0C    LDR	R3, [SP, #48]
0x182A	0x681D    LDR	R5, [R3, #0]
0x182C	0x1D2C    ADDS	R4, R5, #4
0x182E	0x9B0C    LDR	R3, [SP, #48]
0x1830	0x601C    STR	R4, [R3, #0]
0x1832	0x682B    LDR	R3, [R5, #0]
0x1834	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 347 :: 		
0x1836	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf53
;__Lib_Sprintf.c, 348 :: 		
0x1838	0x4BFA    LDR	R3, [PC, #1000]
0x183A	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf53:
;__Lib_Sprintf.c, 349 :: 		
0x183C	0x2300    MOVS	R3, #0
0x183E	0xF8AD3024  STRH	R3, [SP, #36]
; pb end address is: 48 (R12)
0x1842	0x4665    MOV	R5, R12
;__Lib_Sprintf.c, 350 :: 		
L___Lib_Sprintf__doprntf54:
; pb start address is: 20 (R5)
0x1844	0xF8BD4024  LDRH	R4, [SP, #36]
0x1848	0x9B08    LDR	R3, [SP, #32]
0x184A	0x191B    ADDS	R3, R3, R4
0x184C	0x781B    LDRB	R3, [R3, #0]
0x184E	0xB12B    CBZ	R3, L___Lib_Sprintf__doprntf55
;__Lib_Sprintf.c, 351 :: 		
0x1850	0xF8BD3024  LDRH	R3, [SP, #36]
0x1854	0x1C5B    ADDS	R3, R3, #1
0x1856	0xF8AD3024  STRH	R3, [SP, #36]
0x185A	0xE7F3    B	L___Lib_Sprintf__doprntf54
L___Lib_Sprintf__doprntf55:
;__Lib_Sprintf.c, 352 :: 		
0x185C	0x462F    MOV	R7, R5
____doprntf_dostring:
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 353 :: 		
; pb start address is: 28 (R7)
0x185E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1862	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf318
0x1864	0xF8BD4024  LDRH	R4, [SP, #36]
0x1868	0xF9BD3010  LDRSH	R3, [SP, #16]
0x186C	0x42A3    CMP	R3, R4
0x186E	0xD203    BCS	L___Lib_Sprintf__doprntf317
L___Lib_Sprintf__doprntf316:
;__Lib_Sprintf.c, 354 :: 		
0x1870	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1874	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 353 :: 		
L___Lib_Sprintf__doprntf318:
L___Lib_Sprintf__doprntf317:
;__Lib_Sprintf.c, 355 :: 		
0x1878	0xF8BD4024  LDRH	R4, [SP, #36]
0x187C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1880	0x42A3    CMP	R3, R4
0x1882	0xD907    BLS	L___Lib_Sprintf__doprntf59
;__Lib_Sprintf.c, 356 :: 		
0x1884	0xF8BD4024  LDRH	R4, [SP, #36]
0x1888	0xF9BD3014  LDRSH	R3, [SP, #20]
0x188C	0x1B1B    SUB	R3, R3, R4
0x188E	0xF8AD3014  STRH	R3, [SP, #20]
0x1892	0xE003    B	L___Lib_Sprintf__doprntf60
L___Lib_Sprintf__doprntf59:
;__Lib_Sprintf.c, 358 :: 		
0x1894	0x2300    MOVS	R3, #0
0x1896	0xB21B    SXTH	R3, R3
0x1898	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf60:
;__Lib_Sprintf.c, 359 :: 		
0x189C	0xF8BD3016  LDRH	R3, [SP, #22]
0x18A0	0xF0030308  AND	R3, R3, #8
0x18A4	0xB29B    UXTH	R3, R3
0x18A6	0xB99B    CBNZ	R3, L___Lib_Sprintf__doprntf355
; pb end address is: 28 (R7)
0x18A8	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 360 :: 		
L___Lib_Sprintf__doprntf62:
; pb start address is: 24 (R6)
0x18AA	0xF9BD4014  LDRSH	R4, [SP, #20]
0x18AE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x18B2	0x1E5B    SUBS	R3, R3, #1
0x18B4	0xF8AD3014  STRH	R3, [SP, #20]
0x18B8	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf63
;__Lib_Sprintf.c, 361 :: 		
0x18BA	0x2320    MOVS	R3, #32
0x18BC	0x7033    STRB	R3, [R6, #0]
0x18BE	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x18C0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x18C4	0x1C5B    ADDS	R3, R3, #1
0x18C6	0xF8AD3028  STRH	R3, [SP, #40]
0x18CA	0x463E    MOV	R6, R7
; pb end address is: 28 (R7)
0x18CC	0xE7ED    B	L___Lib_Sprintf__doprntf62
L___Lib_Sprintf__doprntf63:
; pb start address is: 24 (R6)
0x18CE	0xE000    B	L___Lib_Sprintf__doprntf61
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf355:
;__Lib_Sprintf.c, 359 :: 		
0x18D0	0x463E    MOV	R6, R7
;__Lib_Sprintf.c, 361 :: 		
L___Lib_Sprintf__doprntf61:
;__Lib_Sprintf.c, 362 :: 		
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf64:
; pb start address is: 24 (R6)
0x18D2	0xF8BD4024  LDRH	R4, [SP, #36]
0x18D6	0xF8BD3024  LDRH	R3, [SP, #36]
0x18DA	0x1E5B    SUBS	R3, R3, #1
0x18DC	0xF8AD3024  STRH	R3, [SP, #36]
0x18E0	0xB16C    CBZ	R4, L___Lib_Sprintf__doprntf65
;__Lib_Sprintf.c, 363 :: 		
0x18E2	0x9B08    LDR	R3, [SP, #32]
0x18E4	0x781B    LDRB	R3, [R3, #0]
0x18E6	0x7033    STRB	R3, [R6, #0]
0x18E8	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x18EA	0x9B08    LDR	R3, [SP, #32]
0x18EC	0x1C5B    ADDS	R3, R3, #1
0x18EE	0x9308    STR	R3, [SP, #32]
0x18F0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x18F4	0x1C5B    ADDS	R3, R3, #1
0x18F6	0xF8AD3028  STRH	R3, [SP, #40]
0x18FA	0x4606    MOV	R6, R0
; pb end address is: 0 (R0)
0x18FC	0xE7E9    B	L___Lib_Sprintf__doprntf64
L___Lib_Sprintf__doprntf65:
;__Lib_Sprintf.c, 365 :: 		
; pb start address is: 24 (R6)
0x18FE	0xF8BD3016  LDRH	R3, [SP, #22]
0x1902	0xF0030308  AND	R3, R3, #8
0x1906	0xB29B    UXTH	R3, R3
0x1908	0xB19B    CBZ	R3, L___Lib_Sprintf__doprntf356
; pb end address is: 24 (R6)
0x190A	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 366 :: 		
L___Lib_Sprintf__doprntf67:
; pb start address is: 8 (R2)
0x190C	0xF9BD4014  LDRSH	R4, [SP, #20]
0x1910	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1914	0x1E5B    SUBS	R3, R3, #1
0x1916	0xF8AD3014  STRH	R3, [SP, #20]
0x191A	0xB14C    CBZ	R4, L___Lib_Sprintf__doprntf68
;__Lib_Sprintf.c, 367 :: 		
0x191C	0x2320    MOVS	R3, #32
0x191E	0x7013    STRB	R3, [R2, #0]
0x1920	0x1C56    ADDS	R6, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1922	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1926	0x1C5B    ADDS	R3, R3, #1
0x1928	0xF8AD3028  STRH	R3, [SP, #40]
0x192C	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x192E	0xE7ED    B	L___Lib_Sprintf__doprntf67
L___Lib_Sprintf__doprntf68:
; pb start address is: 8 (R2)
0x1930	0xE000    B	L___Lib_Sprintf__doprntf66
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf356:
;__Lib_Sprintf.c, 365 :: 		
0x1932	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 367 :: 		
L___Lib_Sprintf__doprntf66:
;__Lib_Sprintf.c, 368 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x1934	0xE63A    B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 369 :: 		
L___Lib_Sprintf__doprntf69:
;__Lib_Sprintf.c, 370 :: 		
; pb start address is: 48 (R12)
0x1936	0x9B0C    LDR	R3, [SP, #48]
0x1938	0x681D    LDR	R5, [R3, #0]
0x193A	0x1D2C    ADDS	R4, R5, #4
0x193C	0x9B0C    LDR	R3, [SP, #48]
0x193E	0x601C    STR	R4, [R3, #0]
0x1940	0xF9B53000  LDRSH	R3, [R5, #0]
0x1944	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 371 :: 		
L___Lib_Sprintf__doprntf70:
;__Lib_Sprintf.c, 372 :: 		
0x1948	0xF10D0312  ADD	R3, SP, #18
0x194C	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 373 :: 		
0x194E	0x2301    MOVS	R3, #1
0x1950	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_Sprintf.c, 374 :: 		
0x1954	0x4667    MOV	R7, R12
0x1956	0xE782    B	____doprntf_dostring
;__Lib_Sprintf.c, 376 :: 		
L___Lib_Sprintf__doprntf71:
;__Lib_Sprintf.c, 377 :: 		
0x1958	0xF8BD3016  LDRH	R3, [SP, #22]
0x195C	0xF04303C0  ORR	R3, R3, #192
0x1960	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 378 :: 		
0x1964	0xE04E    B	L___Lib_Sprintf__doprntf38
;__Lib_Sprintf.c, 380 :: 		
L___Lib_Sprintf__doprntf37:
0x1966	0xF89D3012  LDRB	R3, [SP, #18]
0x196A	0x2B00    CMP	R3, #0
0x196C	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf39
0x1970	0xF89D3012  LDRB	R3, [SP, #18]
0x1974	0x2B6C    CMP	R3, #108
0x1976	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf40
0x197A	0xF89D3012  LDRB	R3, [SP, #18]
0x197E	0x2B4C    CMP	R3, #76
0x1980	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf41
0x1984	0xF89D3012  LDRB	R3, [SP, #18]
0x1988	0x2B66    CMP	R3, #102
0x198A	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf42
0x198E	0xF89D3012  LDRB	R3, [SP, #18]
0x1992	0x2B45    CMP	R3, #69
0x1994	0xF43FAF1F  BEQ	L___Lib_Sprintf__doprntf43
0x1998	0xF89D3012  LDRB	R3, [SP, #18]
0x199C	0x2B65    CMP	R3, #101
0x199E	0xF43FAF20  BEQ	L___Lib_Sprintf__doprntf44
0x19A2	0xF89D3012  LDRB	R3, [SP, #18]
0x19A6	0x2B67    CMP	R3, #103
0x19A8	0xF43FAF22  BEQ	L___Lib_Sprintf__doprntf45
0x19AC	0xF89D3012  LDRB	R3, [SP, #18]
0x19B0	0x2B6F    CMP	R3, #111
0x19B2	0xF43FAF24  BEQ	L___Lib_Sprintf__doprntf46
0x19B6	0xF89D3012  LDRB	R3, [SP, #18]
0x19BA	0x2B64    CMP	R3, #100
0x19BC	0xF43FAF26  BEQ	L___Lib_Sprintf__doprntf47
0x19C0	0xF89D3012  LDRB	R3, [SP, #18]
0x19C4	0x2B69    CMP	R3, #105
0x19C6	0xF43FAF21  BEQ	L___Lib_Sprintf__doprntf48
0x19CA	0xF89D3012  LDRB	R3, [SP, #18]
0x19CE	0x2B70    CMP	R3, #112
0x19D0	0xF43FAF1D  BEQ	L___Lib_Sprintf__doprntf49
0x19D4	0xF89D3012  LDRB	R3, [SP, #18]
0x19D8	0x2B58    CMP	R3, #88
0x19DA	0xF43FAF18  BEQ	L___Lib_Sprintf__doprntf50
0x19DE	0xF89D3012  LDRB	R3, [SP, #18]
0x19E2	0x2B78    CMP	R3, #120
0x19E4	0xF43FAF19  BEQ	L___Lib_Sprintf__doprntf51
0x19E8	0xF89D3012  LDRB	R3, [SP, #18]
0x19EC	0x2B73    CMP	R3, #115
0x19EE	0xF43FAF1B  BEQ	L___Lib_Sprintf__doprntf52
0x19F2	0xF89D3012  LDRB	R3, [SP, #18]
0x19F6	0x2B63    CMP	R3, #99
0x19F8	0xD09D    BEQ	L___Lib_Sprintf__doprntf69
0x19FA	0xF89D3012  LDRB	R3, [SP, #18]
0x19FE	0x2B75    CMP	R3, #117
0x1A00	0xD0AA    BEQ	L___Lib_Sprintf__doprntf71
0x1A02	0xE7A1    B	L___Lib_Sprintf__doprntf70
L___Lib_Sprintf__doprntf38:
;__Lib_Sprintf.c, 382 :: 		
0x1A04	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A08	0xF40363E0  AND	R3, R3, #1792
0x1A0C	0xB29B    UXTH	R3, R3
0x1A0E	0x2B00    CMP	R3, #0
0x1A10	0xF000857A  BEQ	L___Lib_Sprintf__doprntf72
;__Lib_Sprintf.c, 383 :: 		
0x1A14	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A18	0xF4035380  AND	R3, R3, #4096
0x1A1C	0xB29B    UXTH	R3, R3
0x1A1E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf73
;__Lib_Sprintf.c, 384 :: 		
0x1A20	0x2306    MOVS	R3, #6
0x1A22	0xB21B    SXTH	R3, R3
0x1A24	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf73:
;__Lib_Sprintf.c, 385 :: 		
0x1A28	0x9B0C    LDR	R3, [SP, #48]
0x1A2A	0x681D    LDR	R5, [R3, #0]
0x1A2C	0x1D2C    ADDS	R4, R5, #4
0x1A2E	0x9B0C    LDR	R3, [SP, #48]
0x1A30	0x601C    STR	R4, [R3, #0]
0x1A32	0x682A    LDR	R2, [R5, #0]
0x1A34	0x9206    STR	R2, [SP, #24]
;__Lib_Sprintf.c, 386 :: 		
0x1A36	0xF04F0000  MOV	R0, #0
0x1A3A	0xF7FFF90D  BL	__Compare_FP+0
0x1A3E	0xF2400000  MOVW	R0, #0
0x1A42	0xDD00    BLE	L___Lib_Sprintf__doprntf386
0x1A44	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf386:
0x1A46	0xB148    CBZ	R0, L___Lib_Sprintf__doprntf74
;__Lib_Sprintf.c, 387 :: 		
0x1A48	0x9B06    LDR	R3, [SP, #24]
0x1A4A	0xF0834300  EOR	R3, R3, #-2147483648
0x1A4E	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 388 :: 		
0x1A50	0xF8BD3016  LDRH	R3, [SP, #22]
0x1A54	0xF0430303  ORR	R3, R3, #3
0x1A58	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 389 :: 		
L___Lib_Sprintf__doprntf74:
;__Lib_Sprintf.c, 390 :: 		
0x1A5C	0x2300    MOVS	R3, #0
0x1A5E	0xB21B    SXTH	R3, R3
0x1A60	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 391 :: 		
0x1A64	0x9A06    LDR	R2, [SP, #24]
0x1A66	0xF04F0000  MOV	R0, #0
0x1A6A	0xF7FFF8F5  BL	__Compare_FP+0
0x1A6E	0xF2400000  MOVW	R0, #0
0x1A72	0xD000    BEQ	L___Lib_Sprintf__doprntf387
0x1A74	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf387:
0x1A76	0x2800    CMP	R0, #0
0x1A78	0xD049    BEQ	L___Lib_Sprintf__doprntf75
;__Lib_Sprintf.c, 392 :: 		
0x1A7A	0xAC07    ADD	R4, SP, #28
0x1A7C	0xAB06    ADD	R3, SP, #24
0x1A7E	0x681B    LDR	R3, [R3, #0]
0x1A80	0x0DDB    LSRS	R3, R3, #23
0x1A82	0xF00303FF  AND	R3, R3, #255
0x1A86	0x3B7E    SUBS	R3, #126
0x1A88	0x8023    STRH	R3, [R4, #0]
;__Lib_Sprintf.c, 393 :: 		
0x1A8A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1A8E	0x1E5C    SUBS	R4, R3, #1
0x1A90	0xB224    SXTH	R4, R4
0x1A92	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 394 :: 		
0x1A96	0x2303    MOVS	R3, #3
0x1A98	0xB21B    SXTH	R3, R3
0x1A9A	0x435C    MULS	R4, R3, R4
0x1A9C	0xB224    SXTH	R4, R4
0x1A9E	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_Sprintf.c, 395 :: 		
0x1AA2	0x230A    MOVS	R3, #10
0x1AA4	0xB21B    SXTH	R3, R3
0x1AA6	0xFB94F3F3  SDIV	R3, R4, R3
0x1AAA	0xB21B    SXTH	R3, R3
0x1AAC	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 396 :: 		
0x1AB0	0x2B00    CMP	R3, #0
0x1AB2	0xDA04    BGE	L___Lib_Sprintf__doprntf76
;__Lib_Sprintf.c, 397 :: 		
0x1AB4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1AB8	0x1E5B    SUBS	R3, R3, #1
0x1ABA	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf76:
;__Lib_Sprintf.c, 398 :: 		
0x1ABE	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1AC2	0x425B    RSBS	R3, R3, #0
0x1AC4	0xB258    SXTB	R0, R3
0x1AC6	0xF7FFF92B  BL	__Lib_Sprintf_scale+0
0x1ACA	0x9A06    LDR	R2, [SP, #24]
0x1ACC	0xF7FFFADA  BL	__Mul_FP+0
0x1AD0	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 399 :: 		
0x1AD2	0x9A08    LDR	R2, [SP, #32]
0x1AD4	0xF04F507E  MOV	R0, #1065353216
0x1AD8	0xF7FFF8BE  BL	__Compare_FP+0
0x1ADC	0xF2400000  MOVW	R0, #0
0x1AE0	0xDD00    BLE	L___Lib_Sprintf__doprntf388
0x1AE2	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf388:
0x1AE4	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf77
;__Lib_Sprintf.c, 400 :: 		
0x1AE6	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1AEA	0x1E5B    SUBS	R3, R3, #1
0x1AEC	0xF8AD301C  STRH	R3, [SP, #28]
0x1AF0	0xE00D    B	L___Lib_Sprintf__doprntf78
L___Lib_Sprintf__doprntf77:
;__Lib_Sprintf.c, 402 :: 		
0x1AF2	0x9A08    LDR	R2, [SP, #32]
0x1AF4	0x484C    LDR	R0, [PC, #304]
0x1AF6	0xF7FFF8AF  BL	__Compare_FP+0
0x1AFA	0xF2400000  MOVW	R0, #0
0x1AFE	0xDC00    BGT	L___Lib_Sprintf__doprntf389
0x1B00	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf389:
0x1B02	0xB120    CBZ	R0, L___Lib_Sprintf__doprntf79
;__Lib_Sprintf.c, 403 :: 		
0x1B04	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B08	0x1C5B    ADDS	R3, R3, #1
0x1B0A	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf79:
L___Lib_Sprintf__doprntf78:
;__Lib_Sprintf.c, 404 :: 		
L___Lib_Sprintf__doprntf75:
;__Lib_Sprintf.c, 405 :: 		
0x1B0E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B12	0x2B00    CMP	R3, #0
0x1B14	0xDC03    BGT	L___Lib_Sprintf__doprntf80
;__Lib_Sprintf.c, 406 :: 		
0x1B16	0x2301    MOVS	R3, #1
0x1B18	0xF88D3012  STRB	R3, [SP, #18]
0x1B1C	0xE003    B	L___Lib_Sprintf__doprntf81
L___Lib_Sprintf__doprntf80:
;__Lib_Sprintf.c, 408 :: 		
0x1B1E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B22	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf81:
;__Lib_Sprintf.c, 409 :: 		
0x1B26	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B2A	0xF4037380  AND	R3, R3, #256
0x1B2E	0xB29B    UXTH	R3, R3
0x1B30	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf322
0x1B32	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B36	0xF4037300  AND	R3, R3, #512
0x1B3A	0xB29B    UXTH	R3, R3
0x1B3C	0xB16B    CBZ	R3, L___Lib_Sprintf__doprntf321
0x1B3E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1B42	0xF06F0303  MVN	R3, #3
0x1B46	0x429C    CMP	R4, R3
0x1B48	0xDB06    BLT	L___Lib_Sprintf__doprntf320
0x1B4A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1B4E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1B52	0x42A3    CMP	R3, R4
0x1B54	0xDA00    BGE	L___Lib_Sprintf__doprntf319
0x1B56	0xE000    B	L___Lib_Sprintf__doprntf314
L___Lib_Sprintf__doprntf320:
L___Lib_Sprintf__doprntf319:
0x1B58	0xE000    B	L___Lib_Sprintf__doprntf313
L___Lib_Sprintf__doprntf314:
L___Lib_Sprintf__doprntf321:
0x1B5A	0xE27B    B	L___Lib_Sprintf__doprntf88
L___Lib_Sprintf__doprntf313:
L___Lib_Sprintf__doprntf322:
;__Lib_Sprintf.c, 410 :: 		
0x1B5C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1B60	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf324
0x1B62	0xF8BD3016  LDRH	R3, [SP, #22]
0x1B66	0xF4037300  AND	R3, R3, #512
0x1B6A	0xB29B    UXTH	R3, R3
0x1B6C	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf323
L___Lib_Sprintf__doprntf312:
;__Lib_Sprintf.c, 411 :: 		
0x1B6E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1B72	0x1E5B    SUBS	R3, R3, #1
0x1B74	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 410 :: 		
L___Lib_Sprintf__doprntf324:
L___Lib_Sprintf__doprntf323:
;__Lib_Sprintf.c, 412 :: 		
0x1B78	0xF8BD3010  LDRH	R3, [SP, #16]
0x1B7C	0x2B08    CMP	R3, #8
0x1B7E	0xD903    BLS	L___Lib_Sprintf__doprntf92
;__Lib_Sprintf.c, 413 :: 		
0x1B80	0x2308    MOVS	R3, #8
0x1B82	0xF88D3012  STRB	R3, [SP, #18]
0x1B86	0xE003    B	L___Lib_Sprintf__doprntf93
L___Lib_Sprintf__doprntf92:
;__Lib_Sprintf.c, 415 :: 		
0x1B88	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1B8C	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf93:
;__Lib_Sprintf.c, 416 :: 		
0x1B90	0x9A06    LDR	R2, [SP, #24]
0x1B92	0xF04F0000  MOV	R0, #0
0x1B96	0xF7FFF85F  BL	__Compare_FP+0
0x1B9A	0xF2400000  MOVW	R0, #0
0x1B9E	0xD000    BEQ	L___Lib_Sprintf__doprntf390
0x1BA0	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf390:
0x1BA2	0x2800    CMP	R0, #0
0x1BA4	0xD064    BEQ	L___Lib_Sprintf__doprntf94
;__Lib_Sprintf.c, 417 :: 		
0x1BA6	0xF9BD001C  LDRSH	R0, [SP, #28]
0x1BAA	0xF7FFF8B9  BL	__Lib_Sprintf_scale+0
0x1BAE	0x900D    STR	R0, [SP, #52]
0x1BB0	0x9A0D    LDR	R2, [SP, #52]
0x1BB2	0x9806    LDR	R0, [SP, #24]
0x1BB4	0xF7FFF9F4  BL	__Div_FP+0
0x1BB8	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 418 :: 		
0x1BBA	0xF89D3012  LDRB	R3, [SP, #18]
0x1BBE	0x425B    RSBS	R3, R3, #0
0x1BC0	0xB258    SXTB	R0, R3
0x1BC2	0xF7FFF8AD  BL	__Lib_Sprintf_scale+0
0x1BC6	0x900D    STR	R0, [SP, #52]
0x1BC8	0x9A0D    LDR	R2, [SP, #52]
0x1BCA	0x9806    LDR	R0, [SP, #24]
0x1BCC	0xF7FFF9E8  BL	__Div_FP+0
0x1BD0	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 419 :: 		
0x1BD2	0xF7FFF881  BL	__FloatToUnsignedIntegral+0
0x1BD6	0xF7FFFA3F  BL	__UnsignedIntegralToFloat+0
0x1BDA	0x900D    STR	R0, [SP, #52]
0x1BDC	0x9A0D    LDR	R2, [SP, #52]
0x1BDE	0x9806    LDR	R0, [SP, #24]
0x1BE0	0xF7FFF95C  BL	__Sub_FP+0
0x1BE4	0xF04F527C  MOV	R2, #1056964608
0x1BE8	0xF7FFF836  BL	__Compare_FP+0
0x1BEC	0xF2400000  MOVW	R0, #0
0x1BF0	0xDB00    BLT	L___Lib_Sprintf__doprntf391
0x1BF2	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf391:
0x1BF4	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf95
;__Lib_Sprintf.c, 420 :: 		
0x1BF6	0x9806    LDR	R0, [SP, #24]
0x1BF8	0xF04F527C  MOV	R2, #1056964608
0x1BFC	0xF7FEFD4E  BL	__Add_FP+0
0x1C00	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf95:
;__Lib_Sprintf.c, 421 :: 		
0x1C02	0x9806    LDR	R0, [SP, #24]
0x1C04	0xF7FFF868  BL	__FloatToUnsignedIntegral+0
0x1C08	0xF89D3012  LDRB	R3, [SP, #18]
0x1C0C	0x1C5B    ADDS	R3, R3, #1
0x1C0E	0xB21B    SXTH	R3, R3
0x1C10	0x009C    LSLS	R4, R3, #2
0x1C12	0x4B06    LDR	R3, [PC, #24]
0x1C14	0x191B    ADDS	R3, R3, R4
0x1C16	0x681B    LDR	R3, [R3, #0]
0x1C18	0x4298    CMP	R0, R3
0x1C1A	0xD314    BCC	L___Lib_Sprintf__doprntf96
;__Lib_Sprintf.c, 422 :: 		
0x1C1C	0x9A06    LDR	R2, [SP, #24]
0x1C1E	0x4804    LDR	R0, [PC, #16]
0x1C20	0xF000B808  B	#16
0x1C24	0x00052000  	?lstr1___Lib_Sprintf+0
0x1C28	0x00004120  	#1092616192
0x1C2C	0x39BC0000  	__Lib_Sprintf_dpowers+0
0x1C30	0xCCCD3DCC  	#1036831949
0x1C34	0xF7FFFA26  BL	__Mul_FP+0
0x1C38	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 423 :: 		
0x1C3A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1C3E	0x1C5B    ADDS	R3, R3, #1
0x1C40	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 424 :: 		
0x1C44	0xE014    B	L___Lib_Sprintf__doprntf97
L___Lib_Sprintf__doprntf96:
;__Lib_Sprintf.c, 426 :: 		
0x1C46	0x9806    LDR	R0, [SP, #24]
0x1C48	0xF7FFF846  BL	__FloatToUnsignedIntegral+0
0x1C4C	0xF89D3012  LDRB	R3, [SP, #18]
0x1C50	0x009C    LSLS	R4, R3, #2
0x1C52	0x4BFA    LDR	R3, [PC, #1000]
0x1C54	0x191B    ADDS	R3, R3, R4
0x1C56	0x681B    LDR	R3, [R3, #0]
0x1C58	0x4298    CMP	R0, R3
0x1C5A	0xD209    BCS	L___Lib_Sprintf__doprntf98
;__Lib_Sprintf.c, 427 :: 		
0x1C5C	0x9A06    LDR	R2, [SP, #24]
0x1C5E	0x48F8    LDR	R0, [PC, #992]
0x1C60	0xF7FFFA10  BL	__Mul_FP+0
0x1C64	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 428 :: 		
0x1C66	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1C6A	0x1E5B    SUBS	R3, R3, #1
0x1C6C	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 429 :: 		
L___Lib_Sprintf__doprntf98:
L___Lib_Sprintf__doprntf97:
;__Lib_Sprintf.c, 430 :: 		
L___Lib_Sprintf__doprntf94:
;__Lib_Sprintf.c, 431 :: 		
0x1C70	0xF8BD3016  LDRH	R3, [SP, #22]
0x1C74	0xF4037300  AND	R3, R3, #512
0x1C78	0xB29B    UXTH	R3, R3
0x1C7A	0x2B00    CMP	R3, #0
0x1C7C	0xD043    BEQ	L___Lib_Sprintf__doprntf357
0x1C7E	0xF8BD3016  LDRH	R3, [SP, #22]
0x1C82	0xF4036300  AND	R3, R3, #2048
0x1C86	0xB29B    UXTH	R3, R3
0x1C88	0x2B00    CMP	R3, #0
0x1C8A	0xD13E    BNE	L___Lib_Sprintf__doprntf358
L___Lib_Sprintf__doprntf311:
;__Lib_Sprintf.c, 432 :: 		
0x1C8C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C90	0x2B0A    CMP	R3, #10
0x1C92	0xDD03    BLE	L___Lib_Sprintf__doprntf102
;__Lib_Sprintf.c, 433 :: 		
0x1C94	0x230A    MOVS	R3, #10
0x1C96	0xB21B    SXTH	R3, R3
0x1C98	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf102:
;__Lib_Sprintf.c, 434 :: 		
0x1C9C	0x9806    LDR	R0, [SP, #24]
0x1C9E	0xF7FFF81B  BL	__FloatToUnsignedIntegral+0
0x1CA2	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
0x1CA4	0x4661    MOV	R1, R12
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf103:
; pb start address is: 4 (R1)
0x1CA6	0x9B08    LDR	R3, [SP, #32]
0x1CA8	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf326
0x1CAA	0x9D08    LDR	R5, [SP, #32]
0x1CAC	0x240A    MOVS	R4, #10
0x1CAE	0xFBB5F3F4  UDIV	R3, R5, R4
0x1CB2	0xFB045313  MLS	R3, R4, R3, R5
0x1CB6	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf325
L___Lib_Sprintf__doprntf310:
;__Lib_Sprintf.c, 436 :: 		
0x1CB8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CBC	0x1E5B    SUBS	R3, R3, #1
0x1CBE	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 437 :: 		
0x1CC2	0x9C08    LDR	R4, [SP, #32]
0x1CC4	0x230A    MOVS	R3, #10
0x1CC6	0xFBB4F3F3  UDIV	R3, R4, R3
0x1CCA	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 438 :: 		
0x1CCC	0xE7EB    B	L___Lib_Sprintf__doprntf103
;__Lib_Sprintf.c, 435 :: 		
L___Lib_Sprintf__doprntf326:
L___Lib_Sprintf__doprntf325:
;__Lib_Sprintf.c, 439 :: 		
0x1CCE	0xF89D4012  LDRB	R4, [SP, #18]
0x1CD2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CD6	0x42A3    CMP	R3, R4
0x1CD8	0xDA13    BGE	L___Lib_Sprintf__doprntf107
;__Lib_Sprintf.c, 440 :: 		
0x1CDA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1CDE	0xF89D3012  LDRB	R3, [SP, #18]
0x1CE2	0x1B1B    SUB	R3, R3, R4
0x1CE4	0x9101    STR	R1, [SP, #4]
0x1CE6	0xB258    SXTB	R0, R3
0x1CE8	0xF7FFF81A  BL	__Lib_Sprintf_scale+0
0x1CEC	0x900D    STR	R0, [SP, #52]
0x1CEE	0x9A0D    LDR	R2, [SP, #52]
0x1CF0	0x9806    LDR	R0, [SP, #24]
0x1CF2	0xF7FFF955  BL	__Div_FP+0
0x1CF6	0x9901    LDR	R1, [SP, #4]
0x1CF8	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 441 :: 		
0x1CFA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CFE	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 442 :: 		
L___Lib_Sprintf__doprntf107:
;__Lib_Sprintf.c, 431 :: 		
0x1D02	0x460E    MOV	R6, R1
0x1D04	0xE000    B	L___Lib_Sprintf__doprntf328
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf357:
0x1D06	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf328:
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
0x1D08	0xE000    B	L___Lib_Sprintf__doprntf327
L___Lib_Sprintf__doprntf358:
0x1D0A	0x4666    MOV	R6, R12
L___Lib_Sprintf__doprntf327:
;__Lib_Sprintf.c, 444 :: 		
; pb start address is: 24 (R6)
0x1D0C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1D10	0x1D5C    ADDS	R4, R3, #5
0x1D12	0xB224    SXTH	R4, R4
0x1D14	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D18	0x1B1B    SUB	R3, R3, R4
0x1D1A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 445 :: 		
0x1D1E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1D22	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf330
0x1D24	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D28	0xF4036300  AND	R3, R3, #2048
0x1D2C	0xB29B    UXTH	R3, R3
0x1D2E	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf329
0x1D30	0xE004    B	L___Lib_Sprintf__doprntf110
L___Lib_Sprintf__doprntf330:
L___Lib_Sprintf__doprntf329:
;__Lib_Sprintf.c, 446 :: 		
0x1D32	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D36	0x1E5B    SUBS	R3, R3, #1
0x1D38	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf110:
;__Lib_Sprintf.c, 447 :: 		
0x1D3C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D40	0xF0030303  AND	R3, R3, #3
0x1D44	0xB29B    UXTH	R3, R3
0x1D46	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf111
;__Lib_Sprintf.c, 448 :: 		
0x1D48	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1D4C	0x1E5B    SUBS	R3, R3, #1
0x1D4E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf111:
;__Lib_Sprintf.c, 449 :: 		
0x1D52	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D56	0xF0030304  AND	R3, R3, #4
0x1D5A	0xB29B    UXTH	R3, R3
0x1D5C	0x2B00    CMP	R3, #0
0x1D5E	0xD045    BEQ	L___Lib_Sprintf__doprntf112
;__Lib_Sprintf.c, 450 :: 		
0x1D60	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D64	0xF0030302  AND	R3, R3, #2
0x1D68	0xB29B    UXTH	R3, R3
0x1D6A	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf113
;__Lib_Sprintf.c, 451 :: 		
0x1D6C	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D70	0xF0030301  AND	R3, R3, #1
0x1D74	0xB29B    UXTH	R3, R3
0x1D76	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf114
0x1D78	0x232D    MOVS	R3, #45
0x1D7A	0xF88D3008  STRB	R3, [SP, #8]
0x1D7E	0xE002    B	L___Lib_Sprintf__doprntf115
L___Lib_Sprintf__doprntf114:
0x1D80	0x232B    MOVS	R3, #43
0x1D82	0xF88D3008  STRB	R3, [SP, #8]
L___Lib_Sprintf__doprntf115:
0x1D86	0xF89D3008  LDRB	R3, [SP, #8]
0x1D8A	0x7033    STRB	R3, [R6, #0]
0x1D8C	0x1C77    ADDS	R7, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 28 (R7)
0x1D8E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1D92	0x1C5B    ADDS	R3, R3, #1
0x1D94	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 28 (R7)
0x1D98	0xE010    B	L___Lib_Sprintf__doprntf116
L___Lib_Sprintf__doprntf113:
;__Lib_Sprintf.c, 453 :: 		
; pb start address is: 24 (R6)
0x1D9A	0xF8BD3016  LDRH	R3, [SP, #22]
0x1D9E	0xF0030301  AND	R3, R3, #1
0x1DA2	0xB29B    UXTH	R3, R3
0x1DA4	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf359
;__Lib_Sprintf.c, 454 :: 		
0x1DA6	0x2320    MOVS	R3, #32
0x1DA8	0x7033    STRB	R3, [R6, #0]
0x1DAA	0x1C70    ADDS	R0, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 0 (R0)
0x1DAC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DB0	0x1C5B    ADDS	R3, R3, #1
0x1DB2	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1DB6	0x4607    MOV	R7, R0
0x1DB8	0xE000    B	L___Lib_Sprintf__doprntf117
L___Lib_Sprintf__doprntf359:
;__Lib_Sprintf.c, 453 :: 		
0x1DBA	0x4637    MOV	R7, R6
;__Lib_Sprintf.c, 454 :: 		
L___Lib_Sprintf__doprntf117:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf116:
;__Lib_Sprintf.c, 455 :: 		
; pb start address is: 28 (R7)
0x1DBC	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf118:
; pb start address is: 44 (R11)
0x1DBE	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DC2	0x2B00    CMP	R3, #0
0x1DC4	0xDD10    BLE	L___Lib_Sprintf__doprntf119
;__Lib_Sprintf.c, 456 :: 		
0x1DC6	0x2330    MOVS	R3, #48
0x1DC8	0xF88B3000  STRB	R3, [R11, #0]
0x1DCC	0xF10B0701  ADD	R7, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 28 (R7)
0x1DD0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1DD4	0x1C5B    ADDS	R3, R3, #1
0x1DD6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 457 :: 		
0x1DDA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DDE	0x1E5B    SUBS	R3, R3, #1
0x1DE0	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 458 :: 		
0x1DE4	0x46BB    MOV	R11, R7
; pb end address is: 28 (R7)
0x1DE6	0xE7EA    B	L___Lib_Sprintf__doprntf118
L___Lib_Sprintf__doprntf119:
;__Lib_Sprintf.c, 459 :: 		
; pb start address is: 44 (R11)
0x1DE8	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
0x1DEA	0xE04D    B	L___Lib_Sprintf__doprntf120
L___Lib_Sprintf__doprntf112:
;__Lib_Sprintf.c, 461 :: 		
; pb start address is: 24 (R6)
0x1DEC	0xF8BD3016  LDRH	R3, [SP, #22]
0x1DF0	0xF0030308  AND	R3, R3, #8
0x1DF4	0xB29B    UXTH	R3, R3
0x1DF6	0xB9B3    CBNZ	R3, L___Lib_Sprintf__doprntf360
; pb end address is: 24 (R6)
0x1DF8	0x4632    MOV	R2, R6
;__Lib_Sprintf.c, 462 :: 		
L___Lib_Sprintf__doprntf122:
; pb start address is: 8 (R2)
0x1DFA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1DFE	0x2B00    CMP	R3, #0
0x1E00	0xDD0F    BLE	L___Lib_Sprintf__doprntf123
;__Lib_Sprintf.c, 463 :: 		
0x1E02	0x2320    MOVS	R3, #32
0x1E04	0x7013    STRB	R3, [R2, #0]
0x1E06	0x1C53    ADDS	R3, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 24 (R6)
0x1E08	0x461E    MOV	R6, R3
0x1E0A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E0E	0x1C5B    ADDS	R3, R3, #1
0x1E10	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 464 :: 		
0x1E14	0xF9BD3014  LDRSH	R3, [SP, #20]
0x1E18	0x1E5B    SUBS	R3, R3, #1
0x1E1A	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 465 :: 		
0x1E1E	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x1E20	0xE7EB    B	L___Lib_Sprintf__doprntf122
L___Lib_Sprintf__doprntf123:
; pb start address is: 8 (R2)
0x1E22	0x4611    MOV	R1, R2
0x1E24	0xE000    B	L___Lib_Sprintf__doprntf121
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf360:
;__Lib_Sprintf.c, 461 :: 		
0x1E26	0x4631    MOV	R1, R6
;__Lib_Sprintf.c, 465 :: 		
L___Lib_Sprintf__doprntf121:
;__Lib_Sprintf.c, 466 :: 		
; pb start address is: 4 (R1)
0x1E28	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E2C	0xF0030302  AND	R3, R3, #2
0x1E30	0xB29B    UXTH	R3, R3
0x1E32	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf124
;__Lib_Sprintf.c, 467 :: 		
0x1E34	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E38	0xF0030301  AND	R3, R3, #1
0x1E3C	0xB29B    UXTH	R3, R3
0x1E3E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf125
0x1E40	0x232D    MOVS	R3, #45
0x1E42	0xF88D3009  STRB	R3, [SP, #9]
0x1E46	0xE002    B	L___Lib_Sprintf__doprntf126
L___Lib_Sprintf__doprntf125:
0x1E48	0x232B    MOVS	R3, #43
0x1E4A	0xF88D3009  STRB	R3, [SP, #9]
L___Lib_Sprintf__doprntf126:
0x1E4E	0xF89D3009  LDRB	R3, [SP, #9]
0x1E52	0x700B    STRB	R3, [R1, #0]
0x1E54	0xF1010B01  ADD	R11, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 44 (R11)
0x1E58	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E5C	0x1C5B    ADDS	R3, R3, #1
0x1E5E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 44 (R11)
0x1E62	0xE010    B	L___Lib_Sprintf__doprntf127
L___Lib_Sprintf__doprntf124:
;__Lib_Sprintf.c, 469 :: 		
; pb start address is: 4 (R1)
0x1E64	0xF8BD3016  LDRH	R3, [SP, #22]
0x1E68	0xF0030301  AND	R3, R3, #1
0x1E6C	0xB29B    UXTH	R3, R3
0x1E6E	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf361
;__Lib_Sprintf.c, 470 :: 		
0x1E70	0x2320    MOVS	R3, #32
0x1E72	0x700B    STRB	R3, [R1, #0]
0x1E74	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x1E76	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1E7A	0x1C5B    ADDS	R3, R3, #1
0x1E7C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x1E80	0x4683    MOV	R11, R0
0x1E82	0xE000    B	L___Lib_Sprintf__doprntf128
L___Lib_Sprintf__doprntf361:
;__Lib_Sprintf.c, 469 :: 		
0x1E84	0x468B    MOV	R11, R1
;__Lib_Sprintf.c, 470 :: 		
L___Lib_Sprintf__doprntf128:
; pb start address is: 44 (R11)
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf127:
;__Lib_Sprintf.c, 471 :: 		
; pb start address is: 44 (R11)
0x1E86	0x465D    MOV	R5, R11
; pb end address is: 44 (R11)
L___Lib_Sprintf__doprntf120:
;__Lib_Sprintf.c, 472 :: 		
; pb start address is: 20 (R5)
0x1E88	0x9806    LDR	R0, [SP, #24]
0x1E8A	0xF7FEFF25  BL	__FloatToUnsignedIntegral+0
0x1E8E	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 473 :: 		
0x1E90	0xF89D3012  LDRB	R3, [SP, #18]
0x1E94	0x009C    LSLS	R4, R3, #2
0x1E96	0x4B69    LDR	R3, [PC, #420]
0x1E98	0x191B    ADDS	R3, R3, R4
0x1E9A	0x681C    LDR	R4, [R3, #0]
0x1E9C	0x9B08    LDR	R3, [SP, #32]
0x1E9E	0xFBB3F3F4  UDIV	R3, R3, R4
0x1EA2	0x3330    ADDS	R3, #48
0x1EA4	0x702B    STRB	R3, [R5, #0]
0x1EA6	0x1C68    ADDS	R0, R5, #1
; pb end address is: 20 (R5)
; pb start address is: 0 (R0)
0x1EA8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1EAC	0x1C5B    ADDS	R3, R3, #1
0x1EAE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 474 :: 		
0x1EB2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EB6	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf332
0x1EB8	0xF8BD3016  LDRH	R3, [SP, #22]
0x1EBC	0xF4036300  AND	R3, R3, #2048
0x1EC0	0xB29B    UXTH	R3, R3
0x1EC2	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf331
0x1EC4	0xE045    B	L___Lib_Sprintf__doprntf131
L___Lib_Sprintf__doprntf332:
L___Lib_Sprintf__doprntf331:
;__Lib_Sprintf.c, 475 :: 		
0x1EC6	0x232E    MOVS	R3, #46
0x1EC8	0x7003    STRB	R3, [R0, #0]
0x1ECA	0xF1000901  ADD	R9, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 36 (R9)
0x1ECE	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1ED2	0x1C5B    ADDS	R3, R3, #1
0x1ED4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 476 :: 		
0x1ED8	0xF89D4012  LDRB	R4, [SP, #18]
0x1EDC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1EE0	0x1B1B    SUB	R3, R3, R4
0x1EE2	0xF8AD3010  STRH	R3, [SP, #16]
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 477 :: 		
L___Lib_Sprintf__doprntf132:
; pb start address is: 36 (R9)
0x1EE6	0xF89D3012  LDRB	R3, [SP, #18]
0x1EEA	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf133
;__Lib_Sprintf.c, 478 :: 		
0x1EEC	0xF89D3012  LDRB	R3, [SP, #18]
0x1EF0	0x1E5B    SUBS	R3, R3, #1
0x1EF2	0xB2DB    UXTB	R3, R3
0x1EF4	0xF88D3012  STRB	R3, [SP, #18]
0x1EF8	0x009C    LSLS	R4, R3, #2
0x1EFA	0x4B50    LDR	R3, [PC, #320]
0x1EFC	0x191B    ADDS	R3, R3, R4
0x1EFE	0x681C    LDR	R4, [R3, #0]
0x1F00	0x9B08    LDR	R3, [SP, #32]
0x1F02	0xFBB3F5F4  UDIV	R5, R3, R4
0x1F06	0x240A    MOVS	R4, #10
0x1F08	0xFBB5F3F4  UDIV	R3, R5, R4
0x1F0C	0xFB045313  MLS	R3, R4, R3, R5
0x1F10	0x3330    ADDS	R3, #48
0x1F12	0xF8893000  STRB	R3, [R9, #0]
0x1F16	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1F1A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F1E	0x1C5B    ADDS	R3, R3, #1
0x1F20	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 479 :: 		
0x1F24	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1F26	0xE7DE    B	L___Lib_Sprintf__doprntf132
L___Lib_Sprintf__doprntf133:
;__Lib_Sprintf.c, 480 :: 		
; pb start address is: 36 (R9)
L___Lib_Sprintf__doprntf134:
; pb end address is: 36 (R9)
; pb start address is: 36 (R9)
0x1F28	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F2C	0xB183    CBZ	R3, L___Lib_Sprintf__doprntf135
;__Lib_Sprintf.c, 481 :: 		
0x1F2E	0x2330    MOVS	R3, #48
0x1F30	0xF8893000  STRB	R3, [R9, #0]
0x1F34	0xF1090001  ADD	R0, R9, #1
; pb end address is: 36 (R9)
; pb start address is: 0 (R0)
0x1F38	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F3C	0x1C5B    ADDS	R3, R3, #1
0x1F3E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 482 :: 		
0x1F42	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1F46	0x1E5B    SUBS	R3, R3, #1
0x1F48	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 483 :: 		
0x1F4C	0x4681    MOV	R9, R0
; pb end address is: 0 (R0)
0x1F4E	0xE7EB    B	L___Lib_Sprintf__doprntf134
L___Lib_Sprintf__doprntf135:
;__Lib_Sprintf.c, 484 :: 		
; pb start address is: 36 (R9)
0x1F50	0x4648    MOV	R0, R9
L___Lib_Sprintf__doprntf131:
; pb end address is: 36 (R9)
;__Lib_Sprintf.c, 485 :: 		
; pb start address is: 0 (R0)
0x1F52	0xF8BD3016  LDRH	R3, [SP, #22]
0x1F56	0xF0030320  AND	R3, R3, #32
0x1F5A	0xB29B    UXTH	R3, R3
0x1F5C	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf136
;__Lib_Sprintf.c, 486 :: 		
0x1F5E	0x2345    MOVS	R3, #69
0x1F60	0x7003    STRB	R3, [R0, #0]
0x1F62	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1F64	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F68	0x1C5B    ADDS	R3, R3, #1
0x1F6A	0xF8AD3028  STRH	R3, [SP, #40]
0x1F6E	0x4628    MOV	R0, R5
; pb end address is: 20 (R5)
0x1F70	0xE008    B	L___Lib_Sprintf__doprntf137
L___Lib_Sprintf__doprntf136:
;__Lib_Sprintf.c, 488 :: 		
; pb start address is: 0 (R0)
0x1F72	0x2365    MOVS	R3, #101
0x1F74	0x7003    STRB	R3, [R0, #0]
0x1F76	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x1F78	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1F7C	0x1C5B    ADDS	R3, R3, #1
0x1F7E	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
0x1F82	0x4628    MOV	R0, R5
L___Lib_Sprintf__doprntf137:
;__Lib_Sprintf.c, 489 :: 		
; pb start address is: 0 (R0)
0x1F84	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1F88	0x2B00    CMP	R3, #0
0x1F8A	0xDA0F    BGE	L___Lib_Sprintf__doprntf138
;__Lib_Sprintf.c, 490 :: 		
0x1F8C	0xF9BD301C  LDRSH	R3, [SP, #28]
0x1F90	0x425B    RSBS	R3, R3, #0
0x1F92	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 491 :: 		
0x1F96	0x232D    MOVS	R3, #45
0x1F98	0x7003    STRB	R3, [R0, #0]
0x1F9A	0xF1000801  ADD	R8, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1F9E	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FA2	0x1C5B    ADDS	R3, R3, #1
0x1FA4	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 492 :: 		
0x1FA8	0x4640    MOV	R0, R8
; pb end address is: 32 (R8)
0x1FAA	0xE009    B	L___Lib_Sprintf__doprntf139
L___Lib_Sprintf__doprntf138:
;__Lib_Sprintf.c, 494 :: 		
; pb start address is: 0 (R0)
0x1FAC	0x232B    MOVS	R3, #43
0x1FAE	0x7003    STRB	R3, [R0, #0]
0x1FB0	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 32 (R8)
0x1FB2	0x4698    MOV	R8, R3
0x1FB4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FB8	0x1C5B    ADDS	R3, R3, #1
0x1FBA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 32 (R8)
0x1FBE	0x4640    MOV	R0, R8
L___Lib_Sprintf__doprntf139:
;__Lib_Sprintf.c, 495 :: 		
; pb start address is: 0 (R0)
0x1FC0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1FC4	0x230A    MOVS	R3, #10
0x1FC6	0xB21B    SXTH	R3, R3
0x1FC8	0xFB94F3F3  SDIV	R3, R4, R3
0x1FCC	0xB21B    SXTH	R3, R3
0x1FCE	0x3330    ADDS	R3, #48
0x1FD0	0x7003    STRB	R3, [R0, #0]
0x1FD2	0x1C46    ADDS	R6, R0, #1
0x1FD4	0x4630    MOV	R0, R6
0x1FD6	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FDA	0x1C5B    ADDS	R3, R3, #1
0x1FDC	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 496 :: 		
0x1FE0	0xF9BD501C  LDRSH	R5, [SP, #28]
0x1FE4	0x240A    MOVS	R4, #10
0x1FE6	0xB224    SXTH	R4, R4
0x1FE8	0xFB95F3F4  SDIV	R3, R5, R4
0x1FEC	0xFB045313  MLS	R3, R4, R3, R5
0x1FF0	0xB21B    SXTH	R3, R3
0x1FF2	0x3330    ADDS	R3, #48
0x1FF4	0x7033    STRB	R3, [R6, #0]
0x1FF6	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x1FF8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x1FFC	0x1C5B    ADDS	R3, R3, #1
0x1FFE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 497 :: 		
0x2002	0xF8BD3016  LDRH	R3, [SP, #22]
0x2006	0xF0030308  AND	R3, R3, #8
0x200A	0xB29B    UXTH	R3, R3
0x200C	0xB1EB    CBZ	R3, L___Lib_Sprintf__doprntf363
0x200E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2012	0x2B00    CMP	R3, #0
0x2014	0xDD1B    BLE	L___Lib_Sprintf__doprntf364
L___Lib_Sprintf__doprntf307:
;__Lib_Sprintf.c, 498 :: 		
0x2016	0x4620    MOV	R0, R4
0x2018	0xE7FF    B	L___Lib_Sprintf__doprntf143
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf362:
;__Lib_Sprintf.c, 500 :: 		
;__Lib_Sprintf.c, 498 :: 		
L___Lib_Sprintf__doprntf143:
;__Lib_Sprintf.c, 499 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x201A	0x2320    MOVS	R3, #32
0x201C	0x7003    STRB	R3, [R0, #0]
0x201E	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x2020	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2024	0x1C5B    ADDS	R3, R3, #1
0x2026	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 500 :: 		
0x202A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x202E	0x1E5B    SUBS	R3, R3, #1
0x2030	0xB21B    SXTH	R3, R3
0x2032	0xF8AD3014  STRH	R3, [SP, #20]
0x2036	0x2B00    CMP	R3, #0
0x2038	0xF000B804  B	#8
0x203C	0x39BC0000  	__Lib_Sprintf_dpowers+0
0x2040	0x00004120  	#1092616192
0x2044	0xD1E9    BNE	L___Lib_Sprintf__doprntf362
; pb end address is: 0 (R0)
0x2046	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 497 :: 		
0x2048	0xE000    B	L___Lib_Sprintf__doprntf334
L___Lib_Sprintf__doprntf363:
0x204A	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf334:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x204C	0xE000    B	L___Lib_Sprintf__doprntf333
L___Lib_Sprintf__doprntf364:
0x204E	0x4622    MOV	R2, R4
L___Lib_Sprintf__doprntf333:
;__Lib_Sprintf.c, 501 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2050	0xF7FFBAAC  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 502 :: 		
L___Lib_Sprintf__doprntf88:
;__Lib_Sprintf.c, 505 :: 		
; pb start address is: 48 (R12)
0x2054	0xF8BD3016  LDRH	R3, [SP, #22]
0x2058	0xF4037300  AND	R3, R3, #512
0x205C	0xB29B    UXTH	R3, R3
0x205E	0x2B00    CMP	R3, #0
0x2060	0xD05C    BEQ	L___Lib_Sprintf__doprntf365
;__Lib_Sprintf.c, 506 :: 		
0x2062	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2066	0x2B00    CMP	R3, #0
0x2068	0xDA08    BGE	L___Lib_Sprintf__doprntf147
;__Lib_Sprintf.c, 507 :: 		
0x206A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x206E	0x1E5C    SUBS	R4, R3, #1
0x2070	0xB224    SXTH	R4, R4
0x2072	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2076	0x1B1B    SUB	R3, R3, R4
0x2078	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf147:
;__Lib_Sprintf.c, 508 :: 		
0x207C	0x9806    LDR	R0, [SP, #24]
0x207E	0xF7FEFE2B  BL	__FloatToUnsignedIntegral+0
0x2082	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 509 :: 		
0x2084	0x2301    MOVS	R3, #1
0x2086	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf148:
; pb start address is: 48 (R12)
0x208A	0xF89D3012  LDRB	R3, [SP, #18]
0x208E	0x2B0A    CMP	R3, #10
0x2090	0xD00F    BEQ	L___Lib_Sprintf__doprntf149
;__Lib_Sprintf.c, 510 :: 		
0x2092	0xF89D3012  LDRB	R3, [SP, #18]
0x2096	0x009C    LSLS	R4, R3, #2
0x2098	0x4BF8    LDR	R3, [PC, #992]
0x209A	0x191B    ADDS	R3, R3, R4
0x209C	0x681C    LDR	R4, [R3, #0]
0x209E	0x9B08    LDR	R3, [SP, #32]
0x20A0	0x42A3    CMP	R3, R4
0x20A2	0xD200    BCS	L___Lib_Sprintf__doprntf151
;__Lib_Sprintf.c, 511 :: 		
0x20A4	0xE005    B	L___Lib_Sprintf__doprntf149
L___Lib_Sprintf__doprntf151:
;__Lib_Sprintf.c, 509 :: 		
0x20A6	0xF89D3012  LDRB	R3, [SP, #18]
0x20AA	0x1C5B    ADDS	R3, R3, #1
0x20AC	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 511 :: 		
0x20B0	0xE7EB    B	L___Lib_Sprintf__doprntf148
L___Lib_Sprintf__doprntf149:
;__Lib_Sprintf.c, 512 :: 		
0x20B2	0xF89D4012  LDRB	R4, [SP, #18]
0x20B6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x20BA	0x1B1B    SUB	R3, R3, R4
0x20BC	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 513 :: 		
0x20C0	0x9808    LDR	R0, [SP, #32]
0x20C2	0xF7FEFFC9  BL	__UnsignedIntegralToFloat+0
0x20C6	0x900D    STR	R0, [SP, #52]
0x20C8	0x9A0D    LDR	R2, [SP, #52]
0x20CA	0x9806    LDR	R0, [SP, #24]
0x20CC	0xF7FEFEE6  BL	__Sub_FP+0
0x20D0	0x900E    STR	R0, [SP, #56]
0x20D2	0xF9BD0010  LDRSH	R0, [SP, #16]
0x20D6	0xF7FEFE23  BL	__Lib_Sprintf_scale+0
0x20DA	0x9A0E    LDR	R2, [SP, #56]
0x20DC	0xF7FEFFD2  BL	__Mul_FP+0
0x20E0	0xF04F527C  MOV	R2, #1056964608
0x20E4	0xF7FEFADA  BL	__Add_FP+0
0x20E8	0xF7FEFDF6  BL	__FloatToUnsignedIntegral+0
0x20EC	0x9008    STR	R0, [SP, #32]
; pb end address is: 48 (R12)
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf152:
; pb start address is: 48 (R12)
0x20EE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x20F2	0xB18B    CBZ	R3, L___Lib_Sprintf__doprntf336
0x20F4	0x9D08    LDR	R5, [SP, #32]
0x20F6	0x240A    MOVS	R4, #10
0x20F8	0xFBB5F3F4  UDIV	R3, R5, R4
0x20FC	0xFB045313  MLS	R3, R4, R3, R5
0x2100	0xB953    CBNZ	R3, L___Lib_Sprintf__doprntf335
L___Lib_Sprintf__doprntf306:
;__Lib_Sprintf.c, 515 :: 		
0x2102	0x9C08    LDR	R4, [SP, #32]
0x2104	0x230A    MOVS	R3, #10
0x2106	0xFBB4F3F3  UDIV	R3, R4, R3
0x210A	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 516 :: 		
0x210C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2110	0x1E5B    SUBS	R3, R3, #1
0x2112	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 517 :: 		
0x2116	0xE7EA    B	L___Lib_Sprintf__doprntf152
;__Lib_Sprintf.c, 514 :: 		
L___Lib_Sprintf__doprntf336:
L___Lib_Sprintf__doprntf335:
;__Lib_Sprintf.c, 518 :: 		
0x2118	0x46E1    MOV	R9, R12
0x211A	0xE000    B	L___Lib_Sprintf__doprntf146
; pb end address is: 48 (R12)
L___Lib_Sprintf__doprntf365:
;__Lib_Sprintf.c, 505 :: 		
0x211C	0x46E1    MOV	R9, R12
;__Lib_Sprintf.c, 518 :: 		
L___Lib_Sprintf__doprntf146:
;__Lib_Sprintf.c, 519 :: 		
; pb start address is: 36 (R9)
0x211E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2122	0x2B0C    CMP	R3, #12
0x2124	0xDC07    BGT	L___Lib_Sprintf__doprntf156
;__Lib_Sprintf.c, 520 :: 		
0x2126	0xF9BD0010  LDRSH	R0, [SP, #16]
0x212A	0xF7FEFB37  BL	__Lib_Sprintf_fround+0
0x212E	0x9A06    LDR	R2, [SP, #24]
0x2130	0xF7FEFAB4  BL	__Add_FP+0
0x2134	0x9006    STR	R0, [SP, #24]
L___Lib_Sprintf__doprntf156:
;__Lib_Sprintf.c, 523 :: 		
0x2136	0x9A06    LDR	R2, [SP, #24]
0x2138	0xF04F0000  MOV	R0, #0
0x213C	0xF7FEFD8C  BL	__Compare_FP+0
0x2140	0xF2400000  MOVW	R0, #0
0x2144	0xD000    BEQ	L___Lib_Sprintf__doprntf392
0x2146	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf392:
0x2148	0x2800    CMP	R0, #0
0x214A	0xD033    BEQ	L___Lib_Sprintf__doprntf339
0x214C	0x9806    LDR	R0, [SP, #24]
0x214E	0xF7FEFDC3  BL	__FloatToUnsignedIntegral+0
0x2152	0xBB78    CBNZ	R0, L___Lib_Sprintf__doprntf338
0x2154	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2158	0x2B01    CMP	R3, #1
0x215A	0xDD2B    BLE	L___Lib_Sprintf__doprntf337
L___Lib_Sprintf__doprntf305:
;__Lib_Sprintf.c, 526 :: 		
0x215C	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2160	0xF7FEFDDE  BL	__Lib_Sprintf_scale+0
0x2164	0x900D    STR	R0, [SP, #52]
0x2166	0x9A0D    LDR	R2, [SP, #52]
0x2168	0x9806    LDR	R0, [SP, #24]
0x216A	0xF7FEFF19  BL	__Div_FP+0
0x216E	0x4AC4    LDR	R2, [PC, #784]
0x2170	0xF7FEFD72  BL	__Compare_FP+0
0x2174	0xF2400000  MOVW	R0, #0
0x2178	0xDA00    BGE	L___Lib_Sprintf__doprntf393
0x217A	0x2001    MOVS	R0, #1
L___Lib_Sprintf__doprntf393:
0x217C	0xB128    CBZ	R0, L___Lib_Sprintf__doprntf160
;__Lib_Sprintf.c, 527 :: 		
0x217E	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2182	0x3B09    SUBS	R3, #9
0x2184	0xF8AD301C  STRH	R3, [SP, #28]
0x2188	0xE004    B	L___Lib_Sprintf__doprntf161
L___Lib_Sprintf__doprntf160:
;__Lib_Sprintf.c, 529 :: 		
0x218A	0xF9BD301C  LDRSH	R3, [SP, #28]
0x218E	0x3B08    SUBS	R3, #8
0x2190	0xF8AD301C  STRH	R3, [SP, #28]
L___Lib_Sprintf__doprntf161:
;__Lib_Sprintf.c, 530 :: 		
0x2194	0xF9BD001C  LDRSH	R0, [SP, #28]
0x2198	0xF7FEFDC2  BL	__Lib_Sprintf_scale+0
0x219C	0x900D    STR	R0, [SP, #52]
0x219E	0x9A0D    LDR	R2, [SP, #52]
0x21A0	0x9806    LDR	R0, [SP, #24]
0x21A2	0xF7FEFEFD  BL	__Div_FP+0
0x21A6	0xF7FEFD97  BL	__FloatToUnsignedIntegral+0
0x21AA	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 531 :: 		
0x21AC	0xF04F0300  MOV	R3, #0
0x21B0	0x9306    STR	R3, [SP, #24]
;__Lib_Sprintf.c, 532 :: 		
0x21B2	0xE010    B	L___Lib_Sprintf__doprntf162
;__Lib_Sprintf.c, 523 :: 		
L___Lib_Sprintf__doprntf339:
L___Lib_Sprintf__doprntf338:
L___Lib_Sprintf__doprntf337:
;__Lib_Sprintf.c, 534 :: 		
0x21B4	0x9806    LDR	R0, [SP, #24]
0x21B6	0xF7FEFD8F  BL	__FloatToUnsignedIntegral+0
0x21BA	0x9008    STR	R0, [SP, #32]
;__Lib_Sprintf.c, 535 :: 		
0x21BC	0x9808    LDR	R0, [SP, #32]
0x21BE	0xF7FEFF4B  BL	__UnsignedIntegralToFloat+0
0x21C2	0x900D    STR	R0, [SP, #52]
0x21C4	0x9A0D    LDR	R2, [SP, #52]
0x21C6	0x9806    LDR	R0, [SP, #24]
0x21C8	0xF7FEFE68  BL	__Sub_FP+0
0x21CC	0x9006    STR	R0, [SP, #24]
;__Lib_Sprintf.c, 536 :: 		
0x21CE	0x2300    MOVS	R3, #0
0x21D0	0xB21B    SXTH	R3, R3
0x21D2	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 537 :: 		
L___Lib_Sprintf__doprntf162:
;__Lib_Sprintf.c, 538 :: 		
0x21D6	0x2301    MOVS	R3, #1
0x21D8	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 36 (R9)
0x21DC	0x464F    MOV	R7, R9
L___Lib_Sprintf__doprntf163:
; pb start address is: 28 (R7)
0x21DE	0xF89D3012  LDRB	R3, [SP, #18]
0x21E2	0x2B0A    CMP	R3, #10
0x21E4	0xD00F    BEQ	L___Lib_Sprintf__doprntf164
;__Lib_Sprintf.c, 539 :: 		
0x21E6	0xF89D3012  LDRB	R3, [SP, #18]
0x21EA	0x009C    LSLS	R4, R3, #2
0x21EC	0x4BA3    LDR	R3, [PC, #652]
0x21EE	0x191B    ADDS	R3, R3, R4
0x21F0	0x681C    LDR	R4, [R3, #0]
0x21F2	0x9B08    LDR	R3, [SP, #32]
0x21F4	0x42A3    CMP	R3, R4
0x21F6	0xD200    BCS	L___Lib_Sprintf__doprntf166
;__Lib_Sprintf.c, 540 :: 		
0x21F8	0xE005    B	L___Lib_Sprintf__doprntf164
L___Lib_Sprintf__doprntf166:
;__Lib_Sprintf.c, 538 :: 		
0x21FA	0xF89D3012  LDRB	R3, [SP, #18]
0x21FE	0x1C5B    ADDS	R3, R3, #1
0x2200	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 540 :: 		
0x2204	0xE7EB    B	L___Lib_Sprintf__doprntf163
L___Lib_Sprintf__doprntf164:
;__Lib_Sprintf.c, 541 :: 		
0x2206	0xF89D4012  LDRB	R4, [SP, #18]
0x220A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x220E	0x191C    ADDS	R4, R3, R4
0x2210	0xB224    SXTH	R4, R4
0x2212	0xF9BD301C  LDRSH	R3, [SP, #28]
0x2216	0x18E4    ADDS	R4, R4, R3
0x2218	0xB224    SXTH	R4, R4
0x221A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x221E	0x1B1B    SUB	R3, R3, R4
0x2220	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 542 :: 		
0x2224	0xF8BD3016  LDRH	R3, [SP, #22]
0x2228	0xF4036300  AND	R3, R3, #2048
0x222C	0xB29B    UXTH	R3, R3
0x222E	0xB91B    CBNZ	R3, L___Lib_Sprintf__doprntf341
0x2230	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2234	0xB903    CBNZ	R3, L___Lib_Sprintf__doprntf340
0x2236	0xE004    B	L___Lib_Sprintf__doprntf169
L___Lib_Sprintf__doprntf341:
L___Lib_Sprintf__doprntf340:
;__Lib_Sprintf.c, 543 :: 		
0x2238	0xF9BD3014  LDRSH	R3, [SP, #20]
0x223C	0x1E5B    SUBS	R3, R3, #1
0x223E	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf169:
;__Lib_Sprintf.c, 544 :: 		
0x2242	0xF8BD3016  LDRH	R3, [SP, #22]
0x2246	0xF0030303  AND	R3, R3, #3
0x224A	0xB29B    UXTH	R3, R3
0x224C	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf170
;__Lib_Sprintf.c, 545 :: 		
0x224E	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2252	0x1E5B    SUBS	R3, R3, #1
0x2254	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf170:
;__Lib_Sprintf.c, 546 :: 		
0x2258	0xF8BD3016  LDRH	R3, [SP, #22]
0x225C	0xF0030304  AND	R3, R3, #4
0x2260	0xB29B    UXTH	R3, R3
0x2262	0x2B00    CMP	R3, #0
0x2264	0xD041    BEQ	L___Lib_Sprintf__doprntf171
;__Lib_Sprintf.c, 547 :: 		
0x2266	0xF8BD3016  LDRH	R3, [SP, #22]
0x226A	0xF0030302  AND	R3, R3, #2
0x226E	0xB29B    UXTH	R3, R3
0x2270	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf172
;__Lib_Sprintf.c, 548 :: 		
0x2272	0xF8BD3016  LDRH	R3, [SP, #22]
0x2276	0xF0030301  AND	R3, R3, #1
0x227A	0xB29B    UXTH	R3, R3
0x227C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf173
0x227E	0x232D    MOVS	R3, #45
0x2280	0xF88D300A  STRB	R3, [SP, #10]
0x2284	0xE002    B	L___Lib_Sprintf__doprntf174
L___Lib_Sprintf__doprntf173:
0x2286	0x232B    MOVS	R3, #43
0x2288	0xF88D300A  STRB	R3, [SP, #10]
L___Lib_Sprintf__doprntf174:
0x228C	0xF89D300A  LDRB	R3, [SP, #10]
0x2290	0x703B    STRB	R3, [R7, #0]
0x2292	0x1C7F    ADDS	R7, R7, #1
0x2294	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2298	0x1C5B    ADDS	R3, R3, #1
0x229A	0xF8AD3028  STRH	R3, [SP, #40]
0x229E	0xE00F    B	L___Lib_Sprintf__doprntf175
L___Lib_Sprintf__doprntf172:
;__Lib_Sprintf.c, 550 :: 		
0x22A0	0xF8BD3016  LDRH	R3, [SP, #22]
0x22A4	0xF0030301  AND	R3, R3, #1
0x22A8	0xB29B    UXTH	R3, R3
0x22AA	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf366
;__Lib_Sprintf.c, 551 :: 		
0x22AC	0x2320    MOVS	R3, #32
0x22AE	0x703B    STRB	R3, [R7, #0]
0x22B0	0x1C7E    ADDS	R6, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 24 (R6)
0x22B2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x22B6	0x1C5B    ADDS	R3, R3, #1
0x22B8	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 24 (R6)
0x22BC	0x4637    MOV	R7, R6
0x22BE	0xE7FF    B	L___Lib_Sprintf__doprntf176
L___Lib_Sprintf__doprntf366:
;__Lib_Sprintf.c, 550 :: 		
;__Lib_Sprintf.c, 551 :: 		
L___Lib_Sprintf__doprntf176:
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf175:
;__Lib_Sprintf.c, 552 :: 		
; pb start address is: 28 (R7)
0x22C0	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf177:
; pb start address is: 8 (R2)
0x22C2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22C6	0x2B00    CMP	R3, #0
0x22C8	0xDD0E    BLE	L___Lib_Sprintf__doprntf178
;__Lib_Sprintf.c, 553 :: 		
0x22CA	0x2330    MOVS	R3, #48
0x22CC	0x7013    STRB	R3, [R2, #0]
0x22CE	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x22D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x22D4	0x1C5B    ADDS	R3, R3, #1
0x22D6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 554 :: 		
0x22DA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22DE	0x1E5B    SUBS	R3, R3, #1
0x22E0	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 555 :: 		
0x22E4	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x22E6	0xE7EC    B	L___Lib_Sprintf__doprntf177
L___Lib_Sprintf__doprntf178:
;__Lib_Sprintf.c, 556 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x22E8	0xE04B    B	L___Lib_Sprintf__doprntf179
L___Lib_Sprintf__doprntf171:
;__Lib_Sprintf.c, 558 :: 		
; pb start address is: 28 (R7)
0x22EA	0xF8BD3016  LDRH	R3, [SP, #22]
0x22EE	0xF0030308  AND	R3, R3, #8
0x22F2	0xB29B    UXTH	R3, R3
0x22F4	0xB9A3    CBNZ	R3, L___Lib_Sprintf__doprntf367
; pb end address is: 28 (R7)
0x22F6	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 559 :: 		
L___Lib_Sprintf__doprntf181:
; pb start address is: 0 (R0)
0x22F8	0xF9BD3014  LDRSH	R3, [SP, #20]
0x22FC	0x2B00    CMP	R3, #0
0x22FE	0xDD0E    BLE	L___Lib_Sprintf__doprntf182
;__Lib_Sprintf.c, 560 :: 		
0x2300	0x2320    MOVS	R3, #32
0x2302	0x7003    STRB	R3, [R0, #0]
0x2304	0x1C47    ADDS	R7, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 28 (R7)
0x2306	0xF9BD3028  LDRSH	R3, [SP, #40]
0x230A	0x1C5B    ADDS	R3, R3, #1
0x230C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 561 :: 		
0x2310	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2314	0x1E5B    SUBS	R3, R3, #1
0x2316	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 562 :: 		
0x231A	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
0x231C	0xE7EC    B	L___Lib_Sprintf__doprntf181
L___Lib_Sprintf__doprntf182:
; pb start address is: 0 (R0)
0x231E	0xE000    B	L___Lib_Sprintf__doprntf180
; pb end address is: 0 (R0)
L___Lib_Sprintf__doprntf367:
;__Lib_Sprintf.c, 558 :: 		
0x2320	0x4638    MOV	R0, R7
;__Lib_Sprintf.c, 562 :: 		
L___Lib_Sprintf__doprntf180:
;__Lib_Sprintf.c, 563 :: 		
; pb start address is: 0 (R0)
0x2322	0xF8BD3016  LDRH	R3, [SP, #22]
0x2326	0xF0030302  AND	R3, R3, #2
0x232A	0xB29B    UXTH	R3, R3
0x232C	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf183
;__Lib_Sprintf.c, 564 :: 		
0x232E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2332	0xF0030301  AND	R3, R3, #1
0x2336	0xB29B    UXTH	R3, R3
0x2338	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf184
0x233A	0x232D    MOVS	R3, #45
0x233C	0xF88D300B  STRB	R3, [SP, #11]
0x2340	0xE002    B	L___Lib_Sprintf__doprntf185
L___Lib_Sprintf__doprntf184:
0x2342	0x232B    MOVS	R3, #43
0x2344	0xF88D300B  STRB	R3, [SP, #11]
L___Lib_Sprintf__doprntf185:
0x2348	0xF89D300B  LDRB	R3, [SP, #11]
0x234C	0x7003    STRB	R3, [R0, #0]
0x234E	0x1C46    ADDS	R6, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 24 (R6)
0x2350	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2354	0x1C5B    ADDS	R3, R3, #1
0x2356	0xF8AD3028  STRH	R3, [SP, #40]
0x235A	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
0x235C	0xE011    B	L___Lib_Sprintf__doprntf186
L___Lib_Sprintf__doprntf183:
;__Lib_Sprintf.c, 566 :: 		
; pb start address is: 0 (R0)
0x235E	0xF8BD3016  LDRH	R3, [SP, #22]
0x2362	0xF0030301  AND	R3, R3, #1
0x2366	0xB29B    UXTH	R3, R3
0x2368	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf368
;__Lib_Sprintf.c, 567 :: 		
0x236A	0x2320    MOVS	R3, #32
0x236C	0x7003    STRB	R3, [R0, #0]
0x236E	0x1C41    ADDS	R1, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 4 (R1)
0x2370	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2374	0x1C5B    ADDS	R3, R3, #1
0x2376	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 4 (R1)
0x237A	0x460E    MOV	R6, R1
0x237C	0xE000    B	L___Lib_Sprintf__doprntf187
L___Lib_Sprintf__doprntf368:
;__Lib_Sprintf.c, 566 :: 		
0x237E	0x4606    MOV	R6, R0
;__Lib_Sprintf.c, 567 :: 		
L___Lib_Sprintf__doprntf187:
; pb start address is: 24 (R6)
0x2380	0x4632    MOV	R2, R6
; pb end address is: 24 (R6)
L___Lib_Sprintf__doprntf186:
;__Lib_Sprintf.c, 568 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf179:
;__Lib_Sprintf.c, 569 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf188:
; pb start address is: 8 (R2)
0x2382	0xF89D4012  LDRB	R4, [SP, #18]
0x2386	0xF89D3012  LDRB	R3, [SP, #18]
0x238A	0x1E5B    SUBS	R3, R3, #1
0x238C	0xF88D3012  STRB	R3, [SP, #18]
0x2390	0xB1BC    CBZ	R4, L___Lib_Sprintf__doprntf189
;__Lib_Sprintf.c, 570 :: 		
0x2392	0xF89D3012  LDRB	R3, [SP, #18]
0x2396	0x009C    LSLS	R4, R3, #2
0x2398	0x4B38    LDR	R3, [PC, #224]
0x239A	0x191B    ADDS	R3, R3, R4
0x239C	0x681C    LDR	R4, [R3, #0]
0x239E	0x9B08    LDR	R3, [SP, #32]
0x23A0	0xFBB3F5F4  UDIV	R5, R3, R4
0x23A4	0x240A    MOVS	R4, #10
0x23A6	0xFBB5F3F4  UDIV	R3, R5, R4
0x23AA	0xFB045313  MLS	R3, R4, R3, R5
0x23AE	0x3330    ADDS	R3, #48
0x23B0	0x7013    STRB	R3, [R2, #0]
0x23B2	0x1C50    ADDS	R0, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x23B4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x23B8	0x1C5B    ADDS	R3, R3, #1
0x23BA	0xF8AD3028  STRH	R3, [SP, #40]
0x23BE	0x4602    MOV	R2, R0
; pb end address is: 0 (R0)
0x23C0	0xE7DF    B	L___Lib_Sprintf__doprntf188
L___Lib_Sprintf__doprntf189:
;__Lib_Sprintf.c, 571 :: 		
; pb start address is: 8 (R2)
0x23C2	0x4610    MOV	R0, R2
L___Lib_Sprintf__doprntf190:
; pb end address is: 8 (R2)
; pb start address is: 0 (R0)
0x23C4	0xF9BD301C  LDRSH	R3, [SP, #28]
0x23C8	0x2B00    CMP	R3, #0
0x23CA	0xDD0E    BLE	L___Lib_Sprintf__doprntf191
;__Lib_Sprintf.c, 572 :: 		
0x23CC	0x2330    MOVS	R3, #48
0x23CE	0x7003    STRB	R3, [R0, #0]
0x23D0	0x1C42    ADDS	R2, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 8 (R2)
0x23D2	0xF9BD3028  LDRSH	R3, [SP, #40]
0x23D6	0x1C5B    ADDS	R3, R3, #1
0x23D8	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 573 :: 		
0x23DC	0xF9BD301C  LDRSH	R3, [SP, #28]
0x23E0	0x1E5B    SUBS	R3, R3, #1
0x23E2	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_Sprintf.c, 574 :: 		
0x23E6	0x4610    MOV	R0, R2
; pb end address is: 8 (R2)
0x23E8	0xE7EC    B	L___Lib_Sprintf__doprntf190
L___Lib_Sprintf__doprntf191:
;__Lib_Sprintf.c, 575 :: 		
; pb start address is: 0 (R0)
0x23EA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x23EE	0x2B08    CMP	R3, #8
0x23F0	0xDD03    BLE	L___Lib_Sprintf__doprntf192
;__Lib_Sprintf.c, 576 :: 		
0x23F2	0x2308    MOVS	R3, #8
0x23F4	0xF88D3012  STRB	R3, [SP, #18]
0x23F8	0xE003    B	L___Lib_Sprintf__doprntf193
L___Lib_Sprintf__doprntf192:
;__Lib_Sprintf.c, 578 :: 		
0x23FA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x23FE	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf193:
;__Lib_Sprintf.c, 579 :: 		
0x2402	0xF89D4012  LDRB	R4, [SP, #18]
0x2406	0xF9BD3010  LDRSH	R3, [SP, #16]
0x240A	0x1B1B    SUB	R3, R3, R4
0x240C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 580 :: 		
0x2410	0xF89D3012  LDRB	R3, [SP, #18]
0x2414	0xB93B    CBNZ	R3, L___Lib_Sprintf__doprntf343
0x2416	0xF8BD3016  LDRH	R3, [SP, #22]
0x241A	0xF4036300  AND	R3, R3, #2048
0x241E	0xB29B    UXTH	R3, R3
0x2420	0xB90B    CBNZ	R3, L___Lib_Sprintf__doprntf342
0x2422	0x4681    MOV	R9, R0
0x2424	0xE008    B	L___Lib_Sprintf__doprntf196
L___Lib_Sprintf__doprntf343:
L___Lib_Sprintf__doprntf342:
;__Lib_Sprintf.c, 581 :: 		
0x2426	0x232E    MOVS	R3, #46
0x2428	0x7003    STRB	R3, [R0, #0]
0x242A	0x1C44    ADDS	R4, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 16 (R4)
0x242C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2430	0x1C5B    ADDS	R3, R3, #1
0x2432	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 16 (R4)
0x2436	0x46A1    MOV	R9, R4
L___Lib_Sprintf__doprntf196:
;__Lib_Sprintf.c, 583 :: 		
; pb start address is: 36 (R9)
0x2438	0xF89D0012  LDRB	R0, [SP, #18]
0x243C	0xF7FEFC70  BL	__Lib_Sprintf_scale+0
0x2440	0x9A06    LDR	R2, [SP, #24]
0x2442	0xF7FEFE1F  BL	__Mul_FP+0
0x2446	0xF7FDFF67  BL	__FloatToSignedIntegral+0
0x244A	0x9008    STR	R0, [SP, #32]
; pb end address is: 36 (R9)
0x244C	0x464F    MOV	R7, R9
;__Lib_Sprintf.c, 584 :: 		
L___Lib_Sprintf__doprntf197:
; pb start address is: 28 (R7)
0x244E	0xF89D3012  LDRB	R3, [SP, #18]
0x2452	0xB313    CBZ	R3, L___Lib_Sprintf__doprntf198
;__Lib_Sprintf.c, 585 :: 		
0x2454	0xF89D3012  LDRB	R3, [SP, #18]
0x2458	0x1E5B    SUBS	R3, R3, #1
0x245A	0xB2DB    UXTB	R3, R3
0x245C	0xF88D3012  STRB	R3, [SP, #18]
0x2460	0x009C    LSLS	R4, R3, #2
0x2462	0x4B06    LDR	R3, [PC, #24]
0x2464	0x191B    ADDS	R3, R3, R4
0x2466	0x681C    LDR	R4, [R3, #0]
0x2468	0x9B08    LDR	R3, [SP, #32]
0x246A	0xFBB3F5F4  UDIV	R5, R3, R4
0x246E	0x240A    MOVS	R4, #10
0x2470	0xFBB5F3F4  UDIV	R3, R5, R4
0x2474	0xFB045313  MLS	R3, R4, R3, R5
0x2478	0xF000B804  B	#8
0x247C	0x39BC0000  	__Lib_Sprintf_dpowers+0
0x2480	0x705F4089  	#1082749023
0x2484	0x3330    ADDS	R3, #48
0x2486	0x703B    STRB	R3, [R7, #0]
0x2488	0xF1070901  ADD	R9, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 36 (R9)
0x248C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2490	0x1C5B    ADDS	R3, R3, #1
0x2492	0xF8AD3028  STRH	R3, [SP, #40]
0x2496	0x464F    MOV	R7, R9
; pb end address is: 36 (R9)
0x2498	0xE7D9    B	L___Lib_Sprintf__doprntf197
L___Lib_Sprintf__doprntf198:
;__Lib_Sprintf.c, 587 :: 		
; pb start address is: 28 (R7)
0x249A	0x463A    MOV	R2, R7
L___Lib_Sprintf__doprntf199:
; pb end address is: 28 (R7)
; pb start address is: 8 (R2)
0x249C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24A0	0xB173    CBZ	R3, L___Lib_Sprintf__doprntf200
;__Lib_Sprintf.c, 588 :: 		
0x24A2	0x2330    MOVS	R3, #48
0x24A4	0x7013    STRB	R3, [R2, #0]
0x24A6	0x1C57    ADDS	R7, R2, #1
; pb end address is: 8 (R2)
; pb start address is: 28 (R7)
0x24A8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24AC	0x1C5B    ADDS	R3, R3, #1
0x24AE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 589 :: 		
0x24B2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x24B6	0x1E5B    SUBS	R3, R3, #1
0x24B8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 590 :: 		
0x24BC	0x463A    MOV	R2, R7
; pb end address is: 28 (R7)
0x24BE	0xE7ED    B	L___Lib_Sprintf__doprntf199
L___Lib_Sprintf__doprntf200:
;__Lib_Sprintf.c, 591 :: 		
; pb start address is: 8 (R2)
0x24C0	0xF8BD3016  LDRH	R3, [SP, #22]
0x24C4	0xF0030308  AND	R3, R3, #8
0x24C8	0xB29B    UXTH	R3, R3
0x24CA	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf370
0x24CC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x24D0	0x2B00    CMP	R3, #0
0x24D2	0xDD17    BLE	L___Lib_Sprintf__doprntf371
L___Lib_Sprintf__doprntf302:
;__Lib_Sprintf.c, 592 :: 		
0x24D4	0x4610    MOV	R0, R2
0x24D6	0xE000    B	L___Lib_Sprintf__doprntf204
; pb end address is: 8 (R2)
L___Lib_Sprintf__doprntf369:
;__Lib_Sprintf.c, 594 :: 		
0x24D8	0x4628    MOV	R0, R5
;__Lib_Sprintf.c, 592 :: 		
L___Lib_Sprintf__doprntf204:
;__Lib_Sprintf.c, 593 :: 		
; pb start address is: 0 (R0)
; pb start address is: 20 (R5)
0x24DA	0x2320    MOVS	R3, #32
0x24DC	0x7003    STRB	R3, [R0, #0]
0x24DE	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
; pb end address is: 20 (R5)
0x24E0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x24E4	0x1C5B    ADDS	R3, R3, #1
0x24E6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 594 :: 		
0x24EA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x24EE	0x1E5B    SUBS	R3, R3, #1
0x24F0	0xB21B    SXTH	R3, R3
0x24F2	0xF8AD3014  STRH	R3, [SP, #20]
0x24F6	0x2B00    CMP	R3, #0
0x24F8	0xD1EE    BNE	L___Lib_Sprintf__doprntf369
; pb end address is: 20 (R5)
0x24FA	0x462B    MOV	R3, R5
;__Lib_Sprintf.c, 591 :: 		
0x24FC	0xE000    B	L___Lib_Sprintf__doprntf345
L___Lib_Sprintf__doprntf370:
0x24FE	0x4613    MOV	R3, R2
L___Lib_Sprintf__doprntf345:
; pb start address is: 12 (R3)
0x2500	0x461A    MOV	R2, R3
; pb end address is: 12 (R3)
0x2502	0xE7FF    B	L___Lib_Sprintf__doprntf344
L___Lib_Sprintf__doprntf371:
L___Lib_Sprintf__doprntf344:
;__Lib_Sprintf.c, 595 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2504	0xF7FFB852  B	L___Lib_Sprintf__doprntf10
;__Lib_Sprintf.c, 596 :: 		
L___Lib_Sprintf__doprntf72:
;__Lib_Sprintf.c, 598 :: 		
; pb start address is: 48 (R12)
0x2508	0xF8BD3016  LDRH	R3, [SP, #22]
0x250C	0xF00303C0  AND	R3, R3, #192
0x2510	0xB29B    UXTH	R3, R3
0x2512	0xBB13    CBNZ	R3, L___Lib_Sprintf__doprntf207
;__Lib_Sprintf.c, 600 :: 		
0x2514	0xF8BD3016  LDRH	R3, [SP, #22]
0x2518	0xF0030310  AND	R3, R3, #16
0x251C	0xB29B    UXTH	R3, R3
0x251E	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf208
;__Lib_Sprintf.c, 601 :: 		
0x2520	0x9B0C    LDR	R3, [SP, #48]
0x2522	0x681D    LDR	R5, [R3, #0]
0x2524	0x1D2C    ADDS	R4, R5, #4
0x2526	0x9B0C    LDR	R3, [SP, #48]
0x2528	0x601C    STR	R4, [R3, #0]
0x252A	0x682B    LDR	R3, [R5, #0]
0x252C	0x9308    STR	R3, [SP, #32]
0x252E	0xE007    B	L___Lib_Sprintf__doprntf209
L___Lib_Sprintf__doprntf208:
;__Lib_Sprintf.c, 604 :: 		
0x2530	0x9B0C    LDR	R3, [SP, #48]
0x2532	0x681D    LDR	R5, [R3, #0]
0x2534	0x1D2C    ADDS	R4, R5, #4
0x2536	0x9B0C    LDR	R3, [SP, #48]
0x2538	0x601C    STR	R4, [R3, #0]
0x253A	0xF9B53000  LDRSH	R3, [R5, #0]
0x253E	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf209:
;__Lib_Sprintf.c, 605 :: 		
0x2540	0x9B08    LDR	R3, [SP, #32]
0x2542	0x2B00    CMP	R3, #0
0x2544	0xDA08    BGE	L___Lib_Sprintf__doprntf210
;__Lib_Sprintf.c, 606 :: 		
0x2546	0xF8BD3016  LDRH	R3, [SP, #22]
0x254A	0xF0430303  ORR	R3, R3, #3
0x254E	0xF8AD3016  STRH	R3, [SP, #22]
;__Lib_Sprintf.c, 607 :: 		
0x2552	0x9B08    LDR	R3, [SP, #32]
0x2554	0x425B    RSBS	R3, R3, #0
0x2556	0x9308    STR	R3, [SP, #32]
;__Lib_Sprintf.c, 608 :: 		
L___Lib_Sprintf__doprntf210:
;__Lib_Sprintf.c, 609 :: 		
0x2558	0xE014    B	L___Lib_Sprintf__doprntf211
L___Lib_Sprintf__doprntf207:
;__Lib_Sprintf.c, 612 :: 		
0x255A	0xF8BD3016  LDRH	R3, [SP, #22]
0x255E	0xF0030310  AND	R3, R3, #16
0x2562	0xB29B    UXTH	R3, R3
0x2564	0xB13B    CBZ	R3, L___Lib_Sprintf__doprntf212
;__Lib_Sprintf.c, 613 :: 		
0x2566	0x9B0C    LDR	R3, [SP, #48]
0x2568	0x681D    LDR	R5, [R3, #0]
0x256A	0x1D2C    ADDS	R4, R5, #4
0x256C	0x9B0C    LDR	R3, [SP, #48]
0x256E	0x601C    STR	R4, [R3, #0]
0x2570	0x682B    LDR	R3, [R5, #0]
0x2572	0x9308    STR	R3, [SP, #32]
0x2574	0xE006    B	L___Lib_Sprintf__doprntf213
L___Lib_Sprintf__doprntf212:
;__Lib_Sprintf.c, 616 :: 		
0x2576	0x9B0C    LDR	R3, [SP, #48]
0x2578	0x681D    LDR	R5, [R3, #0]
0x257A	0x1D2C    ADDS	R4, R5, #4
0x257C	0x9B0C    LDR	R3, [SP, #48]
0x257E	0x601C    STR	R4, [R3, #0]
0x2580	0x882B    LDRH	R3, [R5, #0]
0x2582	0x9308    STR	R3, [SP, #32]
L___Lib_Sprintf__doprntf213:
;__Lib_Sprintf.c, 617 :: 		
L___Lib_Sprintf__doprntf211:
;__Lib_Sprintf.c, 618 :: 		
0x2584	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2588	0xB933    CBNZ	R3, L___Lib_Sprintf__doprntf347
0x258A	0x9B08    LDR	R3, [SP, #32]
0x258C	0xB923    CBNZ	R3, L___Lib_Sprintf__doprntf346
L___Lib_Sprintf__doprntf301:
;__Lib_Sprintf.c, 619 :: 		
0x258E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2592	0x1C5B    ADDS	R3, R3, #1
0x2594	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_Sprintf.c, 618 :: 		
L___Lib_Sprintf__doprntf347:
L___Lib_Sprintf__doprntf346:
;__Lib_Sprintf.c, 620 :: 		
0x2598	0xF8BD3016  LDRH	R3, [SP, #22]
0x259C	0xF00303C0  AND	R3, R3, #192
0x25A0	0xB2DD    UXTB	R5, R3
0x25A2	0xE04A    B	L___Lib_Sprintf__doprntf217
;__Lib_Sprintf.c, 621 :: 		
L___Lib_Sprintf__doprntf219:
;__Lib_Sprintf.c, 622 :: 		
L___Lib_Sprintf__doprntf220:
;__Lib_Sprintf.c, 623 :: 		
0x25A4	0x2301    MOVS	R3, #1
0x25A6	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x25AA	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf221:
; pb start address is: 28 (R7)
0x25AC	0xF89D3012  LDRB	R3, [SP, #18]
0x25B0	0x2B0A    CMP	R3, #10
0x25B2	0xD00F    BEQ	L___Lib_Sprintf__doprntf222
;__Lib_Sprintf.c, 624 :: 		
0x25B4	0xF89D3012  LDRB	R3, [SP, #18]
0x25B8	0x009C    LSLS	R4, R3, #2
0x25BA	0x4BF8    LDR	R3, [PC, #992]
0x25BC	0x191B    ADDS	R3, R3, R4
0x25BE	0x681C    LDR	R4, [R3, #0]
0x25C0	0x9B08    LDR	R3, [SP, #32]
0x25C2	0x42A3    CMP	R3, R4
0x25C4	0xD200    BCS	L___Lib_Sprintf__doprntf224
;__Lib_Sprintf.c, 625 :: 		
0x25C6	0xE005    B	L___Lib_Sprintf__doprntf222
L___Lib_Sprintf__doprntf224:
;__Lib_Sprintf.c, 623 :: 		
0x25C8	0xF89D3012  LDRB	R3, [SP, #18]
0x25CC	0x1C5B    ADDS	R3, R3, #1
0x25CE	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 625 :: 		
0x25D2	0xE7EB    B	L___Lib_Sprintf__doprntf221
L___Lib_Sprintf__doprntf222:
;__Lib_Sprintf.c, 626 :: 		
; pb end address is: 28 (R7)
0x25D4	0xE03A    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 628 :: 		
L___Lib_Sprintf__doprntf225:
;__Lib_Sprintf.c, 629 :: 		
; pb start address is: 48 (R12)
0x25D6	0x2301    MOVS	R3, #1
0x25D8	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x25DC	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf226:
; pb start address is: 28 (R7)
0x25DE	0xF89D3012  LDRB	R3, [SP, #18]
0x25E2	0x2B08    CMP	R3, #8
0x25E4	0xD00F    BEQ	L___Lib_Sprintf__doprntf227
;__Lib_Sprintf.c, 630 :: 		
0x25E6	0xF89D3012  LDRB	R3, [SP, #18]
0x25EA	0x009C    LSLS	R4, R3, #2
0x25EC	0x4BEC    LDR	R3, [PC, #944]
0x25EE	0x191B    ADDS	R3, R3, R4
0x25F0	0x681C    LDR	R4, [R3, #0]
0x25F2	0x9B08    LDR	R3, [SP, #32]
0x25F4	0x42A3    CMP	R3, R4
0x25F6	0xD200    BCS	L___Lib_Sprintf__doprntf229
;__Lib_Sprintf.c, 631 :: 		
0x25F8	0xE005    B	L___Lib_Sprintf__doprntf227
L___Lib_Sprintf__doprntf229:
;__Lib_Sprintf.c, 629 :: 		
0x25FA	0xF89D3012  LDRB	R3, [SP, #18]
0x25FE	0x1C5B    ADDS	R3, R3, #1
0x2600	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 631 :: 		
0x2604	0xE7EB    B	L___Lib_Sprintf__doprntf226
L___Lib_Sprintf__doprntf227:
;__Lib_Sprintf.c, 632 :: 		
; pb end address is: 28 (R7)
0x2606	0xE021    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 634 :: 		
L___Lib_Sprintf__doprntf230:
;__Lib_Sprintf.c, 635 :: 		
; pb start address is: 48 (R12)
0x2608	0x2301    MOVS	R3, #1
0x260A	0xF88D3012  STRB	R3, [SP, #18]
; pb end address is: 48 (R12)
0x260E	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf231:
; pb start address is: 28 (R7)
0x2610	0xF89D3012  LDRB	R3, [SP, #18]
0x2614	0x2B0C    CMP	R3, #12
0x2616	0xD00F    BEQ	L___Lib_Sprintf__doprntf232
;__Lib_Sprintf.c, 636 :: 		
0x2618	0xF89D3012  LDRB	R3, [SP, #18]
0x261C	0x009C    LSLS	R4, R3, #2
0x261E	0x4BE1    LDR	R3, [PC, #900]
0x2620	0x191B    ADDS	R3, R3, R4
0x2622	0x681C    LDR	R4, [R3, #0]
0x2624	0x9B08    LDR	R3, [SP, #32]
0x2626	0x42A3    CMP	R3, R4
0x2628	0xD200    BCS	L___Lib_Sprintf__doprntf234
;__Lib_Sprintf.c, 637 :: 		
0x262A	0xE005    B	L___Lib_Sprintf__doprntf232
L___Lib_Sprintf__doprntf234:
;__Lib_Sprintf.c, 635 :: 		
0x262C	0xF89D3012  LDRB	R3, [SP, #18]
0x2630	0x1C5B    ADDS	R3, R3, #1
0x2632	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 637 :: 		
0x2636	0xE7EB    B	L___Lib_Sprintf__doprntf231
L___Lib_Sprintf__doprntf232:
;__Lib_Sprintf.c, 638 :: 		
; pb end address is: 28 (R7)
0x2638	0xE008    B	L___Lib_Sprintf__doprntf218
;__Lib_Sprintf.c, 639 :: 		
L___Lib_Sprintf__doprntf217:
; pb start address is: 48 (R12)
0x263A	0x2D00    CMP	R5, #0
0x263C	0xD0B2    BEQ	L___Lib_Sprintf__doprntf219
0x263E	0x2DC0    CMP	R5, #192
0x2640	0xD0B0    BEQ	L___Lib_Sprintf__doprntf220
0x2642	0x2D80    CMP	R5, #128
0x2644	0xD0C7    BEQ	L___Lib_Sprintf__doprntf225
0x2646	0x2D40    CMP	R5, #64
0x2648	0xD0DE    BEQ	L___Lib_Sprintf__doprntf230
; pb end address is: 48 (R12)
0x264A	0x4667    MOV	R7, R12
L___Lib_Sprintf__doprntf218:
;__Lib_Sprintf.c, 640 :: 		
; pb start address is: 28 (R7)
0x264C	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2650	0xF89D3012  LDRB	R3, [SP, #18]
0x2654	0x42A3    CMP	R3, R4
0x2656	0xDA04    BGE	L___Lib_Sprintf__doprntf235
;__Lib_Sprintf.c, 641 :: 		
0x2658	0xF9BD3010  LDRSH	R3, [SP, #16]
0x265C	0xF88D3012  STRB	R3, [SP, #18]
0x2660	0xE009    B	L___Lib_Sprintf__doprntf236
L___Lib_Sprintf__doprntf235:
;__Lib_Sprintf.c, 643 :: 		
0x2662	0xF89D4012  LDRB	R4, [SP, #18]
0x2666	0xF9BD3010  LDRSH	R3, [SP, #16]
0x266A	0x42A3    CMP	R3, R4
0x266C	0xDA03    BGE	L___Lib_Sprintf__doprntf237
;__Lib_Sprintf.c, 644 :: 		
0x266E	0xF89D3012  LDRB	R3, [SP, #18]
0x2672	0xF8AD3010  STRH	R3, [SP, #16]
L___Lib_Sprintf__doprntf237:
L___Lib_Sprintf__doprntf236:
;__Lib_Sprintf.c, 645 :: 		
0x2676	0xF9BD3014  LDRSH	R3, [SP, #20]
0x267A	0xB153    CBZ	R3, L___Lib_Sprintf__doprntf349
0x267C	0xF8BD3016  LDRH	R3, [SP, #22]
0x2680	0xF0030303  AND	R3, R3, #3
0x2684	0xB29B    UXTH	R3, R3
0x2686	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf348
L___Lib_Sprintf__doprntf300:
;__Lib_Sprintf.c, 646 :: 		
0x2688	0xF9BD3014  LDRSH	R3, [SP, #20]
0x268C	0x1E5B    SUBS	R3, R3, #1
0x268E	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprintf.c, 645 :: 		
L___Lib_Sprintf__doprntf349:
L___Lib_Sprintf__doprntf348:
;__Lib_Sprintf.c, 647 :: 		
0x2692	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2696	0xF9BD3014  LDRSH	R3, [SP, #20]
0x269A	0x42A3    CMP	R3, R4
0x269C	0xDD07    BLE	L___Lib_Sprintf__doprntf241
;__Lib_Sprintf.c, 648 :: 		
0x269E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x26A2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26A6	0x1B1B    SUB	R3, R3, R4
0x26A8	0xF8AD3014  STRH	R3, [SP, #20]
0x26AC	0xE003    B	L___Lib_Sprintf__doprntf242
L___Lib_Sprintf__doprntf241:
;__Lib_Sprintf.c, 650 :: 		
0x26AE	0x2300    MOVS	R3, #0
0x26B0	0xB21B    SXTH	R3, R3
0x26B2	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf242:
;__Lib_Sprintf.c, 651 :: 		
0x26B6	0xF8BD4016  LDRH	R4, [SP, #22]
0x26BA	0xF64003C4  MOVW	R3, #2244
0x26BE	0xEA040303  AND	R3, R4, R3, LSL #0
0x26C2	0xB29B    UXTH	R3, R3
0x26C4	0xF5B36F04  CMP	R3, #2112
0x26C8	0xD108    BNE	L___Lib_Sprintf__doprntf243
;__Lib_Sprintf.c, 652 :: 		
0x26CA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26CE	0xB123    CBZ	R3, L___Lib_Sprintf__doprntf244
;__Lib_Sprintf.c, 653 :: 		
0x26D0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26D4	0x1E5B    SUBS	R3, R3, #1
0x26D6	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf244:
;__Lib_Sprintf.c, 654 :: 		
0x26DA	0xE015    B	L___Lib_Sprintf__doprntf245
L___Lib_Sprintf__doprntf243:
;__Lib_Sprintf.c, 656 :: 		
0x26DC	0xF8BD3016  LDRH	R3, [SP, #22]
0x26E0	0xF403630C  AND	R3, R3, #2240
0x26E4	0xB29B    UXTH	R3, R3
0x26E6	0xF5B36F08  CMP	R3, #2176
0x26EA	0xD10D    BNE	L___Lib_Sprintf__doprntf246
;__Lib_Sprintf.c, 657 :: 		
0x26EC	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26F0	0x2B02    CMP	R3, #2
0x26F2	0xDD05    BLE	L___Lib_Sprintf__doprntf247
;__Lib_Sprintf.c, 658 :: 		
0x26F4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x26F8	0x1E9B    SUBS	R3, R3, #2
0x26FA	0xF8AD3014  STRH	R3, [SP, #20]
0x26FE	0xE003    B	L___Lib_Sprintf__doprntf248
L___Lib_Sprintf__doprntf247:
;__Lib_Sprintf.c, 660 :: 		
0x2700	0x2300    MOVS	R3, #0
0x2702	0xB21B    SXTH	R3, R3
0x2704	0xF8AD3014  STRH	R3, [SP, #20]
L___Lib_Sprintf__doprntf248:
;__Lib_Sprintf.c, 661 :: 		
L___Lib_Sprintf__doprntf246:
L___Lib_Sprintf__doprntf245:
;__Lib_Sprintf.c, 662 :: 		
0x2708	0xF8BD3016  LDRH	R3, [SP, #22]
0x270C	0xF0030304  AND	R3, R3, #4
0x2710	0xB29B    UXTH	R3, R3
0x2712	0x2B00    CMP	R3, #0
0x2714	0xF0008071  BEQ	L___Lib_Sprintf__doprntf249
;__Lib_Sprintf.c, 663 :: 		
0x2718	0xF8BD3016  LDRH	R3, [SP, #22]
0x271C	0xF0030302  AND	R3, R3, #2
0x2720	0xB29B    UXTH	R3, R3
0x2722	0xB1B3    CBZ	R3, L___Lib_Sprintf__doprntf250
;__Lib_Sprintf.c, 664 :: 		
0x2724	0xF8BD3016  LDRH	R3, [SP, #22]
0x2728	0xF0030301  AND	R3, R3, #1
0x272C	0xB29B    UXTH	R3, R3
0x272E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf251
0x2730	0x232D    MOVS	R3, #45
0x2732	0xF88D300C  STRB	R3, [SP, #12]
0x2736	0xE002    B	L___Lib_Sprintf__doprntf252
L___Lib_Sprintf__doprntf251:
0x2738	0x232B    MOVS	R3, #43
0x273A	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprintf__doprntf252:
0x273E	0xF89D300C  LDRB	R3, [SP, #12]
0x2742	0x703B    STRB	R3, [R7, #0]
0x2744	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x2746	0xF9BD3028  LDRSH	R3, [SP, #40]
0x274A	0x1C5B    ADDS	R3, R3, #1
0x274C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2750	0xE039    B	L___Lib_Sprintf__doprntf253
L___Lib_Sprintf__doprntf250:
;__Lib_Sprintf.c, 666 :: 		
; pb start address is: 28 (R7)
0x2752	0xF8BD3016  LDRH	R3, [SP, #22]
0x2756	0xF0030301  AND	R3, R3, #1
0x275A	0xB29B    UXTH	R3, R3
0x275C	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf254
;__Lib_Sprintf.c, 667 :: 		
0x275E	0x2320    MOVS	R3, #32
0x2760	0x703B    STRB	R3, [R7, #0]
0x2762	0x1C7D    ADDS	R5, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 20 (R5)
0x2764	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2768	0x1C5B    ADDS	R3, R3, #1
0x276A	0xF8AD3028  STRH	R3, [SP, #40]
0x276E	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
0x2770	0xE028    B	L___Lib_Sprintf__doprntf255
L___Lib_Sprintf__doprntf254:
;__Lib_Sprintf.c, 669 :: 		
; pb start address is: 28 (R7)
0x2772	0xF8BD3016  LDRH	R3, [SP, #22]
0x2776	0xF403630C  AND	R3, R3, #2240
0x277A	0xB29B    UXTH	R3, R3
0x277C	0xF5B36F08  CMP	R3, #2176
0x2780	0xD11E    BNE	L___Lib_Sprintf__doprntf372
;__Lib_Sprintf.c, 670 :: 		
0x2782	0x2330    MOVS	R3, #48
0x2784	0x703B    STRB	R3, [R7, #0]
0x2786	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x2788	0xF9BD3028  LDRSH	R3, [SP, #40]
0x278C	0x1C5B    ADDS	R3, R3, #1
0x278E	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 671 :: 		
0x2792	0xF8BD3016  LDRH	R3, [SP, #22]
0x2796	0xF0030320  AND	R3, R3, #32
0x279A	0xB29B    UXTH	R3, R3
0x279C	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf257
0x279E	0x2358    MOVS	R3, #88
0x27A0	0xF88D300D  STRB	R3, [SP, #13]
0x27A4	0xE002    B	L___Lib_Sprintf__doprntf258
L___Lib_Sprintf__doprntf257:
0x27A6	0x2378    MOVS	R3, #120
0x27A8	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprintf__doprntf258:
0x27AC	0xF89D300D  LDRB	R3, [SP, #13]
0x27B0	0x7003    STRB	R3, [R0, #0]
0x27B2	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x27B4	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27B8	0x1C5B    ADDS	R3, R3, #1
0x27BA	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 20 (R5)
;__Lib_Sprintf.c, 672 :: 		
0x27BE	0xE000    B	L___Lib_Sprintf__doprntf256
L___Lib_Sprintf__doprntf372:
;__Lib_Sprintf.c, 669 :: 		
0x27C0	0x463D    MOV	R5, R7
;__Lib_Sprintf.c, 672 :: 		
L___Lib_Sprintf__doprntf256:
; pb start address is: 20 (R5)
0x27C2	0x462B    MOV	R3, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf255:
; pb start address is: 12 (R3)
0x27C4	0x4618    MOV	R0, R3
; pb end address is: 12 (R3)
L___Lib_Sprintf__doprntf253:
;__Lib_Sprintf.c, 673 :: 		
; pb start address is: 0 (R0)
0x27C6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27CA	0xB1A3    CBZ	R3, L___Lib_Sprintf__doprntf374
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 674 :: 		
0x27CC	0xE000    B	L___Lib_Sprintf__doprntf260
L___Lib_Sprintf__doprntf373:
;__Lib_Sprintf.c, 676 :: 		
0x27CE	0x4658    MOV	R0, R11
;__Lib_Sprintf.c, 674 :: 		
L___Lib_Sprintf__doprntf260:
;__Lib_Sprintf.c, 675 :: 		
; pb start address is: 44 (R11)
; pb start address is: 0 (R0)
0x27D0	0x2330    MOVS	R3, #48
0x27D2	0x7003    STRB	R3, [R0, #0]
0x27D4	0x1C43    ADDS	R3, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 44 (R11)
0x27D6	0x469B    MOV	R11, R3
; pb end address is: 44 (R11)
0x27D8	0xF9BD3028  LDRSH	R3, [SP, #40]
0x27DC	0x1C5B    ADDS	R3, R3, #1
0x27DE	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 676 :: 		
0x27E2	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27E6	0x1E5B    SUBS	R3, R3, #1
0x27E8	0xB21B    SXTH	R3, R3
0x27EA	0xF8AD3014  STRH	R3, [SP, #20]
0x27EE	0x2B00    CMP	R3, #0
0x27F0	0xD1ED    BNE	L___Lib_Sprintf__doprntf373
; pb end address is: 44 (R11)
0x27F2	0x465C    MOV	R4, R11
0x27F4	0xE000    B	L___Lib_Sprintf__doprntf259
L___Lib_Sprintf__doprntf374:
;__Lib_Sprintf.c, 673 :: 		
0x27F6	0x4604    MOV	R4, R0
;__Lib_Sprintf.c, 676 :: 		
L___Lib_Sprintf__doprntf259:
;__Lib_Sprintf.c, 677 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
0x27F8	0xE089    B	L___Lib_Sprintf__doprntf263
L___Lib_Sprintf__doprntf249:
;__Lib_Sprintf.c, 679 :: 		
; pb start address is: 28 (R7)
0x27FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27FE	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf376
0x2800	0xF8BD3016  LDRH	R3, [SP, #22]
0x2804	0xF0030308  AND	R3, R3, #8
0x2808	0xB29B    UXTH	R3, R3
0x280A	0xB9AB    CBNZ	R3, L___Lib_Sprintf__doprntf377
L___Lib_Sprintf__doprntf299:
;__Lib_Sprintf.c, 680 :: 		
0x280C	0x4638    MOV	R0, R7
0x280E	0xE7FF    B	L___Lib_Sprintf__doprntf267
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf375:
;__Lib_Sprintf.c, 682 :: 		
;__Lib_Sprintf.c, 680 :: 		
L___Lib_Sprintf__doprntf267:
;__Lib_Sprintf.c, 681 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2810	0x2320    MOVS	R3, #32
0x2812	0x7003    STRB	R3, [R0, #0]
0x2814	0x1C40    ADDS	R0, R0, #1
; pb end address is: 0 (R0)
0x2816	0xF9BD3028  LDRSH	R3, [SP, #40]
0x281A	0x1C5B    ADDS	R3, R3, #1
0x281C	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 682 :: 		
0x2820	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2824	0x1E5B    SUBS	R3, R3, #1
0x2826	0xB21B    SXTH	R3, R3
0x2828	0xF8AD3014  STRH	R3, [SP, #20]
0x282C	0x2B00    CMP	R3, #0
0x282E	0xD1EF    BNE	L___Lib_Sprintf__doprntf375
; pb end address is: 0 (R0)
;__Lib_Sprintf.c, 679 :: 		
0x2830	0xE000    B	L___Lib_Sprintf__doprntf351
L___Lib_Sprintf__doprntf376:
0x2832	0x4638    MOV	R0, R7
L___Lib_Sprintf__doprntf351:
; pb start address is: 0 (R0)
0x2834	0x4607    MOV	R7, R0
; pb end address is: 0 (R0)
0x2836	0xE7FF    B	L___Lib_Sprintf__doprntf350
L___Lib_Sprintf__doprntf377:
L___Lib_Sprintf__doprntf350:
;__Lib_Sprintf.c, 683 :: 		
; pb start address is: 28 (R7)
0x2838	0xF8BD3016  LDRH	R3, [SP, #22]
0x283C	0xF0030302  AND	R3, R3, #2
0x2840	0xB29B    UXTH	R3, R3
0x2842	0xB1BB    CBZ	R3, L___Lib_Sprintf__doprntf270
;__Lib_Sprintf.c, 684 :: 		
0x2844	0xF8BD3016  LDRH	R3, [SP, #22]
0x2848	0xF0030301  AND	R3, R3, #1
0x284C	0xB29B    UXTH	R3, R3
0x284E	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf271
0x2850	0x232D    MOVS	R3, #45
0x2852	0xF88D300E  STRB	R3, [SP, #14]
0x2856	0xE002    B	L___Lib_Sprintf__doprntf272
L___Lib_Sprintf__doprntf271:
0x2858	0x232B    MOVS	R3, #43
0x285A	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprintf__doprntf272:
0x285E	0xF89D300E  LDRB	R3, [SP, #14]
0x2862	0x703B    STRB	R3, [R7, #0]
0x2864	0x1C7F    ADDS	R7, R7, #1
0x2866	0xF9BD3028  LDRSH	R3, [SP, #40]
0x286A	0x1C5B    ADDS	R3, R3, #1
0x286C	0xF8AD3028  STRH	R3, [SP, #40]
0x2870	0x4638    MOV	R0, R7
0x2872	0xE010    B	L___Lib_Sprintf__doprntf273
L___Lib_Sprintf__doprntf270:
;__Lib_Sprintf.c, 686 :: 		
0x2874	0xF8BD3016  LDRH	R3, [SP, #22]
0x2878	0xF0030301  AND	R3, R3, #1
0x287C	0xB29B    UXTH	R3, R3
0x287E	0xB14B    CBZ	R3, L___Lib_Sprintf__doprntf378
;__Lib_Sprintf.c, 687 :: 		
0x2880	0x2320    MOVS	R3, #32
0x2882	0x703B    STRB	R3, [R7, #0]
0x2884	0x1C78    ADDS	R0, R7, #1
; pb end address is: 28 (R7)
; pb start address is: 0 (R0)
0x2886	0xF9BD3028  LDRSH	R3, [SP, #40]
0x288A	0x1C5B    ADDS	R3, R3, #1
0x288C	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2890	0x4607    MOV	R7, R0
0x2892	0xE7FF    B	L___Lib_Sprintf__doprntf274
L___Lib_Sprintf__doprntf378:
;__Lib_Sprintf.c, 686 :: 		
;__Lib_Sprintf.c, 687 :: 		
L___Lib_Sprintf__doprntf274:
; pb start address is: 28 (R7)
0x2894	0x4638    MOV	R0, R7
; pb end address is: 28 (R7)
L___Lib_Sprintf__doprntf273:
;__Lib_Sprintf.c, 688 :: 		
; pb start address is: 0 (R0)
0x2896	0xF8BD3016  LDRH	R3, [SP, #22]
0x289A	0xF403630C  AND	R3, R3, #2240
0x289E	0xB29B    UXTH	R3, R3
0x28A0	0xF5B36F04  CMP	R3, #2112
0x28A4	0xD109    BNE	L___Lib_Sprintf__doprntf275
;__Lib_Sprintf.c, 689 :: 		
0x28A6	0x2330    MOVS	R3, #48
0x28A8	0x7003    STRB	R3, [R0, #0]
0x28AA	0x1C45    ADDS	R5, R0, #1
; pb end address is: 0 (R0)
; pb start address is: 20 (R5)
0x28AC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28B0	0x1C5B    ADDS	R3, R3, #1
0x28B2	0xF8AD3028  STRH	R3, [SP, #40]
0x28B6	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
0x28B8	0xE029    B	L___Lib_Sprintf__doprntf276
L___Lib_Sprintf__doprntf275:
;__Lib_Sprintf.c, 691 :: 		
; pb start address is: 0 (R0)
0x28BA	0xF8BD3016  LDRH	R3, [SP, #22]
0x28BE	0xF403630C  AND	R3, R3, #2240
0x28C2	0xB29B    UXTH	R3, R3
0x28C4	0xF5B36F08  CMP	R3, #2176
0x28C8	0xD11F    BNE	L___Lib_Sprintf__doprntf379
;__Lib_Sprintf.c, 692 :: 		
0x28CA	0x2330    MOVS	R3, #48
0x28CC	0x7003    STRB	R3, [R0, #0]
0x28CE	0x1C40    ADDS	R0, R0, #1
0x28D0	0xF9BD3028  LDRSH	R3, [SP, #40]
0x28D4	0x1C5B    ADDS	R3, R3, #1
0x28D6	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 693 :: 		
0x28DA	0xF8BD3016  LDRH	R3, [SP, #22]
0x28DE	0xF0030320  AND	R3, R3, #32
0x28E2	0xB29B    UXTH	R3, R3
0x28E4	0xB11B    CBZ	R3, L___Lib_Sprintf__doprntf278
0x28E6	0x2358    MOVS	R3, #88
0x28E8	0xF88D300F  STRB	R3, [SP, #15]
0x28EC	0xE002    B	L___Lib_Sprintf__doprntf279
L___Lib_Sprintf__doprntf278:
0x28EE	0x2378    MOVS	R3, #120
0x28F0	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprintf__doprntf279:
0x28F4	0xF89D300F  LDRB	R3, [SP, #15]
0x28F8	0x7003    STRB	R3, [R0, #0]
0x28FA	0x1C40    ADDS	R0, R0, #1
0x28FC	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2900	0x1C5B    ADDS	R3, R3, #1
0x2902	0xF8AD3028  STRH	R3, [SP, #40]
; pb end address is: 0 (R0)
0x2906	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
0x2908	0xE000    B	L___Lib_Sprintf__doprntf277
L___Lib_Sprintf__doprntf379:
;__Lib_Sprintf.c, 691 :: 		
0x290A	0x4605    MOV	R5, R0
;__Lib_Sprintf.c, 694 :: 		
L___Lib_Sprintf__doprntf277:
; pb start address is: 20 (R5)
0x290C	0x462C    MOV	R4, R5
; pb end address is: 20 (R5)
L___Lib_Sprintf__doprntf276:
;__Lib_Sprintf.c, 695 :: 		
; pb start address is: 16 (R4)
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf263:
;__Lib_Sprintf.c, 696 :: 		
; pb start address is: 16 (R4)
0x290E	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
L___Lib_Sprintf__doprntf280:
; pb start address is: 4 (R1)
0x2910	0xF89D4012  LDRB	R4, [SP, #18]
0x2914	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2918	0x42A3    CMP	R3, R4
0x291A	0xDD0A    BLE	L___Lib_Sprintf__doprntf281
;__Lib_Sprintf.c, 697 :: 		
0x291C	0x2330    MOVS	R3, #48
0x291E	0x700B    STRB	R3, [R1, #0]
0x2920	0x1C4B    ADDS	R3, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 16 (R4)
0x2922	0x461C    MOV	R4, R3
0x2924	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2928	0x1C5B    ADDS	R3, R3, #1
0x292A	0xF8AD3028  STRH	R3, [SP, #40]
0x292E	0x4621    MOV	R1, R4
; pb end address is: 16 (R4)
0x2930	0xE7EE    B	L___Lib_Sprintf__doprntf280
L___Lib_Sprintf__doprntf281:
;__Lib_Sprintf.c, 698 :: 		
; pb start address is: 4 (R1)
L___Lib_Sprintf__doprntf282:
; pb end address is: 4 (R1)
; pb start address is: 4 (R1)
0x2932	0xF9BD4010  LDRSH	R4, [SP, #16]
0x2936	0xF9BD3010  LDRSH	R3, [SP, #16]
0x293A	0x1E5B    SUBS	R3, R3, #1
0x293C	0xF8AD3010  STRH	R3, [SP, #16]
0x2940	0x2C00    CMP	R4, #0
0x2942	0xF000806A  BEQ	L___Lib_Sprintf__doprntf283
;__Lib_Sprintf.c, 699 :: 		
0x2946	0xF8BD3016  LDRH	R3, [SP, #22]
0x294A	0xF00303C0  AND	R3, R3, #192
0x294E	0xB2DE    UXTB	R6, R3
0x2950	0xE050    B	L___Lib_Sprintf__doprntf284
;__Lib_Sprintf.c, 700 :: 		
L___Lib_Sprintf__doprntf286:
;__Lib_Sprintf.c, 701 :: 		
L___Lib_Sprintf__doprntf287:
;__Lib_Sprintf.c, 702 :: 		
0x2952	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2956	0x009C    LSLS	R4, R3, #2
0x2958	0x4B10    LDR	R3, [PC, #64]
0x295A	0x191B    ADDS	R3, R3, R4
0x295C	0x681C    LDR	R4, [R3, #0]
0x295E	0x9B08    LDR	R3, [SP, #32]
0x2960	0xFBB3F5F4  UDIV	R5, R3, R4
0x2964	0x240A    MOVS	R4, #10
0x2966	0xFBB5F3F4  UDIV	R3, R5, R4
0x296A	0xFB045313  MLS	R3, R4, R3, R5
0x296E	0x3330    ADDS	R3, #48
0x2970	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 703 :: 		
0x2974	0xE046    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 705 :: 		
L___Lib_Sprintf__doprntf288:
;__Lib_Sprintf.c, 706 :: 		
0x2976	0xF8BD3016  LDRH	R3, [SP, #22]
0x297A	0xF0030320  AND	R3, R3, #32
0x297E	0xB29B    UXTH	R3, R3
0x2980	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf289
;__Lib_Sprintf.c, 707 :: 		
0x2982	0xF9BD3010  LDRSH	R3, [SP, #16]
0x2986	0x009C    LSLS	R4, R3, #2
0x2988	0x4B05    LDR	R3, [PC, #20]
0x298A	0x191B    ADDS	R3, R3, R4
0x298C	0x681C    LDR	R4, [R3, #0]
0x298E	0x9B08    LDR	R3, [SP, #32]
0x2990	0xFBB3F3F4  UDIV	R3, R3, R4
0x2994	0xF003040F  AND	R4, R3, #15
0x2998	0xF000B806  B	#12
0x299C	0x39BC0000  	__Lib_Sprintf_dpowers+0
0x29A0	0x39E40000  	__Lib_Sprintf_hexpowers+0
0x29A4	0x398C0000  	__Lib_Sprintf_octpowers+0
0x29A8	0x4B31    LDR	R3, [PC, #196]
0x29AA	0x191B    ADDS	R3, R3, R4
0x29AC	0x781B    LDRB	R3, [R3, #0]
0x29AE	0xF88D3012  STRB	R3, [SP, #18]
0x29B2	0xE00F    B	L___Lib_Sprintf__doprntf290
L___Lib_Sprintf__doprntf289:
;__Lib_Sprintf.c, 709 :: 		
0x29B4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29B8	0x009C    LSLS	R4, R3, #2
0x29BA	0x4B2E    LDR	R3, [PC, #184]
0x29BC	0x191B    ADDS	R3, R3, R4
0x29BE	0x681C    LDR	R4, [R3, #0]
0x29C0	0x9B08    LDR	R3, [SP, #32]
0x29C2	0xFBB3F3F4  UDIV	R3, R3, R4
0x29C6	0xF003040F  AND	R4, R3, #15
0x29CA	0x4B2B    LDR	R3, [PC, #172]
0x29CC	0x191B    ADDS	R3, R3, R4
0x29CE	0x781B    LDRB	R3, [R3, #0]
0x29D0	0xF88D3012  STRB	R3, [SP, #18]
L___Lib_Sprintf__doprntf290:
;__Lib_Sprintf.c, 710 :: 		
0x29D4	0xE016    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 712 :: 		
L___Lib_Sprintf__doprntf291:
;__Lib_Sprintf.c, 713 :: 		
0x29D6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x29DA	0x009C    LSLS	R4, R3, #2
0x29DC	0x4B27    LDR	R3, [PC, #156]
0x29DE	0x191B    ADDS	R3, R3, R4
0x29E0	0x681C    LDR	R4, [R3, #0]
0x29E2	0x9B08    LDR	R3, [SP, #32]
0x29E4	0xFBB3F3F4  UDIV	R3, R3, R4
0x29E8	0xF0030307  AND	R3, R3, #7
0x29EC	0x3330    ADDS	R3, #48
0x29EE	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_Sprintf.c, 714 :: 		
0x29F2	0xE007    B	L___Lib_Sprintf__doprntf285
;__Lib_Sprintf.c, 715 :: 		
L___Lib_Sprintf__doprntf284:
0x29F4	0x2E00    CMP	R6, #0
0x29F6	0xD0AC    BEQ	L___Lib_Sprintf__doprntf286
0x29F8	0x2EC0    CMP	R6, #192
0x29FA	0xD0AA    BEQ	L___Lib_Sprintf__doprntf287
0x29FC	0x2E80    CMP	R6, #128
0x29FE	0xD0BA    BEQ	L___Lib_Sprintf__doprntf288
0x2A00	0x2E40    CMP	R6, #64
0x2A02	0xD0E8    BEQ	L___Lib_Sprintf__doprntf291
L___Lib_Sprintf__doprntf285:
;__Lib_Sprintf.c, 716 :: 		
0x2A04	0xF89D3012  LDRB	R3, [SP, #18]
0x2A08	0x700B    STRB	R3, [R1, #0]
0x2A0A	0x1C48    ADDS	R0, R1, #1
; pb end address is: 4 (R1)
; pb start address is: 0 (R0)
0x2A0C	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2A10	0x1C5B    ADDS	R3, R3, #1
0x2A12	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 717 :: 		
0x2A16	0x4601    MOV	R1, R0
; pb end address is: 0 (R0)
0x2A18	0xE78B    B	L___Lib_Sprintf__doprntf282
L___Lib_Sprintf__doprntf283:
;__Lib_Sprintf.c, 718 :: 		
; pb start address is: 4 (R1)
0x2A1A	0xF8BD3016  LDRH	R3, [SP, #22]
0x2A1E	0xF0030308  AND	R3, R3, #8
0x2A22	0xB29B    UXTH	R3, R3
0x2A24	0xB1C3    CBZ	R3, L___Lib_Sprintf__doprntf381
0x2A26	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2A2A	0x2B00    CMP	R3, #0
0x2A2C	0xDD16    BLE	L___Lib_Sprintf__doprntf382
L___Lib_Sprintf__doprntf298:
;__Lib_Sprintf.c, 719 :: 		
0x2A2E	0x4608    MOV	R0, R1
0x2A30	0xE7FF    B	L___Lib_Sprintf__doprntf295
; pb end address is: 4 (R1)
L___Lib_Sprintf__doprntf380:
;__Lib_Sprintf.c, 721 :: 		
;__Lib_Sprintf.c, 719 :: 		
L___Lib_Sprintf__doprntf295:
;__Lib_Sprintf.c, 720 :: 		
; pb start address is: 0 (R0)
; pb start address is: 0 (R0)
0x2A32	0x2320    MOVS	R3, #32
0x2A34	0x7003    STRB	R3, [R0, #0]
0x2A36	0x1C43    ADDS	R3, R0, #1
0x2A38	0x4618    MOV	R0, R3
; pb end address is: 0 (R0)
0x2A3A	0xF9BD3028  LDRSH	R3, [SP, #40]
0x2A3E	0x1C5B    ADDS	R3, R3, #1
0x2A40	0xF8AD3028  STRH	R3, [SP, #40]
;__Lib_Sprintf.c, 721 :: 		
0x2A44	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2A48	0x1E5B    SUBS	R3, R3, #1
0x2A4A	0xB21B    SXTH	R3, R3
0x2A4C	0xF8AD3014  STRH	R3, [SP, #20]
0x2A50	0x2B00    CMP	R3, #0
0x2A52	0xD1EE    BNE	L___Lib_Sprintf__doprntf380
; pb end address is: 0 (R0)
0x2A54	0x4602    MOV	R2, R0
;__Lib_Sprintf.c, 718 :: 		
0x2A56	0xE000    B	L___Lib_Sprintf__doprntf353
L___Lib_Sprintf__doprntf381:
0x2A58	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf353:
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2A5A	0xE000    B	L___Lib_Sprintf__doprntf352
L___Lib_Sprintf__doprntf382:
0x2A5C	0x460A    MOV	R2, R1
L___Lib_Sprintf__doprntf352:
;__Lib_Sprintf.c, 722 :: 		
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
0x2A5E	0xF7FEBDA5  B	L___Lib_Sprintf__doprntf10
L___Lib_Sprintf__doprntf11:
;__Lib_Sprintf.c, 723 :: 		
0x2A62	0xF9BD0028  LDRSH	R0, [SP, #40]
;__Lib_Sprintf.c, 725 :: 		
L_end__doprntf:
0x2A66	0xF8DDE000  LDR	LR, [SP, #0]
0x2A6A	0xB00F    ADD	SP, SP, #60
0x2A6C	0x4770    BX	LR
0x2A6E	0xBF00    NOP
0x2A70	0x3A150000  	__Lib_Sprintf_hexb+0
0x2A74	0x39E40000  	__Lib_Sprintf_hexpowers+0
0x2A78	0x3A040000  	__Lib_Sprintf_hexs+0
0x2A7C	0x398C0000  	__Lib_Sprintf_octpowers+0
; end of __Lib_Sprintf__doprntf
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x0CC0	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x0CC2	0x2839    CMP	R0, #57
0x0CC4	0xD803    BHI	L_isdigit9
0x0CC6	0x2830    CMP	R0, #48
0x0CC8	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x0CCA	0x2101    MOVS	R1, #1
0x0CCC	0xE000    B	L_isdigit8
L_isdigit9:
0x0CCE	0x2100    MOVS	R1, #0
L_isdigit8:
0x0CD0	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x0CD2	0xB001    ADD	SP, SP, #4
0x0CD4	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0C58	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0C5A	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0C5C	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x0C5E	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x0C60	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x0C62	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x0C66	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0C6A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0C6C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0C6E	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0C70	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x0C72	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0C74	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x0C76	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0C78	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0C7A	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0C7C	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0C7E	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x0C82	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x0C86	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0C88	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0C8A	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0C8E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x0C92	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0C94	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x0C96	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0C9A	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0C9E	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0CA0	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x0CA2	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x0CA4	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x0CA6	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0CA8	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0CAA	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0CAC	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0CAE	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0CB0	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x0CB2	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x0CB4	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x0CB6	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0CB8	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0CBC	0xB001    ADD	SP, SP, #4
0x0CBE	0x4770    BX	LR
; end of __Compare_FP
__Lib_Sprintf_scale:
;__Lib_Sprintf.c, 145 :: 		
; scl start address is: 0 (R0)
0x0D20	0xB081    SUB	SP, SP, #4
0x0D22	0xF8CDE000  STR	LR, [SP, #0]
0x0D26	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_Sprintf.c, 146 :: 		
0x0D2A	0xF1B80F00  CMP	R8, #0
0x0D2E	0xDA58    BGE	L___Lib_Sprintf_scale3
;__Lib_Sprintf.c, 147 :: 		
0x0D30	0xF1C80100  RSB	R1, R8, #0
0x0D34	0xFA4FF881  SXTB	R8, R1
;__Lib_Sprintf.c, 148 :: 		
0x0D38	0xB249    SXTB	R1, R1
0x0D3A	0x296E    CMP	R1, #110
0x0D3C	0xDB2D    BLT	L___Lib_Sprintf_scale4
;__Lib_Sprintf.c, 149 :: 		
0x0D3E	0x2164    MOVS	R1, #100
0x0D40	0xB249    SXTB	R1, R1
0x0D42	0xFB98F1F1  SDIV	R1, R8, R1
0x0D46	0xB249    SXTB	R1, R1
0x0D48	0x3112    ADDS	R1, #18
0x0D4A	0xB209    SXTH	R1, R1
0x0D4C	0x008A    LSLS	R2, R1, #2
0x0D4E	0x4951    LDR	R1, [PC, #324]
0x0D50	0x1889    ADDS	R1, R1, R2
0x0D52	0x680B    LDR	R3, [R1, #0]
0x0D54	0x2164    MOVS	R1, #100
0x0D56	0xB249    SXTB	R1, R1
0x0D58	0xFB98F2F1  SDIV	R2, R8, R1
0x0D5C	0xFB018212  MLS	R2, R1, R2, R8
0x0D60	0xB252    SXTB	R2, R2
0x0D62	0x210A    MOVS	R1, #10
0x0D64	0xB249    SXTB	R1, R1
0x0D66	0xFB92F1F1  SDIV	R1, R2, R1
0x0D6A	0xB249    SXTB	R1, R1
0x0D6C	0x3109    ADDS	R1, #9
0x0D6E	0xB209    SXTH	R1, R1
0x0D70	0x008A    LSLS	R2, R1, #2
0x0D72	0x4948    LDR	R1, [PC, #288]
0x0D74	0x1889    ADDS	R1, R1, R2
0x0D76	0x6808    LDR	R0, [R1, #0]
0x0D78	0x461A    MOV	R2, R3
0x0D7A	0xF000F983  BL	__Mul_FP+0
0x0D7E	0x220A    MOVS	R2, #10
0x0D80	0xB252    SXTB	R2, R2
0x0D82	0xFB98F1F2  SDIV	R1, R8, R2
0x0D86	0xFB028111  MLS	R1, R2, R1, R8
0x0D8A	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0D8C	0x008A    LSLS	R2, R1, #2
0x0D8E	0x4941    LDR	R1, [PC, #260]
0x0D90	0x1889    ADDS	R1, R1, R2
0x0D92	0x680A    LDR	R2, [R1, #0]
0x0D94	0xF000F976  BL	__Mul_FP+0
0x0D98	0xE077    B	L_end_scale
L___Lib_Sprintf_scale4:
;__Lib_Sprintf.c, 151 :: 		
; scl start address is: 32 (R8)
0x0D9A	0xF1B80F0A  CMP	R8, #10
0x0D9E	0xDD19    BLE	L___Lib_Sprintf_scale6
;__Lib_Sprintf.c, 152 :: 		
0x0DA0	0x210A    MOVS	R1, #10
0x0DA2	0xB249    SXTB	R1, R1
0x0DA4	0xFB98F1F1  SDIV	R1, R8, R1
0x0DA8	0xB249    SXTB	R1, R1
0x0DAA	0x3109    ADDS	R1, #9
0x0DAC	0xB209    SXTH	R1, R1
0x0DAE	0x008A    LSLS	R2, R1, #2
0x0DB0	0x4938    LDR	R1, [PC, #224]
0x0DB2	0x1889    ADDS	R1, R1, R2
0x0DB4	0x680B    LDR	R3, [R1, #0]
0x0DB6	0x220A    MOVS	R2, #10
0x0DB8	0xB252    SXTB	R2, R2
0x0DBA	0xFB98F1F2  SDIV	R1, R8, R2
0x0DBE	0xFB028111  MLS	R1, R2, R1, R8
0x0DC2	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0DC4	0x008A    LSLS	R2, R1, #2
0x0DC6	0x4933    LDR	R1, [PC, #204]
0x0DC8	0x1889    ADDS	R1, R1, R2
0x0DCA	0x6808    LDR	R0, [R1, #0]
0x0DCC	0x461A    MOV	R2, R3
0x0DCE	0xF000F959  BL	__Mul_FP+0
0x0DD2	0xE05A    B	L_end_scale
L___Lib_Sprintf_scale6:
;__Lib_Sprintf.c, 153 :: 		
; scl start address is: 32 (R8)
0x0DD4	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0DD8	0x492E    LDR	R1, [PC, #184]
0x0DDA	0x1889    ADDS	R1, R1, R2
0x0DDC	0x6809    LDR	R1, [R1, #0]
0x0DDE	0x4608    MOV	R0, R1
0x0DE0	0xE053    B	L_end_scale
;__Lib_Sprintf.c, 154 :: 		
L___Lib_Sprintf_scale3:
;__Lib_Sprintf.c, 155 :: 		
; scl start address is: 32 (R8)
0x0DE2	0xF1B80F6E  CMP	R8, #110
0x0DE6	0xDB2D    BLT	L___Lib_Sprintf_scale7
;__Lib_Sprintf.c, 156 :: 		
0x0DE8	0x2164    MOVS	R1, #100
0x0DEA	0xB249    SXTB	R1, R1
0x0DEC	0xFB98F1F1  SDIV	R1, R8, R1
0x0DF0	0xB249    SXTB	R1, R1
0x0DF2	0x3112    ADDS	R1, #18
0x0DF4	0xB209    SXTH	R1, R1
0x0DF6	0x008A    LSLS	R2, R1, #2
0x0DF8	0x4927    LDR	R1, [PC, #156]
0x0DFA	0x1889    ADDS	R1, R1, R2
0x0DFC	0x680B    LDR	R3, [R1, #0]
0x0DFE	0x2164    MOVS	R1, #100
0x0E00	0xB249    SXTB	R1, R1
0x0E02	0xFB98F2F1  SDIV	R2, R8, R1
0x0E06	0xFB018212  MLS	R2, R1, R2, R8
0x0E0A	0xB252    SXTB	R2, R2
0x0E0C	0x210A    MOVS	R1, #10
0x0E0E	0xB249    SXTB	R1, R1
0x0E10	0xFB92F1F1  SDIV	R1, R2, R1
0x0E14	0xB249    SXTB	R1, R1
0x0E16	0x3109    ADDS	R1, #9
0x0E18	0xB209    SXTH	R1, R1
0x0E1A	0x008A    LSLS	R2, R1, #2
0x0E1C	0x491E    LDR	R1, [PC, #120]
0x0E1E	0x1889    ADDS	R1, R1, R2
0x0E20	0x6808    LDR	R0, [R1, #0]
0x0E22	0x461A    MOV	R2, R3
0x0E24	0xF000F92E  BL	__Mul_FP+0
0x0E28	0x220A    MOVS	R2, #10
0x0E2A	0xB252    SXTB	R2, R2
0x0E2C	0xFB98F1F2  SDIV	R1, R8, R2
0x0E30	0xFB028111  MLS	R1, R2, R1, R8
0x0E34	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0E36	0x008A    LSLS	R2, R1, #2
0x0E38	0x4917    LDR	R1, [PC, #92]
0x0E3A	0x1889    ADDS	R1, R1, R2
0x0E3C	0x680A    LDR	R2, [R1, #0]
0x0E3E	0xF000F921  BL	__Mul_FP+0
0x0E42	0xE022    B	L_end_scale
L___Lib_Sprintf_scale7:
;__Lib_Sprintf.c, 158 :: 		
; scl start address is: 32 (R8)
0x0E44	0xF1B80F0A  CMP	R8, #10
0x0E48	0xDD19    BLE	L___Lib_Sprintf_scale9
;__Lib_Sprintf.c, 159 :: 		
0x0E4A	0x210A    MOVS	R1, #10
0x0E4C	0xB249    SXTB	R1, R1
0x0E4E	0xFB98F1F1  SDIV	R1, R8, R1
0x0E52	0xB249    SXTB	R1, R1
0x0E54	0x3109    ADDS	R1, #9
0x0E56	0xB209    SXTH	R1, R1
0x0E58	0x008A    LSLS	R2, R1, #2
0x0E5A	0x490F    LDR	R1, [PC, #60]
0x0E5C	0x1889    ADDS	R1, R1, R2
0x0E5E	0x680B    LDR	R3, [R1, #0]
0x0E60	0x220A    MOVS	R2, #10
0x0E62	0xB252    SXTB	R2, R2
0x0E64	0xFB98F1F2  SDIV	R1, R8, R2
0x0E68	0xFB028111  MLS	R1, R2, R1, R8
0x0E6C	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0E6E	0x008A    LSLS	R2, R1, #2
0x0E70	0x4909    LDR	R1, [PC, #36]
0x0E72	0x1889    ADDS	R1, R1, R2
0x0E74	0x6808    LDR	R0, [R1, #0]
0x0E76	0x461A    MOV	R2, R3
0x0E78	0xF000F904  BL	__Mul_FP+0
0x0E7C	0xE005    B	L_end_scale
L___Lib_Sprintf_scale9:
;__Lib_Sprintf.c, 160 :: 		
; scl start address is: 32 (R8)
0x0E7E	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0E82	0x4905    LDR	R1, [PC, #20]
0x0E84	0x1889    ADDS	R1, R1, R2
0x0E86	0x6809    LDR	R1, [R1, #0]
0x0E88	0x4608    MOV	R0, R1
;__Lib_Sprintf.c, 161 :: 		
L_end_scale:
0x0E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0E8E	0xB001    ADD	SP, SP, #4
0x0E90	0x4770    BX	LR
0x0E92	0xBF00    NOP
0x0E94	0x39240000  	__Lib_Sprintf__npowers_+0
0x0E98	0x39580000  	__Lib_Sprintf__powers_+0
; end of __Lib_Sprintf_scale
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0CD8	0xB081    SUB	SP, SP, #4
0x0CDA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x0CDE	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x0CE0	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x0CE2	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0CE4	0xF7FFFB18  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0CE8	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x0CEA	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x0CEE	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x0CF2	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0CF4	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0CF6	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x0CFA	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0CFC	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x0D00	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x0D02	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0D06	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x0D0A	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0D0C	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x0D0E	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x0D10	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x0D12	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0D16	0xF8DDE000  LDR	LR, [SP, #0]
0x0D1A	0xB001    ADD	SP, SP, #4
0x0D1C	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x0318	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x031A	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x031C	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0320	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0324	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x0326	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0328	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x032C	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x032E	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x0332	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0334	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0338	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x033C	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x033E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0340	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x0342	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0344	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x0346	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0348	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x034A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x034E	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0350	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x0352	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x0356	0xB001    ADD	SP, SP, #4
0x0358	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x1058	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x105A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x105C	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x105E	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x1060	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x1062	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x1066	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x1068	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x106A	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x106C	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x106E	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x1070	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x1072	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x1074	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x1076	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x1078	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x107C	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x1080	0xB001    ADD	SP, SP, #4
0x1082	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x069C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x069E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x06A2	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x06A6	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x06AA	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x06AC	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x06AE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x06B0	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x06B2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x06B6	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x06B8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x06BC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x06BE	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x06C0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x06C4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x06C6	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x06C8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x06CA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x06CE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x06D2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x06D4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x06D6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x06D8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x06DA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x06DE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x06E0	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x06E2	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x06E6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x06E8	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x06EA	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x06EE	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x06F0	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x06F2	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x06F4	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x06F6	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x06F8	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x06FA	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x06FC	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x06FE	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x0700	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x0702	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x0704	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x0706	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x0708	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x070C	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x070E	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x0712	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x0714	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x0718	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x071C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x071E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x0720	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x0724	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x0726	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x0728	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x072A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x072E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x0732	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x0736	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x0738	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x073A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x073E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x0740	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x0744	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x0748	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x074A	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x074C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x074E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x0752	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x0756	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x0758	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x075C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x075E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x0760	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x0764	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x0766	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x0768	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x076A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x076E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x0772	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x0776	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x077A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x077E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x0780	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x0782	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x0786	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x078A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x078C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x0790	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x0792	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x0796	0xB001    ADD	SP, SP, #4
0x0798	0x4770    BX	LR
; end of __Add_FP
__Lib_Sprintf_fround:
;__Lib_Sprintf.c, 132 :: 		
; prec start address is: 0 (R0)
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
0x07A2	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_Sprintf.c, 134 :: 		
0x07A6	0xF1B80F6E  CMP	R8, #110
0x07AA	0xD32C    BCC	L___Lib_Sprintf_fround0
;__Lib_Sprintf.c, 135 :: 		
0x07AC	0x2164    MOVS	R1, #100
0x07AE	0xFBB8F1F1  UDIV	R1, R8, R1
0x07B2	0xB2C9    UXTB	R1, R1
0x07B4	0x3112    ADDS	R1, #18
0x07B6	0xB209    SXTH	R1, R1
0x07B8	0x008A    LSLS	R2, R1, #2
0x07BA	0x4928    LDR	R1, [PC, #160]
0x07BC	0x1889    ADDS	R1, R1, R2
0x07BE	0x680A    LDR	R2, [R1, #0]
0x07C0	0xF04F507C  MOV	R0, #1056964608
0x07C4	0xF000FC5E  BL	__Mul_FP+0
0x07C8	0x2164    MOVS	R1, #100
0x07CA	0xFBB8F2F1  UDIV	R2, R8, R1
0x07CE	0xFB018212  MLS	R2, R1, R2, R8
0x07D2	0xB2D2    UXTB	R2, R2
0x07D4	0x210A    MOVS	R1, #10
0x07D6	0xFBB2F1F1  UDIV	R1, R2, R1
0x07DA	0xB2C9    UXTB	R1, R1
0x07DC	0x3109    ADDS	R1, #9
0x07DE	0xB209    SXTH	R1, R1
0x07E0	0x008A    LSLS	R2, R1, #2
0x07E2	0x491E    LDR	R1, [PC, #120]
0x07E4	0x1889    ADDS	R1, R1, R2
0x07E6	0x680A    LDR	R2, [R1, #0]
0x07E8	0xF000FC4C  BL	__Mul_FP+0
0x07EC	0x220A    MOVS	R2, #10
0x07EE	0xFBB8F1F2  UDIV	R1, R8, R2
0x07F2	0xFB028111  MLS	R1, R2, R1, R8
0x07F6	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x07F8	0x008A    LSLS	R2, R1, #2
0x07FA	0x4918    LDR	R1, [PC, #96]
0x07FC	0x1889    ADDS	R1, R1, R2
0x07FE	0x680A    LDR	R2, [R1, #0]
0x0800	0xF000FC40  BL	__Mul_FP+0
0x0804	0xE026    B	L_end_fround
L___Lib_Sprintf_fround0:
;__Lib_Sprintf.c, 137 :: 		
; prec start address is: 32 (R8)
0x0806	0xF1B80F0A  CMP	R8, #10
0x080A	0xD91A    BLS	L___Lib_Sprintf_fround2
;__Lib_Sprintf.c, 138 :: 		
0x080C	0x210A    MOVS	R1, #10
0x080E	0xFBB8F1F1  UDIV	R1, R8, R1
0x0812	0xB2C9    UXTB	R1, R1
0x0814	0x3109    ADDS	R1, #9
0x0816	0xB209    SXTH	R1, R1
0x0818	0x008A    LSLS	R2, R1, #2
0x081A	0x4910    LDR	R1, [PC, #64]
0x081C	0x1889    ADDS	R1, R1, R2
0x081E	0x680A    LDR	R2, [R1, #0]
0x0820	0xF04F507C  MOV	R0, #1056964608
0x0824	0xF000FC2E  BL	__Mul_FP+0
0x0828	0x220A    MOVS	R2, #10
0x082A	0xFBB8F1F2  UDIV	R1, R8, R2
0x082E	0xFB028111  MLS	R1, R2, R1, R8
0x0832	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x0834	0x008A    LSLS	R2, R1, #2
0x0836	0x4909    LDR	R1, [PC, #36]
0x0838	0x1889    ADDS	R1, R1, R2
0x083A	0x680A    LDR	R2, [R1, #0]
0x083C	0xF000FC22  BL	__Mul_FP+0
0x0840	0xE008    B	L_end_fround
L___Lib_Sprintf_fround2:
;__Lib_Sprintf.c, 139 :: 		
; prec start address is: 32 (R8)
0x0842	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x0846	0x4905    LDR	R1, [PC, #20]
0x0848	0x1889    ADDS	R1, R1, R2
0x084A	0x680A    LDR	R2, [R1, #0]
0x084C	0xF04F507C  MOV	R0, #1056964608
0x0850	0xF000FC18  BL	__Mul_FP+0
;__Lib_Sprintf.c, 140 :: 		
L_end_fround:
0x0854	0xF8DDE000  LDR	LR, [SP, #0]
0x0858	0xB001    ADD	SP, SP, #4
0x085A	0x4770    BX	LR
0x085C	0x39240000  	__Lib_Sprintf__npowers_+0
; end of __Lib_Sprintf_fround
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2EC4	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x2EC6	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x2EC8	0x781A    LDRB	R2, [R3, #0]
0x2ECA	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x2ECC	0x1C5B    ADDS	R3, R3, #1
0x2ECE	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x2ED0	0x461C    MOV	R4, R3
0x2ED2	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x2ED4	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x2ED6	0x460B    MOV	R3, R1
0x2ED8	0x1C4A    ADDS	R2, R1, #1
0x2EDA	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x2EDC	0x781A    LDRB	R2, [R3, #0]
0x2EDE	0x7022    STRB	R2, [R4, #0]
0x2EE0	0x7822    LDRB	R2, [R4, #0]
0x2EE2	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x2EE4	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x2EE6	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x2EE8	0xB001    ADD	SP, SP, #4
0x2EEA	0x4770    BX	LR
; end of _strcat
_UART_Write_Text:
;__Lib_UART012_HS_mux.c, 677 :: 		
; uart_text start address is: 0 (R0)
0x2F28	0xB083    SUB	SP, SP, #12
0x2F2A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 678 :: 		
; counter start address is: 8 (R2)
0x2F2E	0x2200    MOVS	R2, #0
;__Lib_UART012_HS_mux.c, 680 :: 		
0x2F30	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x2F32	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x2F34	0xB2D9    UXTB	R1, R3
;__Lib_UART012_HS_mux.c, 681 :: 		
L_UART_Write_Text54:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x2F36	0xB171    CBZ	R1, L_UART_Write_Text55
; uart_text end address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 682 :: 		
; uart_text start address is: 0 (R0)
0x2F38	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x2F3A	0xF88D2008  STRB	R2, [SP, #8]
0x2F3E	0xB2C8    UXTB	R0, R1
0x2F40	0xF7FEFAF2  BL	_UART_Write+0
0x2F44	0xF89D2008  LDRB	R2, [SP, #8]
0x2F48	0x9801    LDR	R0, [SP, #4]
;__Lib_UART012_HS_mux.c, 683 :: 		
0x2F4A	0x1C51    ADDS	R1, R2, #1
0x2F4C	0xB2C9    UXTB	R1, R1
0x2F4E	0xB2CA    UXTB	R2, R1
;__Lib_UART012_HS_mux.c, 684 :: 		
0x2F50	0x1841    ADDS	R1, R0, R1
0x2F52	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART012_HS_mux.c, 685 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x2F54	0xE7EF    B	L_UART_Write_Text54
L_UART_Write_Text55:
;__Lib_UART012_HS_mux.c, 686 :: 		
L_end_UART_Write_Text:
0x2F56	0xF8DDE000  LDR	LR, [SP, #0]
0x2F5A	0xB003    ADD	SP, SP, #12
0x2F5C	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART012_HS_mux.c, 673 :: 		
; _data start address is: 0 (R0)
0x1528	0xB081    SUB	SP, SP, #4
0x152A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART012_HS_mux.c, 674 :: 		
; _data end address is: 0 (R0)
0x152E	0x4C03    LDR	R4, [PC, #12]
0x1530	0x6824    LDR	R4, [R4, #0]
0x1532	0x47A0    BLX	R4
;__Lib_UART012_HS_mux.c, 675 :: 		
L_end_UART_Write:
0x1534	0xF8DDE000  LDR	LR, [SP, #0]
0x1538	0xB001    ADD	SP, SP, #4
0x153A	0x4770    BX	LR
0x153C	0x00542000  	_UART_Wr_Ptr+0
; end of _UART_Write
___FillZeros:
;__Lib_System.c, 61 :: 		
0x2EEC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 63 :: 		
0x2EEE	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 64 :: 		
0x2EF2	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 65 :: 		
0x2EF6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 66 :: 		
0x2EFA	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 67 :: 		
0x2EFC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 68 :: 		
0x2F00	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 69 :: 		
0x2F02	0x46D4    MOV	R12, R10
;__Lib_System.c, 70 :: 		
0x2F04	0x46EA    MOV	R10, SP
;__Lib_System.c, 71 :: 		
L_loopFZs:
;__Lib_System.c, 72 :: 		
0x2F06	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 73 :: 		
0x2F0A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 74 :: 		
0x2F0E	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 75 :: 		
0x2F10	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 76 :: 		
0x2F14	0xDD05    BLE	L_norep
;__Lib_System.c, 77 :: 		
0x2F16	0x46E2    MOV	R10, R12
;__Lib_System.c, 78 :: 		
0x2F18	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 79 :: 		
0x2F1C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 80 :: 		
0x2F20	0xE7F1    B	L_loopFZs
;__Lib_System.c, 81 :: 		
L_norep:
;__Lib_System.c, 84 :: 		
L_end___FillZeros:
0x2F22	0xB001    ADD	SP, SP, #4
0x2F24	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 354 :: 		
0x370C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 356 :: 		
; ulSYSCTL_RCC start address is: 8 (R2)
0x370E	0x4A13    LDR	R2, [PC, #76]
;__Lib_System.c, 357 :: 		
; ulSYSCTL_RCC2 start address is: 12 (R3)
0x3710	0x4B13    LDR	R3, [PC, #76]
;__Lib_System.c, 364 :: 		
0x3712	0xF0020001  AND	R0, R2, #1
0x3716	0xB968    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 366 :: 		
0x3718	0x4812    LDR	R0, [PC, #72]
0x371A	0x6801    LDR	R1, [R0, #0]
0x371C	0xF06F0001  MVN	R0, #1
0x3720	0x4001    ANDS	R1, R0
0x3722	0x4810    LDR	R0, [PC, #64]
0x3724	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 369 :: 		
0x3726	0xF64007D5  MOVW	R7, #2261
;__Lib_System.c, 370 :: 		
0x372A	0xF2C00702  MOVT	R7, #2
;__Lib_System.c, 371 :: 		
L_NEW_SetUpRCCRCC2_29:
;__Lib_System.c, 372 :: 		
0x372E	0x1E7F    SUBS	R7, R7, #1
;__Lib_System.c, 373 :: 		
0x3730	0xD1FD    BNE	L_NEW_SetUpRCCRCC2_29
;__Lib_System.c, 374 :: 		
0x3732	0xBF00    NOP
;__Lib_System.c, 376 :: 		
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 379 :: 		
0x3734	0xF06F0002  MVN	R0, #2
0x3738	0xEA020100  AND	R1, R2, R0, LSL #0
0x373C	0x4809    LDR	R0, [PC, #36]
0x373E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 380 :: 		
0x3740	0x4809    LDR	R0, [PC, #36]
0x3742	0x6003    STR	R3, [R0, #0]
; ulSYSCTL_RCC2 end address is: 12 (R3)
;__Lib_System.c, 383 :: 		
0x3744	0xF2400710  MOVW	R7, #16
;__Lib_System.c, 384 :: 		
0x3748	0xF2C00700  MOVT	R7, #0
;__Lib_System.c, 385 :: 		
L_NEW_SetUpRCCRCC2_30:
;__Lib_System.c, 386 :: 		
0x374C	0x1E7F    SUBS	R7, R7, #1
;__Lib_System.c, 387 :: 		
0x374E	0xD1FD    BNE	L_NEW_SetUpRCCRCC2_30
;__Lib_System.c, 388 :: 		
0x3750	0xBF00    NOP
;__Lib_System.c, 390 :: 		
0x3752	0x4804    LDR	R0, [PC, #16]
0x3754	0x6002    STR	R2, [R0, #0]
; ulSYSCTL_RCC end address is: 8 (R2)
;__Lib_System.c, 391 :: 		
L_end_InitialSetUpRCCRCC2:
0x3756	0xB001    ADD	SP, SP, #4
0x3758	0x4770    BX	LR
0x375A	0xBF00    NOP
0x375C	0x3B8001C0  	#29375360
0x3760	0x2800C100  	#-1056954368
0x3764	0xE060400F  	SYSCTL_RCC+0
0x3768	0xE070400F  	SYSCTL_RCC2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 295 :: 		
0x34BC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 296 :: 		
0x34BE	0x4902    LDR	R1, [PC, #8]
0x34C0	0x4802    LDR	R0, [PC, #8]
0x34C2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 297 :: 		
L_end_InitialSetUpFosc:
0x34C4	0xB001    ADD	SP, SP, #4
0x34C6	0x4770    BX	LR
0x34C8	0x38800001  	#80000
0x34CC	0x00482000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
_SetPllRCC2:
;__Lib_System.c, 326 :: 		
; SYSDIV start address is: 4 (R1)
; XTAL start address is: 0 (R0)
0x3408	0xB081    SUB	SP, SP, #4
; SYSDIV end address is: 4 (R1)
; XTAL end address is: 0 (R0)
; XTAL start address is: 0 (R0)
; SYSDIV start address is: 4 (R1)
;__Lib_System.c, 327 :: 		
0x340A	0x2601    MOVS	R6, #1
0x340C	0xB276    SXTB	R6, R6
0x340E	0x4A21    LDR	R2, [PC, #132]
0x3410	0x6016    STR	R6, [R2, #0]
;__Lib_System.c, 329 :: 		
0x3412	0x4A21    LDR	R2, [PC, #132]
0x3414	0x6016    STR	R6, [R2, #0]
;__Lib_System.c, 330 :: 		
0x3416	0x4A21    LDR	R2, [PC, #132]
0x3418	0x6016    STR	R6, [R2, #0]
;__Lib_System.c, 331 :: 		
0x341A	0x2500    MOVS	R5, #0
0x341C	0xB26D    SXTB	R5, R5
0x341E	0x4C20    LDR	R4, [PC, #128]
0x3420	0x6025    STR	R5, [R4, #0]
;__Lib_System.c, 334 :: 		
0x3422	0x4A20    LDR	R2, [PC, #128]
0x3424	0x6813    LDR	R3, [R2, #0]
0x3426	0xF46F7270  MVN	R2, #960
0x342A	0x4013    ANDS	R3, R2
0x342C	0x4A1D    LDR	R2, [PC, #116]
0x342E	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 335 :: 		
0x3430	0xF000020F  AND	R2, R0, #15
; XTAL end address is: 0 (R0)
0x3434	0x0193    LSLS	R3, R2, #6
0x3436	0x4A1B    LDR	R2, [PC, #108]
0x3438	0x6812    LDR	R2, [R2, #0]
0x343A	0xEA420303  ORR	R3, R2, R3, LSL #0
0x343E	0x4A19    LDR	R2, [PC, #100]
0x3440	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 337 :: 		
0x3442	0x4A19    LDR	R2, [PC, #100]
0x3444	0x6813    LDR	R3, [R2, #0]
0x3446	0xF06F0270  MVN	R2, #112
0x344A	0x4013    ANDS	R3, R2
0x344C	0x4A16    LDR	R2, [PC, #88]
0x344E	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 339 :: 		
0x3450	0x4A16    LDR	R2, [PC, #88]
0x3452	0x6015    STR	R5, [R2, #0]
;__Lib_System.c, 341 :: 		
0x3454	0x4A14    LDR	R2, [PC, #80]
0x3456	0x6813    LDR	R3, [R2, #0]
0x3458	0xF06F52FC  MVN	R2, #528482304
0x345C	0x4013    ANDS	R3, R2
0x345E	0x4A12    LDR	R2, [PC, #72]
0x3460	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 342 :: 		
0x3462	0xF001023F  AND	R2, R1, #63
; SYSDIV end address is: 4 (R1)
0x3466	0x05D3    LSLS	R3, R2, #23
0x3468	0x4A0F    LDR	R2, [PC, #60]
0x346A	0x6812    LDR	R2, [R2, #0]
0x346C	0xEA420303  ORR	R3, R2, R3, LSL #0
0x3470	0x4A0D    LDR	R2, [PC, #52]
0x3472	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 344 :: 		
0x3474	0x6026    STR	R6, [R4, #0]
;__Lib_System.c, 346 :: 		
L_SetPllRCC230:
0x3476	0x4B0E    LDR	R3, [PC, #56]
0x3478	0x681A    LDR	R2, [R3, #0]
0x347A	0xB902    CBNZ	R2, L_SetPllRCC231
;__Lib_System.c, 347 :: 		
0x347C	0xE7FB    B	L_SetPllRCC230
L_SetPllRCC231:
;__Lib_System.c, 349 :: 		
0x347E	0x2301    MOVS	R3, #1
0x3480	0xB25B    SXTB	R3, R3
0x3482	0x4A04    LDR	R2, [PC, #16]
0x3484	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 351 :: 		
0x3486	0x2300    MOVS	R3, #0
0x3488	0xB25B    SXTB	R3, R3
0x348A	0x4A03    LDR	R2, [PC, #12]
0x348C	0x6013    STR	R3, [R2, #0]
;__Lib_System.c, 352 :: 		
L_end_SetPllRCC2:
0x348E	0xB001    ADD	SP, SP, #4
0x3490	0x4770    BX	LR
0x3492	0xBF00    NOP
0x3494	0x0B1843FC  	SYSCTL_MISC_PLLLMIS_bit+0
0x3498	0x0E2C43FC  	SYSCTL_RCC2_BYPASS2_bit+0
0x349C	0x0E7C43FC  	SYSCTL_RCC2_USERCC2_bit+0
0x34A0	0x0C5843FC  	SYSCTL_RCC_USESYSDIV_bit+0
0x34A4	0xE060400F  	SYSCTL_RCC+0
0x34A8	0xE070400F  	SYSCTL_RCC2+0
0x34AC	0x0E3443FC  	SYSCTL_RCC2_PWRDN2_bit+0
0x34B0	0x0A1843FC  	SYSCTL_RIS_PLLLRIS_bit+0
; end of _SetPllRCC2
___GenExcept:
;__Lib_System.c, 261 :: 		
0x34B4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 262 :: 		
L___GenExcept24:
0x34B6	0xE7FE    B	L___GenExcept24
;__Lib_System.c, 263 :: 		
L_end___GenExcept:
0x34B8	0xB001    ADD	SP, SP, #4
0x34BA	0x4770    BX	LR
; end of ___GenExcept
0x3A4C	0xB500    PUSH	(R14)
0x3A4E	0xF8DFB014  LDR	R11, [PC, #20]
0x3A52	0xF8DFA014  LDR	R10, [PC, #20]
0x3A56	0xF8DFC014  LDR	R12, [PC, #20]
0x3A5A	0xF7FFF84D  BL	11000
0x3A5E	0xBD00    POP	(R15)
0x3A60	0x4770    BX	LR
0x3A62	0xBF00    NOP
0x3A64	0x00002000  	#536870912
0x3A68	0x000C2000  	#536870924
0x3A6C	0x3A260000  	#14886
0x3ACC	0xB500    PUSH	(R14)
0x3ACE	0xF8DFB010  LDR	R11, [PC, #16]
0x3AD2	0xF8DFA010  LDR	R10, [PC, #16]
0x3AD6	0xF7FFFA09  BL	12012
0x3ADA	0xBD00    POP	(R15)
0x3ADC	0x4770    BX	LR
0x3ADE	0xBF00    NOP
0x3AE0	0x00002000  	#536870912
0x3AE4	0x00642000  	#536871012
;__Lib_GPIO_9_1_AHB_Defs.c,145 :: __GPIO_MODULE_UART0_A01 [220]
0x376C	0x40004000 ;__GPIO_MODULE_UART0_A01+0
0x3770	0x05400001 ;__GPIO_MODULE_UART0_A01+4
0x3774	0x00000001 ;__GPIO_MODULE_UART0_A01+8
0x3778	0x40004000 ;__GPIO_MODULE_UART0_A01+12
0x377C	0x05400002 ;__GPIO_MODULE_UART0_A01+16
0x3780	0x00000001 ;__GPIO_MODULE_UART0_A01+20
0x3784	0x00000000 ;__GPIO_MODULE_UART0_A01+24
0x3788	0x00000000 ;__GPIO_MODULE_UART0_A01+28
0x378C	0x00000000 ;__GPIO_MODULE_UART0_A01+32
0x3790	0x00000000 ;__GPIO_MODULE_UART0_A01+36
0x3794	0x00000000 ;__GPIO_MODULE_UART0_A01+40
0x3798	0x00000000 ;__GPIO_MODULE_UART0_A01+44
0x379C	0x00000000 ;__GPIO_MODULE_UART0_A01+48
0x37A0	0x00000000 ;__GPIO_MODULE_UART0_A01+52
0x37A4	0x00000000 ;__GPIO_MODULE_UART0_A01+56
0x37A8	0x00000000 ;__GPIO_MODULE_UART0_A01+60
0x37AC	0x00000000 ;__GPIO_MODULE_UART0_A01+64
0x37B0	0x00000000 ;__GPIO_MODULE_UART0_A01+68
0x37B4	0x00000000 ;__GPIO_MODULE_UART0_A01+72
0x37B8	0x00000000 ;__GPIO_MODULE_UART0_A01+76
0x37BC	0x00000000 ;__GPIO_MODULE_UART0_A01+80
0x37C0	0x00000000 ;__GPIO_MODULE_UART0_A01+84
0x37C4	0x00000000 ;__GPIO_MODULE_UART0_A01+88
0x37C8	0x00000000 ;__GPIO_MODULE_UART0_A01+92
0x37CC	0x00000000 ;__GPIO_MODULE_UART0_A01+96
0x37D0	0x00000000 ;__GPIO_MODULE_UART0_A01+100
0x37D4	0x00000000 ;__GPIO_MODULE_UART0_A01+104
0x37D8	0x00000000 ;__GPIO_MODULE_UART0_A01+108
0x37DC	0x00000000 ;__GPIO_MODULE_UART0_A01+112
0x37E0	0x00000000 ;__GPIO_MODULE_UART0_A01+116
0x37E4	0x00000000 ;__GPIO_MODULE_UART0_A01+120
0x37E8	0x00000000 ;__GPIO_MODULE_UART0_A01+124
0x37EC	0x00000000 ;__GPIO_MODULE_UART0_A01+128
0x37F0	0x00000000 ;__GPIO_MODULE_UART0_A01+132
0x37F4	0x00000000 ;__GPIO_MODULE_UART0_A01+136
0x37F8	0x00000000 ;__GPIO_MODULE_UART0_A01+140
0x37FC	0x00000000 ;__GPIO_MODULE_UART0_A01+144
0x3800	0x00000000 ;__GPIO_MODULE_UART0_A01+148
0x3804	0x00000000 ;__GPIO_MODULE_UART0_A01+152
0x3808	0x00000000 ;__GPIO_MODULE_UART0_A01+156
0x380C	0x00000000 ;__GPIO_MODULE_UART0_A01+160
0x3810	0x00000000 ;__GPIO_MODULE_UART0_A01+164
0x3814	0x00000000 ;__GPIO_MODULE_UART0_A01+168
0x3818	0x00000000 ;__GPIO_MODULE_UART0_A01+172
0x381C	0x00000000 ;__GPIO_MODULE_UART0_A01+176
0x3820	0x00000000 ;__GPIO_MODULE_UART0_A01+180
0x3824	0x00000000 ;__GPIO_MODULE_UART0_A01+184
0x3828	0x00000000 ;__GPIO_MODULE_UART0_A01+188
0x382C	0x00000000 ;__GPIO_MODULE_UART0_A01+192
0x3830	0x00000000 ;__GPIO_MODULE_UART0_A01+196
0x3834	0x00000000 ;__GPIO_MODULE_UART0_A01+200
0x3838	0x00000000 ;__GPIO_MODULE_UART0_A01+204
0x383C	0x00000000 ;__GPIO_MODULE_UART0_A01+208
0x3840	0x00000000 ;__GPIO_MODULE_UART0_A01+212
0x3844	0x00000002 ;__GPIO_MODULE_UART0_A01+216
; end of __GPIO_MODULE_UART0_A01
;__Lib_GPIO_9_1_AHB_Defs.c,86 :: __GPIO_MODULE_SPI0_A245 [220]
0x3848	0x40004000 ;__GPIO_MODULE_SPI0_A245+0
0x384C	0x05400004 ;__GPIO_MODULE_SPI0_A245+4
0x3850	0x00000001 ;__GPIO_MODULE_SPI0_A245+8
0x3854	0x40004000 ;__GPIO_MODULE_SPI0_A245+12
0x3858	0x05400010 ;__GPIO_MODULE_SPI0_A245+16
0x385C	0x00000001 ;__GPIO_MODULE_SPI0_A245+20
0x3860	0x40004000 ;__GPIO_MODULE_SPI0_A245+24
0x3864	0x05400020 ;__GPIO_MODULE_SPI0_A245+28
0x3868	0x00000001 ;__GPIO_MODULE_SPI0_A245+32
0x386C	0x00000000 ;__GPIO_MODULE_SPI0_A245+36
0x3870	0x00000000 ;__GPIO_MODULE_SPI0_A245+40
0x3874	0x00000000 ;__GPIO_MODULE_SPI0_A245+44
0x3878	0x00000000 ;__GPIO_MODULE_SPI0_A245+48
0x387C	0x00000000 ;__GPIO_MODULE_SPI0_A245+52
0x3880	0x00000000 ;__GPIO_MODULE_SPI0_A245+56
0x3884	0x00000000 ;__GPIO_MODULE_SPI0_A245+60
0x3888	0x00000000 ;__GPIO_MODULE_SPI0_A245+64
0x388C	0x00000000 ;__GPIO_MODULE_SPI0_A245+68
0x3890	0x00000000 ;__GPIO_MODULE_SPI0_A245+72
0x3894	0x00000000 ;__GPIO_MODULE_SPI0_A245+76
0x3898	0x00000000 ;__GPIO_MODULE_SPI0_A245+80
0x389C	0x00000000 ;__GPIO_MODULE_SPI0_A245+84
0x38A0	0x00000000 ;__GPIO_MODULE_SPI0_A245+88
0x38A4	0x00000000 ;__GPIO_MODULE_SPI0_A245+92
0x38A8	0x00000000 ;__GPIO_MODULE_SPI0_A245+96
0x38AC	0x00000000 ;__GPIO_MODULE_SPI0_A245+100
0x38B0	0x00000000 ;__GPIO_MODULE_SPI0_A245+104
0x38B4	0x00000000 ;__GPIO_MODULE_SPI0_A245+108
0x38B8	0x00000000 ;__GPIO_MODULE_SPI0_A245+112
0x38BC	0x00000000 ;__GPIO_MODULE_SPI0_A245+116
0x38C0	0x00000000 ;__GPIO_MODULE_SPI0_A245+120
0x38C4	0x00000000 ;__GPIO_MODULE_SPI0_A245+124
0x38C8	0x00000000 ;__GPIO_MODULE_SPI0_A245+128
0x38CC	0x00000000 ;__GPIO_MODULE_SPI0_A245+132
0x38D0	0x00000000 ;__GPIO_MODULE_SPI0_A245+136
0x38D4	0x00000000 ;__GPIO_MODULE_SPI0_A245+140
0x38D8	0x00000000 ;__GPIO_MODULE_SPI0_A245+144
0x38DC	0x00000000 ;__GPIO_MODULE_SPI0_A245+148
0x38E0	0x00000000 ;__GPIO_MODULE_SPI0_A245+152
0x38E4	0x00000000 ;__GPIO_MODULE_SPI0_A245+156
0x38E8	0x00000000 ;__GPIO_MODULE_SPI0_A245+160
0x38EC	0x00000000 ;__GPIO_MODULE_SPI0_A245+164
0x38F0	0x00000000 ;__GPIO_MODULE_SPI0_A245+168
0x38F4	0x00000000 ;__GPIO_MODULE_SPI0_A245+172
0x38F8	0x00000000 ;__GPIO_MODULE_SPI0_A245+176
0x38FC	0x00000000 ;__GPIO_MODULE_SPI0_A245+180
0x3900	0x00000000 ;__GPIO_MODULE_SPI0_A245+184
0x3904	0x00000000 ;__GPIO_MODULE_SPI0_A245+188
0x3908	0x00000000 ;__GPIO_MODULE_SPI0_A245+192
0x390C	0x00000000 ;__GPIO_MODULE_SPI0_A245+196
0x3910	0x00000000 ;__GPIO_MODULE_SPI0_A245+200
0x3914	0x00000000 ;__GPIO_MODULE_SPI0_A245+204
0x3918	0x00000000 ;__GPIO_MODULE_SPI0_A245+208
0x391C	0x00000000 ;__GPIO_MODULE_SPI0_A245+212
0x3920	0x00000003 ;__GPIO_MODULE_SPI0_A245+216
; end of __GPIO_MODULE_SPI0_A245
;__Lib_Sprintf.c,83 :: __Lib_Sprintf__npowers_ [52]
0x3924	0x3F800000 ;__Lib_Sprintf__npowers_+0
0x3928	0x3DCCCCCD ;__Lib_Sprintf__npowers_+4
0x392C	0x3C23D70A ;__Lib_Sprintf__npowers_+8
0x3930	0x3A83126F ;__Lib_Sprintf__npowers_+12
0x3934	0x38D1B717 ;__Lib_Sprintf__npowers_+16
0x3938	0x3727C5AC ;__Lib_Sprintf__npowers_+20
0x393C	0x358637BD ;__Lib_Sprintf__npowers_+24
0x3940	0x33D6BF95 ;__Lib_Sprintf__npowers_+28
0x3944	0x322BCC77 ;__Lib_Sprintf__npowers_+32
0x3948	0x3089705F ;__Lib_Sprintf__npowers_+36
0x394C	0x2EDBE6FF ;__Lib_Sprintf__npowers_+40
0x3950	0x1E3CE508 ;__Lib_Sprintf__npowers_+44
0x3954	0x0DA24260 ;__Lib_Sprintf__npowers_+48
; end of __Lib_Sprintf__npowers_
;__Lib_Sprintf.c,66 :: __Lib_Sprintf__powers_ [52]
0x3958	0x3F800000 ;__Lib_Sprintf__powers_+0
0x395C	0x41200000 ;__Lib_Sprintf__powers_+4
0x3960	0x42C80000 ;__Lib_Sprintf__powers_+8
0x3964	0x447A0000 ;__Lib_Sprintf__powers_+12
0x3968	0x461C4000 ;__Lib_Sprintf__powers_+16
0x396C	0x47C35000 ;__Lib_Sprintf__powers_+20
0x3970	0x49742400 ;__Lib_Sprintf__powers_+24
0x3974	0x4B189680 ;__Lib_Sprintf__powers_+28
0x3978	0x4CBEBC20 ;__Lib_Sprintf__powers_+32
0x397C	0x4E6E6B28 ;__Lib_Sprintf__powers_+36
0x3980	0x501502F9 ;__Lib_Sprintf__powers_+40
0x3984	0x60AD78EC ;__Lib_Sprintf__powers_+44
0x3988	0x7149F2CA ;__Lib_Sprintf__powers_+48
; end of __Lib_Sprintf__powers_
;__Lib_Sprintf.c,115 :: __Lib_Sprintf_octpowers [48]
0x398C	0x00000001 ;__Lib_Sprintf_octpowers+0
0x3990	0x00000008 ;__Lib_Sprintf_octpowers+4
0x3994	0x00000040 ;__Lib_Sprintf_octpowers+8
0x3998	0x00000200 ;__Lib_Sprintf_octpowers+12
0x399C	0x00001000 ;__Lib_Sprintf_octpowers+16
0x39A0	0x00008000 ;__Lib_Sprintf_octpowers+20
0x39A4	0x00040000 ;__Lib_Sprintf_octpowers+24
0x39A8	0x00200000 ;__Lib_Sprintf_octpowers+28
0x39AC	0x01000000 ;__Lib_Sprintf_octpowers+32
0x39B0	0x08000000 ;__Lib_Sprintf_octpowers+36
0x39B4	0x40000000 ;__Lib_Sprintf_octpowers+40
0x39B8	0x00000000 ;__Lib_Sprintf_octpowers+44
; end of __Lib_Sprintf_octpowers
;__Lib_Sprintf.c,104 :: __Lib_Sprintf_dpowers [40]
0x39BC	0x00000001 ;__Lib_Sprintf_dpowers+0
0x39C0	0x0000000A ;__Lib_Sprintf_dpowers+4
0x39C4	0x00000064 ;__Lib_Sprintf_dpowers+8
0x39C8	0x000003E8 ;__Lib_Sprintf_dpowers+12
0x39CC	0x00002710 ;__Lib_Sprintf_dpowers+16
0x39D0	0x000186A0 ;__Lib_Sprintf_dpowers+20
0x39D4	0x000F4240 ;__Lib_Sprintf_dpowers+24
0x39D8	0x00989680 ;__Lib_Sprintf_dpowers+28
0x39DC	0x05F5E100 ;__Lib_Sprintf_dpowers+32
0x39E0	0x3B9ACA00 ;__Lib_Sprintf_dpowers+36
; end of __Lib_Sprintf_dpowers
;__Lib_Sprintf.c,110 :: __Lib_Sprintf_hexpowers [32]
0x39E4	0x00000001 ;__Lib_Sprintf_hexpowers+0
0x39E8	0x00000010 ;__Lib_Sprintf_hexpowers+4
0x39EC	0x00000100 ;__Lib_Sprintf_hexpowers+8
0x39F0	0x00001000 ;__Lib_Sprintf_hexpowers+12
0x39F4	0x00010000 ;__Lib_Sprintf_hexpowers+16
0x39F8	0x00100000 ;__Lib_Sprintf_hexpowers+20
0x39FC	0x01000000 ;__Lib_Sprintf_hexpowers+24
0x3A00	0x10000000 ;__Lib_Sprintf_hexpowers+28
; end of __Lib_Sprintf_hexpowers
;,0 :: _initBlock_7 [34]
; Containing: hexs [17]
;             hexb [17]
0x3A04	0x33323130 ;_initBlock_7+0 : hexs at 0x3A04
0x3A08	0x37363534 ;_initBlock_7+4
0x3A0C	0x62613938 ;_initBlock_7+8
0x3A10	0x66656463 ;_initBlock_7+12
0x3A14	0x32313000 ;_initBlock_7+16 : hexb at 0x3A15
0x3A18	0x36353433 ;_initBlock_7+20
0x3A1C	0x41393837 ;_initBlock_7+24
0x3A20	0x45444342 ;_initBlock_7+28
0x3A24	0x0046 ;_initBlock_7+32
; end of _initBlock_7
;ecg2_click_example.c,0 :: ?ICS?lstr2_ecg2_click_example [2]
0x3A26	0x002C ;?ICS?lstr2_ecg2_click_example+0
; end of ?ICS?lstr2_ecg2_click_example
;,0 :: _initBlock_9 [10]
; Containing: ?ICS?lstr4_ecg2_click_example [3]
;             ?ICS?lstr1___Lib_Sprintf [7]
0x3A28	0x28000A0D ;_initBlock_9+0 : ?ICS?lstr4_ecg2_click_example at 0x3A28 : ?ICS?lstr1___Lib_Sprintf at 0x3A2B
0x3A2C	0x6C6C756E ;_initBlock_9+4
0x3A30	0x0029 ;_initBlock_9+8
; end of _initBlock_9
;__Lib_SPI_01_ALT.c,0 :: ?ICSSPI0_Init_Advanced_difference_L0 [4]
0x3A34	0x7FFFFFFF ;?ICSSPI0_Init_Advanced_difference_L0+0
; end of ?ICSSPI0_Init_Advanced_difference_L0
;__Lib_SPI_01_ALT.c,0 :: ?ICSSPI0_Init_Advanced_diff0_tmp_L0 [4]
0x3A38	0x00000000 ;?ICSSPI0_Init_Advanced_diff0_tmp_L0+0
; end of ?ICSSPI0_Init_Advanced_diff0_tmp_L0
;,0 :: _initBlock_12 [2]
; Containing: ?ICSSPI0_Init_Advanced__cpsdvsr_L0 [1]
;             ?ICSSPI0_Init_Advanced__scr_L0 [1]
0x3A3C	0x0002 ;_initBlock_12+0 : ?ICSSPI0_Init_Advanced__cpsdvsr_L0 at 0x3A3C : ?ICSSPI0_Init_Advanced__scr_L0 at 0x3A3D
; end of _initBlock_12
;,0 :: _initBlock_13 [6]
; Containing: ?ICSSPI0_Init_Advanced_break_mark_L0 [1]
;             ?lstr_3_ecg2_click_example [5]
0x3A3E	0x322E2500 ;_initBlock_13+0 : ?ICSSPI0_Init_Advanced_break_mark_L0 at 0x3A3E : ?lstr_3_ecg2_click_example at 0x3A3F
0x3A42	0x0066 ;_initBlock_13+4
; end of _initBlock_13
;ecg2_click_example.c,0 :: ?lstr_1_ecg2_click_example [5]
0x3A44	0x66322E25 ;?lstr_1_ecg2_click_example+0
0x3A48	0x00 ;?lstr_1_ecg2_click_example+4
; end of ?lstr_1_ecg2_click_example
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x011C      [24]    _SPI_Read
0x0134      [12]    _ecg2_hal_cs
0x0140      [32]    _SPI1_Read
0x0160      [32]    _SPI0_Read
0x0180     [200]    _ecg2_hal_write_bytes
0x0248     [208]    _ecg2_hal_read_bytes
0x0318      [66]    __FloatToSignedIntegral
0x035C     [728]    _GPIO_Clk_Enable
0x0634      [28]    _UART1_Write
0x0650      [28]    _UART2_Write
0x066C      [18]    _SPI1_Write
0x0680      [28]    _UART0_Write
0x069C     [254]    __Add_FP
0x079C     [196]    __Lib_Sprintf_fround
0x0860     [844]    _GPIO_Config
0x0BAC      [64]    __SignedIntegralToFloat
0x0BEC     [108]    ecg2_hw_register_bit_set
0x0C58     [104]    __Compare_FP
0x0CC0      [22]    _isdigit
0x0CD8      [70]    __FloatToUnsignedIntegral
0x0D20     [380]    __Lib_Sprintf_scale
0x0E9C     [258]    __Sub_FP
0x0FA0     [164]    __Div_FP
0x1044      [18]    _SPI0_Write
0x1058      [44]    __UnsignedIntegralToFloat
0x1084     [138]    __Mul_FP
0x1110      [28]    _ecg2_right_leg_positive_drive_set
0x112C      [28]    _ecg2_right_leg_negative_drive_set
0x1148      [28]    _ecg2_lead_off_positive_channel_select
0x1164      [84]    _ecg2_flead_off_frequency_set
0x11B8      [88]    _ecg2_ilead_off_magnitude_set
0x1210     [790]    _ecg2_configure_channel
0x1528      [24]    _UART_Write
0x1540      [88]    _calculate_ecg_channel
0x1598    [5352]    __Lib_Sprintf__doprntf
0x2A80      [28]    _ecg2_lead_off_negative_channel_select
0x2A9C      [28]    _ecg2_lead_off_current_direction_select
0x2AB8      [38]    _ecg2_lead_off_comparator_enable
0x2AE0      [24]    _SPI_Write
0x2AF8      [20]    ___CC2DW
0x2B0C      [88]    _ecg2_set_output_data_rate
0x2B64      [38]    _ecg2_oscillator_clock_enable
0x2B8C      [36]    __Lib_UART012_HS_mux_UART0_Disable
0x2BB0     [146]    _GPIO_Alternate_Function_Enable
0x2C44      [36]    __Lib_UART012_HS_mux_UART0_Enable
0x2C68      [12]    _Get_Fosc_kHz
0x2C74      [34]    _ecg2_rldref_source_select
0x2C98      [38]    _ecg2_rld_measurement_enable
0x2CC0      [38]    _ecg2_rld_buffer_enable
0x2CE8      [38]    _ecg2_vlead_off_enable
0x2D10      [88]    _ecg2_lead_off_comparator_threshold_set
0x2D68      [34]    _ecg2_set_reference_voltage
0x2D8C      [38]    _ecg2_power_down_reference_buffer_enable
0x2DB4      [38]    _ecg2_set_test_source
0x2DDC     [200]    _UART0_Init
0x2EA4      [32]    _ecg2_hal_init
0x2EC4      [40]    _strcat
0x2EEC      [58]    ___FillZeros
0x2F28      [54]    _UART_Write_Text
0x2F60      [52]    _sprintf
0x2F94      [42]    _GPIO_Digital_Output
0x2FC0     [348]    _SPI0_Init_Advanced
0x311C      [42]    _GPIO_Digital_Input
0x3148     [600]    _setup_ecg2
0x33A0     [104]    _ecg2_hal_send_command
0x3408     [172]    _SetPllRCC2
0x34B4       [8]    ___GenExcept
0x34BC      [20]    __Lib_System_InitialSetUpFosc
0x34D0     [572]    _main
0x370C      [96]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [2]    ?lstr2_ecg2_click_example
0x20000002       [3]    ?lstr4_ecg2_click_example
0x20000005       [7]    ?lstr1___Lib_Sprintf
0x2000000C      [19]    _ecg_data_sample
0x20000020       [4]    _channel1_voltage_offset
0x20000024       [4]    _channel2_voltage_offset
0x20000028       [4]    _channel3_voltage_offset
0x2000002C       [4]    _channel4_voltage_offset
0x20000030       [4]    _channel1_voltage
0x20000034       [4]    _channel2_voltage
0x20000038       [4]    _channel3_voltage
0x2000003C       [4]    _channel4_voltage
0x20000040       [4]    ecg2_hal_write_spi_ptr
0x20000044       [4]    ecg2_hal_read_spi_ptr
0x20000048       [4]    ___System_CLOCK_IN_KHZ
0x2000004C       [4]    _SPI_Rd_Ptr
0x20000050       [4]    _SPI_Wr_Ptr
0x20000054       [4]    _UART_Wr_Ptr
0x20000058       [4]    _UART_Rd_Ptr
0x2000005C       [4]    _UART_Rdy_Ptr
0x20000060       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x376C     [220]    __GPIO_MODULE_UART0_A01
0x3848     [220]    __GPIO_MODULE_SPI0_A245
0x3924      [52]    __Lib_Sprintf__npowers_
0x3958      [52]    __Lib_Sprintf__powers_
0x398C      [48]    __Lib_Sprintf_octpowers
0x39BC      [40]    __Lib_Sprintf_dpowers
0x39E4      [32]    __Lib_Sprintf_hexpowers
0x3A04      [17]    __Lib_Sprintf_hexs
0x3A15      [17]    __Lib_Sprintf_hexb
0x3A26       [2]    ?ICS?lstr2_ecg2_click_example
0x3A28       [3]    ?ICS?lstr4_ecg2_click_example
0x3A2B       [7]    ?ICS?lstr1___Lib_Sprintf
0x3A34       [4]    ?ICSSPI0_Init_Advanced_difference_L0
0x3A38       [4]    ?ICSSPI0_Init_Advanced_diff0_tmp_L0
0x3A3C       [1]    ?ICSSPI0_Init_Advanced__cpsdvsr_L0
0x3A3D       [1]    ?ICSSPI0_Init_Advanced__scr_L0
0x3A3E       [1]    ?ICSSPI0_Init_Advanced_break_mark_L0
0x3A3F       [5]    ?lstr_3_ecg2_click_example
0x3A44       [5]    ?lstr_1_ecg2_click_example
