Timing Analyzer report for FPM
Thu Dec 06 00:14:57 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 13. Slow 1200mV 85C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 14. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 15. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 16. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 17. Slow 1200mV 85C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 18. Slow 1200mV 85C Model Setup: 'Clock'
 19. Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 20. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 21. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 22. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 23. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 24. Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 25. Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 26. Slow 1200mV 85C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 27. Slow 1200mV 85C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
 28. Slow 1200mV 85C Model Hold: 'Clock'
 29. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 30. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 31. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 32. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 33. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 34. Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 35. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 36. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
 37. Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
 38. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
 39. Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
 40. Slow 1200mV 85C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
 41. Slow 1200mV 85C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 50. Slow 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 51. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 52. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 53. Slow 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 54. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 55. Slow 1200mV 0C Model Setup: 'Clock'
 56. Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 57. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 58. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 59. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 60. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 61. Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 62. Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 63. Slow 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 64. Slow 1200mV 0C Model Hold: 'Clock'
 65. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 66. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 67. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 68. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 69. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 70. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 71. Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 72. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
 73. Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
 74. Slow 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
 75. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
 76. Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
 77. Slow 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
 78. Slow 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
 79. Slow 1200mV 0C Model Metastability Summary
 80. Fast 1200mV 0C Model Setup Summary
 81. Fast 1200mV 0C Model Hold Summary
 82. Fast 1200mV 0C Model Recovery Summary
 83. Fast 1200mV 0C Model Removal Summary
 84. Fast 1200mV 0C Model Minimum Pulse Width Summary
 85. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'
 86. Fast 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
 87. Fast 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'
 88. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'
 89. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
 90. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'
 91. Fast 1200mV 0C Model Setup: 'Clock'
 92. Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'
 93. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
 94. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
 95. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
 96. Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
 97. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
 98. Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
 99. Fast 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'
100. Fast 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'
101. Fast 1200mV 0C Model Hold: 'Clock'
102. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'
103. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'
104. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'
105. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'
106. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'
107. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'
108. Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'
109. Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'
110. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'
111. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'
112. Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'
113. Fast 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'
114. Fast 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'
115. Fast 1200mV 0C Model Metastability Summary
116. Multicorner Timing Analysis Summary
117. Board Trace Model Assignments
118. Input Transition Times
119. Signal Integrity Metrics (Slow 1200mv 0c Model)
120. Signal Integrity Metrics (Slow 1200mv 85c Model)
121. Signal Integrity Metrics (Fast 1200mv 0c Model)
122. Setup Transfers
123. Hold Transfers
124. Recovery Transfers
125. Removal Transfers
126. Report TCCS
127. Report RSKM
128. Unconstrained Paths Summary
129. Clock Status Summary
130. Unconstrained Input Ports
131. Unconstrained Output Ports
132. Unconstrained Input Ports
133. Unconstrained Output Ports
134. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FPM                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                             ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+
; Clock                                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                                           ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 } ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 }                 ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 }                  ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|clock_generator:inst9|inst5 }                                           ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|ACL_Clock }                                                    ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|IRL_Clock }                                                    ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|MSM:inst|TLCF_Clock }                                                   ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 }                ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 }                 ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 }                ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 }                 ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 }               ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 }                ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { TGCo:inst|TGC_Machine:inst6|inst2 }                                               ;
+---------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; 186.5 MHz  ; 186.5 MHz       ; TGCo:inst|TGC_Machine:inst6|inst2                                               ;                                                               ;
; 230.84 MHz ; 230.84 MHz      ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ;                                                               ;
; 234.85 MHz ; 234.85 MHz      ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ;                                                               ;
; 267.17 MHz ; 250.0 MHz       ; Clock                                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 302.48 MHz ; 302.48 MHz      ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ;                                                               ;
; 303.31 MHz ; 303.31 MHz      ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ;                                                               ;
; 306.18 MHz ; 306.18 MHz      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ;                                                               ;
; 307.5 MHz  ; 307.5 MHz       ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ;                                                               ;
; 309.89 MHz ; 309.89 MHz      ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ;                                                               ;
; 333.56 MHz ; 333.56 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ;                                                               ;
; 340.02 MHz ; 340.02 MHz      ; TGCo:inst|MSM:inst|IRL_Clock                                                    ;                                                               ;
; 360.1 MHz  ; 360.1 MHz       ; TGCo:inst|MSM:inst|ACL_Clock                                                    ;                                                               ;
; 413.56 MHz ; 413.56 MHz      ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ;                                                               ;
; 521.1 MHz  ; 437.64 MHz      ; TGCo:inst|clock_generator:inst9|inst5                                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                      ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -6.829 ; -103.633      ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.146 ; -4.146        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.590 ; -10.971       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -3.332 ; -9.362        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -2.904 ; -3.823        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -2.842 ; -52.264       ;
; Clock                                                                           ; -2.743 ; -18.607       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.374 ; -31.588       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.306 ; -6.616        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.297 ; -6.532        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -2.266 ; -6.888        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -2.252 ; -6.517        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -2.227 ; -6.645        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.998 ; -2.735        ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.027 ; 0.000         ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.387 ; 0.000         ;
; Clock                                                                           ; 0.402 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.403 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.403 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.403 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.403 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.404 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.404 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.405 ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.440 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.512 ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.748 ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 0.932 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -1.442 ; -4.326        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 1.646 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -22.275       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.285 ; -24.415       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.285 ; -20.560       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.285 ; -2.570        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.421  ; 0.000         ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.469  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                        ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -6.829 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.873     ; 4.964      ;
; -6.829 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.873     ; 4.964      ;
; -6.829 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.873     ; 4.964      ;
; -6.780 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.874     ; 4.914      ;
; -6.780 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.874     ; 4.914      ;
; -6.780 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.874     ; 4.914      ;
; -6.768 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.167      ;
; -6.768 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.167      ;
; -6.768 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.167      ;
; -6.750 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.573     ; 5.185      ;
; -6.750 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.573     ; 5.185      ;
; -6.750 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.573     ; 5.185      ;
; -6.701 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.574     ; 5.135      ;
; -6.701 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.574     ; 5.135      ;
; -6.701 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.574     ; 5.135      ;
; -6.679 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.871     ; 4.816      ;
; -6.679 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.871     ; 4.816      ;
; -6.679 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.871     ; 4.816      ;
; -6.672 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.233      ;
; -6.672 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.233      ;
; -6.672 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.233      ;
; -6.653 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.052      ;
; -6.653 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.052      ;
; -6.653 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.609     ; 5.052      ;
; -6.620 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.565     ; 5.063      ;
; -6.620 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.565     ; 5.063      ;
; -6.620 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.565     ; 5.063      ;
; -6.600 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.571     ; 5.037      ;
; -6.600 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.571     ; 5.037      ;
; -6.600 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.571     ; 5.037      ;
; -6.529 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.090      ;
; -6.529 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.090      ;
; -6.529 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.447     ; 5.090      ;
; -6.495 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.403     ; 5.100      ;
; -6.495 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.403     ; 5.100      ;
; -6.495 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.403     ; 5.100      ;
; -6.455 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.608     ; 4.855      ;
; -6.455 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.608     ; 4.855      ;
; -6.455 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.608     ; 4.855      ;
; -6.449 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.055      ;
; -6.449 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.055      ;
; -6.449 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.402     ; 5.055      ;
; -6.436 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.559     ; 4.885      ;
; -6.436 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.559     ; 4.885      ;
; -6.436 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.559     ; 4.885      ;
; -6.384 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.523     ; 4.869      ;
; -6.384 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.523     ; 4.869      ;
; -6.384 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.523     ; 4.869      ;
; -6.379 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.909     ; 4.478      ;
; -6.379 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.909     ; 4.478      ;
; -6.379 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.909     ; 4.478      ;
; -6.337 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.448     ; 4.897      ;
; -6.337 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.448     ; 4.897      ;
; -6.337 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.448     ; 4.897      ;
; -6.332 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.524     ; 4.816      ;
; -6.332 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.524     ; 4.816      ;
; -6.332 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.524     ; 4.816      ;
; -6.331 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.411     ; 4.928      ;
; -6.331 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.411     ; 4.928      ;
; -6.331 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.411     ; 4.928      ;
; -6.324 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -3.070     ; 4.262      ;
; -6.324 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -3.070     ; 4.262      ;
; -6.324 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -3.070     ; 4.262      ;
; -6.283 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.515     ; 4.776      ;
; -6.283 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.515     ; 4.776      ;
; -6.283 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.515     ; 4.776      ;
; -6.282 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.412     ; 4.878      ;
; -6.282 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.412     ; 4.878      ;
; -6.282 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.412     ; 4.878      ;
; -6.240 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.910     ; 4.338      ;
; -6.240 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.910     ; 4.338      ;
; -6.240 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.910     ; 4.338      ;
; -6.232 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.521     ; 4.719      ;
; -6.232 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.521     ; 4.719      ;
; -6.232 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.521     ; 4.719      ;
; -6.210 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.720     ; 4.498      ;
; -6.210 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.720     ; 4.498      ;
; -6.210 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.720     ; 4.498      ;
; -6.181 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.409     ; 4.780      ;
; -6.181 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.409     ; 4.780      ;
; -6.181 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.409     ; 4.780      ;
; -6.165 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.560     ; 4.613      ;
; -6.165 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.560     ; 4.613      ;
; -6.165 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.560     ; 4.613      ;
; -6.030 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.907     ; 4.131      ;
; -5.986 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.662     ; 4.332      ;
; -5.981 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.908     ; 4.081      ;
; -5.968 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.626     ; 4.350      ;
; -5.926 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.610     ; 4.324      ;
; -5.926 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.610     ; 4.324      ;
; -5.926 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.610     ; 4.324      ;
; -5.919 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.627     ; 4.300      ;
; -5.880 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.905     ; 3.983      ;
; -5.871 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.662     ; 4.217      ;
; -5.862 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.469     ; 4.401      ;
; -5.838 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.618     ; 4.228      ;
; -5.818 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.624     ; 4.202      ;
; -5.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.770     ; 3.971      ;
; -5.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.770     ; 3.971      ;
; -5.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.770     ; 3.971      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -4.146 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.999      ;
; -4.142 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.995      ;
; -3.902 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.253     ; 3.778      ;
; -3.853 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.159     ; 3.823      ;
; -3.837 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.690      ;
; -3.835 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.159     ; 3.805      ;
; -3.824 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.206      ; 4.159      ;
; -3.804 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.241      ; 4.174      ;
; -3.793 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.107     ; 3.815      ;
; -3.654 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.124     ; 3.659      ;
; -3.606 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.206      ; 3.941      ;
; -3.585 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.052     ; 3.662      ;
; -3.562 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.159     ; 3.532      ;
; -3.511 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.206      ; 3.846      ;
; -3.461 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.107     ; 3.483      ;
; -3.279 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.107     ; 3.301      ;
; -2.641 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.111     ; 2.649      ;
; -2.334 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.111     ; 2.342      ;
; -0.709 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 1.292      ; 1.862      ;
; -0.132 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 1.292      ; 1.785      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.590 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 4.358      ;
; -3.586 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 4.354      ;
; -3.574 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 4.511      ;
; -3.366 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.016     ; 4.358      ;
; -3.358 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 4.243      ;
; -3.346 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.217     ; 4.137      ;
; -3.331 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 4.216      ;
; -3.305 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 4.073      ;
; -3.301 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 4.069      ;
; -3.281 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 4.049      ;
; -3.242 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 4.179      ;
; -3.159 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.088     ; 4.079      ;
; -3.108 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 4.045      ;
; -3.067 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 3.952      ;
; -3.061 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.217     ; 3.852      ;
; -3.060 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 3.997      ;
; -3.044 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 4.294      ;
; -3.029 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.277      ; 4.314      ;
; -2.996 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.240     ; 3.764      ;
; -2.900 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.016     ; 3.892      ;
; -2.835 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 4.085      ;
; -2.776 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 3.713      ;
; -2.760 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 4.010      ;
; -2.717 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 3.967      ;
; -2.697 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.277      ; 3.982      ;
; -2.644 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 3.529      ;
; -2.617 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 3.502      ;
; -2.594 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.071     ; 3.531      ;
; -2.499 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 3.749      ;
; -2.445 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.088     ; 3.365      ;
; -2.404 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.242      ; 3.654      ;
; -2.353 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.123     ; 3.238      ;
; -1.777 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.697      ;
; -1.775 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.695      ;
; -1.684 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 2.604      ;
; -1.630 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.049     ; 2.579      ;
; -1.121 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.049     ; 2.070      ;
; -0.976 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.766      ; 5.482      ;
; -0.967 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.766      ; 5.473      ;
; -0.927 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.328      ; 2.995      ;
; -0.892 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.328      ; 2.960      ;
; -0.710 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.049     ; 1.659      ;
; -0.412 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.328      ; 2.980      ;
; -0.396 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.766      ; 5.402      ;
; -0.369 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.766      ; 5.375      ;
; -0.355 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.328      ; 2.923      ;
; -0.260 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.049     ; 1.209      ;
; -0.255 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 1.175      ;
; -0.199 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.078     ; 1.119      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -3.332 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 4.251      ;
; -3.186 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 4.105      ;
; -3.055 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.974      ;
; -2.917 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.836      ;
; -2.809 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.728      ;
; -2.773 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.692      ;
; -2.676 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.595      ;
; -2.606 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.525      ;
; -2.550 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.469      ;
; -2.103 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 5.281      ; 8.124      ;
; -1.714 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 5.281      ; 8.235      ;
; -1.084 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.003      ;
; -1.052 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.971      ;
; -0.938 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.857      ;
; -0.906 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.825      ;
; -0.807 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.726      ;
; -0.775 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.694      ;
; -0.721 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.640      ;
; -0.718 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.637      ;
; -0.717 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.636      ;
; -0.715 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.634      ;
; -0.700 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.619      ;
; -0.669 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.588      ;
; -0.637 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.556      ;
; -0.626 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.545      ;
; -0.572 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.491      ;
; -0.571 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.490      ;
; -0.569 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.488      ;
; -0.561 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.480      ;
; -0.561 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.480      ;
; -0.557 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.476      ;
; -0.525 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.444      ;
; -0.476 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.395      ;
; -0.441 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.360      ;
; -0.440 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.359      ;
; -0.438 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.430 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.349      ;
; -0.428 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.347      ;
; -0.401 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.320      ;
; -0.344 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.263      ;
; -0.303 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.222      ;
; -0.302 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.221      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.219      ;
; -0.196 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.115      ;
; -0.193 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.112      ;
; -0.043 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.962      ;
; -0.040 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.959      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.904 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -2.180     ; 1.732      ;
; -0.919 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.043     ; 1.894      ;
; -0.909 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.046     ; 1.881      ;
; -0.464 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.234      ; 2.438      ;
; -0.435 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.234      ; 2.409      ;
; 0.078  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.234      ; 2.396      ;
; 0.085  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.234      ; 2.389      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                       ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.842 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 3.046      ;
; -2.723 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.803      ; 5.434      ;
; -2.715 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.719      ; 6.279      ;
; -2.691 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.415      ; 5.014      ;
; -2.683 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.304      ; 3.102      ;
; -2.670 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.305      ; 3.223      ;
; -2.633 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 3.210      ;
; -2.593 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.911      ; 6.378      ;
; -2.521 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.913      ; 6.132      ;
; -2.507 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.413      ; 5.045      ;
; -2.468 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.415      ; 5.164      ;
; -2.446 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.385      ; 4.917      ;
; -2.441 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.305      ; 2.994      ;
; -2.440 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.801      ; 5.366      ;
; -2.360 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.801      ; 5.442      ;
; -2.332 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.842      ; 5.286      ;
; -2.322 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.449      ; 4.861      ;
; -2.294 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.449      ; 4.841      ;
; -2.246 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.405      ; 4.775      ;
; -2.234 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.837      ; 5.169      ;
; -2.208 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.834      ; 5.097      ;
; -2.195 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.305      ; 2.748      ;
; -2.181 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.720      ; 5.531      ;
; -2.155 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.795      ; 5.207      ;
; -2.146 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.845      ; 5.099      ;
; -2.145 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.448      ; 4.648      ;
; -2.138 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.791      ; 5.053      ;
; -2.123 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.407      ; 4.787      ;
; -2.090 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.304      ; 2.509      ;
; -2.088 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.719      ; 6.152      ;
; -2.069 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.843      ; 5.019      ;
; -2.067 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.844      ; 5.024      ;
; -2.062 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.800      ; 5.120      ;
; -2.055 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 2.259      ;
; -2.055 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.455      ; 4.467      ;
; -2.050 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.718      ; 5.615      ;
; -2.046 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.608      ; 4.620      ;
; -2.033 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.603      ; 4.921      ;
; -2.021 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.454      ; 4.587      ;
; -1.999 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.414      ; 4.671      ;
; -1.970 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 2.174      ;
; -1.966 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.606      ; 4.714      ;
; -1.951 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.913      ; 6.062      ;
; -1.949 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 2.526      ;
; -1.947 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.720      ; 5.670      ;
; -1.939 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.911      ; 6.224      ;
; -1.925 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.457      ; 4.490      ;
; -1.915 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.454      ; 4.487      ;
; -1.913 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.056     ; 1.804      ;
; -1.907 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.690      ; 5.405      ;
; -1.906 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.760      ; 5.345      ;
; -1.876 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.754      ; 5.450      ;
; -1.854 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.754      ; 5.420      ;
; -1.846 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.844      ; 4.988      ;
; -1.838 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.457      ; 4.402      ;
; -1.836 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.570      ; 4.395      ;
; -1.816 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.753      ; 5.346      ;
; -1.807 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.054      ; 1.840      ;
; -1.806 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.414      ; 4.333      ;
; -1.804 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.762      ; 5.395      ;
; -1.775 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.061     ; 1.822      ;
; -1.771 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.720      ; 5.621      ;
; -1.770 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.304      ; 2.189      ;
; -1.764 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.710      ; 5.320      ;
; -1.762 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.759      ; 5.361      ;
; -1.741 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.458      ; 4.312      ;
; -1.703 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.911      ; 5.478      ;
; -1.693 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.718      ; 5.758      ;
; -1.693 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.875      ; 5.279      ;
; -1.690 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.456      ; 4.444      ;
; -1.680 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.762      ; 5.272      ;
; -1.676 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.306      ; 2.253      ;
; -1.647 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.719      ; 5.346      ;
; -1.637 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.455      ; 4.385      ;
; -1.591 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.712      ; 5.282      ;
; -1.545 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.690      ; 5.543      ;
; -1.520 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.763      ; 5.118      ;
; -1.499 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.720      ; 5.722      ;
; -1.493 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.060     ; 1.716      ;
; -1.475 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.760      ; 5.250      ;
; -1.471 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.759      ; 5.064      ;
; -1.463 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.913      ; 5.064      ;
; -1.458 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.754      ; 5.532      ;
; -1.421 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.754      ; 5.487      ;
; -1.351 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.760      ; 5.290      ;
; -1.350 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.719      ; 4.904      ;
; -1.292 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.753      ; 5.322      ;
; -1.277 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.710      ; 5.333      ;
; -1.249 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.759      ; 5.348      ;
; -1.225 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.761      ; 5.006      ;
; -1.223 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.762      ; 5.314      ;
; -1.203 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.712      ; 5.394      ;
; -1.159 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.911      ; 5.434      ;
; -1.151 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.875      ; 5.237      ;
; -1.146 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.719      ; 5.345      ;
; -1.118 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.762      ; 5.210      ;
; -0.965 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.763      ; 5.063      ;
; -0.942 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.760      ; 5.217      ;
; -0.941 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.759      ; 5.034      ;
; -0.805 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.913      ; 4.906      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.743 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.660      ;
; -2.710 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.627      ;
; -2.451 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.368      ;
; -2.389 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.306      ;
; -2.205 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.122      ;
; -2.204 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 3.121      ;
; -2.060 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.977      ;
; -1.823 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.740      ;
; -1.807 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.724      ;
; -1.729 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.647      ;
; -1.729 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.647      ;
; -1.696 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.614      ;
; -1.696 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.614      ;
; -1.600 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.517      ;
; -1.600 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.517      ;
; -1.600 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.517      ;
; -1.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.484      ;
; -1.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.484      ;
; -1.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.484      ;
; -1.551 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.469      ;
; -1.551 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.469      ;
; -1.533 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.451      ;
; -1.533 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.451      ;
; -1.437 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.355      ;
; -1.437 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.355      ;
; -1.422 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.339      ;
; -1.422 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.339      ;
; -1.422 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.339      ;
; -1.408 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 2.968      ; 5.096      ;
; -1.404 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.321      ;
; -1.389 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.307      ;
; -1.389 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.307      ;
; -1.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.969      ; 5.055      ;
; -1.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.225      ;
; -1.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.225      ;
; -1.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.225      ;
; -1.283 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.201      ;
; -1.283 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.201      ;
; -1.258 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.969      ; 4.947      ;
; -1.246 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.163      ;
; -1.246 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.163      ;
; -1.246 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.163      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.109      ;
; -1.191 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.109      ;
; -1.162 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.080      ;
; -1.162 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.080     ; 2.080      ;
; -1.154 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.071      ;
; -1.154 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.071      ;
; -1.154 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.071      ;
; -1.106 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.023      ;
; -1.103 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 2.020      ;
; -1.073 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.990      ;
; -1.070 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.987      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.979      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.979      ;
; -1.062 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.979      ;
; -1.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.967      ;
; -1.033 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.950      ;
; -1.033 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.950      ;
; -1.033 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.950      ;
; -1.033 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.968      ; 4.721      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 2.968      ; 5.146      ;
; -0.953 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.968      ; 4.641      ;
; -0.951 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.868      ;
; -0.948 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.865      ;
; -0.866 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.968      ; 4.554      ;
; -0.834 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.969      ; 5.023      ;
; -0.814 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.731      ;
; -0.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.728      ;
; -0.756 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.673      ;
; -0.752 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.669      ;
; -0.749 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.666      ;
; -0.727 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.644      ;
; -0.727 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.644      ;
; -0.723 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.640      ;
; -0.702 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.969      ; 4.891      ;
; -0.694 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.611      ;
; -0.694 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.611      ;
; -0.690 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.607      ;
; -0.594 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.511      ;
; -0.592 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.509      ;
; -0.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.484      ;
; -0.565 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.482      ;
; -0.564 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.481      ;
; -0.488 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.968      ; 4.676      ;
; -0.435 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.352      ;
; -0.435 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.352      ;
; -0.431 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.348      ;
; -0.423 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.340      ;
; -0.420 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.337      ;
; -0.382 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.299      ;
; -0.382 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.299      ;
; -0.382 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.968      ; 4.570      ;
; -0.379 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.296      ;
; -0.335 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.252      ;
; -0.329 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.081     ; 1.246      ;
; -0.292 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.968      ; 4.480      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                     ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -2.374 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 2.688      ;
; -2.363 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.680     ; 2.681      ;
; -2.209 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.685     ; 2.522      ;
; -2.054 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 2.368      ;
; -1.941 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.861      ;
; -1.941 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.861      ;
; -1.939 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.859      ;
; -1.939 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.859      ;
; -1.843 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 2.158      ;
; -1.819 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 2.177      ;
; -1.819 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 2.177      ;
; -1.819 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 2.177      ;
; -1.819 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 2.177      ;
; -1.794 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.714      ;
; -1.794 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 2.714      ;
; -1.787 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.638     ; 2.147      ;
; -1.787 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.638     ; 2.147      ;
; -1.787 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.638     ; 2.147      ;
; -1.787 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.638     ; 2.147      ;
; -1.715 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 2.029      ;
; -1.715 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 2.029      ;
; -1.704 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.680     ; 2.022      ;
; -1.704 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.680     ; 2.022      ;
; -1.680 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.639     ; 2.039      ;
; -1.680 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.639     ; 2.039      ;
; -1.680 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.639     ; 2.039      ;
; -1.680 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.639     ; 2.039      ;
; -1.617 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.974      ;
; -1.617 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.974      ;
; -1.617 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.974      ;
; -1.617 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.974      ;
; -1.550 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.685     ; 1.863      ;
; -1.550 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.685     ; 1.863      ;
; -1.536 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.892      ;
; -1.536 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.892      ;
; -1.536 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.892      ;
; -1.536 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.892      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.876      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.876      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.876      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.642     ; 1.876      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.877      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.877      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.877      ;
; -1.520 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.877      ;
; -1.459 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.846      ;
; -1.459 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.846      ;
; -1.459 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.846      ;
; -1.459 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.846      ;
; -1.427 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.784      ;
; -1.427 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.784      ;
; -1.427 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.784      ;
; -1.427 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.784      ;
; -1.410 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 1.725      ;
; -1.410 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 1.725      ;
; -1.397 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 1.711      ;
; -1.397 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 1.711      ;
; -1.392 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.749      ;
; -1.392 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.749      ;
; -1.392 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.749      ;
; -1.392 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.641     ; 1.749      ;
; -1.390 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.777      ;
; -1.390 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.777      ;
; -1.390 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.777      ;
; -1.390 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.611     ; 1.777      ;
; -1.336 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.802     ; 1.532      ;
; -1.335 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.802     ; 1.531      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.643      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.643      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.643      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.643      ;
; -1.221 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 1.579      ;
; -1.221 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 1.579      ;
; -1.221 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 1.579      ;
; -1.221 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.640     ; 1.579      ;
; -1.194 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.582      ;
; -1.194 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.582      ;
; -1.194 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.582      ;
; -1.194 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.610     ; 1.582      ;
; -1.184 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 1.499      ;
; -1.184 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 1.499      ;
; -0.807 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 1.727      ;
; -0.805 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 1.725      ;
; -0.751 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.681     ; 1.068      ;
; -0.751 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.681     ; 1.068      ;
; -0.721 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.682     ; 1.037      ;
; -0.721 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.682     ; 1.037      ;
; -0.720 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.682     ; 1.036      ;
; -0.705 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.803     ; 0.900      ;
; -0.704 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.803     ; 0.899      ;
; -0.688 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.682     ; 1.004      ;
; -0.660 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.078     ; 1.580      ;
; -0.585 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 0.900      ;
; -0.584 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.683     ; 0.899      ;
; -0.556 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 0.870      ;
; -0.555 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.684     ; 0.869      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.306 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.225      ;
; -2.291 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.210      ;
; -2.168 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 3.087      ;
; -2.023 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.942      ;
; -1.923 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.842      ;
; -1.885 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.804      ;
; -1.801 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.720      ;
; -1.672 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.591      ;
; -1.354 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 2.273      ;
; -1.276 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 2.938      ; 4.954      ;
; -0.945 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.864      ;
; -0.930 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.849      ;
; -0.863 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.782      ;
; -0.838 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.757      ;
; -0.807 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.726      ;
; -0.783 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.702      ;
; -0.662 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.581      ;
; -0.606 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 2.938      ; 4.784      ;
; -0.582 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.501      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.495      ;
; -0.575 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.494      ;
; -0.567 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.486      ;
; -0.563 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.482      ;
; -0.562 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.481      ;
; -0.561 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.480      ;
; -0.560 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.479      ;
; -0.524 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.443      ;
; -0.444 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.363      ;
; -0.440 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.359      ;
; -0.440 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.359      ;
; -0.438 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.437 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.356      ;
; -0.351 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.270      ;
; -0.343 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.262      ;
; -0.329 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.248      ;
; -0.326 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.245      ;
; -0.299 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.218      ;
; -0.295 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.214      ;
; -0.293 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.212      ;
; -0.292 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.211      ;
; -0.198 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.117      ;
; -0.193 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.112      ;
; -0.166 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 1.085      ;
; -0.075 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.994      ;
; -0.063 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.982      ;
; -0.060 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.979      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.297 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.215      ;
; -2.254 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.172      ;
; -2.169 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.087      ;
; -2.011 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.929      ;
; -1.921 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.839      ;
; -1.894 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.812      ;
; -1.878 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.796      ;
; -1.512 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.430      ;
; -1.346 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.264      ;
; -1.183 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 2.831      ; 4.754      ;
; -0.951 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.869      ;
; -0.951 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.869      ;
; -0.908 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.826      ;
; -0.908 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.826      ;
; -0.823 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.741      ;
; -0.823 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.741      ;
; -0.665 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.583      ;
; -0.665 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.583      ;
; -0.656 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 2.831      ; 4.727      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.575 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.493      ;
; -0.575 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.493      ;
; -0.575 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.493      ;
; -0.575 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.493      ;
; -0.548 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.466      ;
; -0.548 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.466      ;
; -0.533 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.451      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.450      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.450      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.450      ;
; -0.532 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.450      ;
; -0.448 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.366      ;
; -0.447 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.365      ;
; -0.447 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.365      ;
; -0.353 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.271      ;
; -0.339 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.257      ;
; -0.313 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.231      ;
; -0.290 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.208      ;
; -0.289 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.207      ;
; -0.289 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.207      ;
; -0.196 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.114      ;
; -0.185 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.103      ;
; -0.185 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.103      ;
; -0.168 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.086      ;
; -0.060 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.978      ;
; -0.058 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.976      ;
; -0.058 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.976      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.266 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.184      ;
; -2.233 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.151      ;
; -2.150 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.068      ;
; -1.988 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.906      ;
; -1.875 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.793      ;
; -1.873 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.791      ;
; -1.753 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.671      ;
; -1.644 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.562      ;
; -1.483 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.401      ;
; -1.262 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 2.858      ; 4.860      ;
; -0.990 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.908      ;
; -0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.859      ;
; -0.908 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.826      ;
; -0.825 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.743      ;
; -0.812 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.730      ;
; -0.755 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 2.858      ; 4.853      ;
; -0.700 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.618      ;
; -0.663 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.581      ;
; -0.577 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.550 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.468      ;
; -0.548 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.466      ;
; -0.544 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.462      ;
; -0.543 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.461      ;
; -0.543 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.461      ;
; -0.543 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.461      ;
; -0.536 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.454      ;
; -0.461 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.379      ;
; -0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.378      ;
; -0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.378      ;
; -0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.378      ;
; -0.428 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.346      ;
; -0.361 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.279      ;
; -0.347 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.265      ;
; -0.299 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.217      ;
; -0.298 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.216      ;
; -0.298 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.216      ;
; -0.298 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.216      ;
; -0.288 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.206      ;
; -0.198 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.116      ;
; -0.197 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.115      ;
; -0.183 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.101      ;
; -0.083 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.001      ;
; -0.079 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.997      ;
; -0.070 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.988      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.252 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.170      ;
; -2.243 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.161      ;
; -2.114 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.032      ;
; -1.976 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.894      ;
; -1.875 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.793      ;
; -1.835 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.753      ;
; -1.752 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.670      ;
; -1.481 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.399      ;
; -1.467 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.385      ;
; -1.227 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 2.857      ; 4.814      ;
; -0.938 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.856      ;
; -0.929 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.847      ;
; -0.823 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.741      ;
; -0.805 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.723      ;
; -0.800 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.718      ;
; -0.662 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.580      ;
; -0.577 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.577 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.576 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.576 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.494      ;
; -0.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.568 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.485      ;
; -0.567 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.485      ;
; -0.561 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.479      ;
; -0.554 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 2.857      ; 4.641      ;
; -0.522 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.440      ;
; -0.521 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.439      ;
; -0.439 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.439 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.438 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.356      ;
; -0.438 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.356      ;
; -0.438 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.356      ;
; -0.352 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.270      ;
; -0.350 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.268      ;
; -0.348 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.266      ;
; -0.326 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.244      ;
; -0.301 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.219      ;
; -0.301 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.219      ;
; -0.300 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.218      ;
; -0.300 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.218      ;
; -0.198 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.116      ;
; -0.197 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.115      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.093      ;
; -0.072 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.990      ;
; -0.051 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.969      ;
; -0.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.968      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.227 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.145      ;
; -2.216 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.134      ;
; -2.087 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 3.005      ;
; -1.949 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.867      ;
; -1.834 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.752      ;
; -1.819 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.737      ;
; -1.723 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.641      ;
; -1.453 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.371      ;
; -1.437 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 2.355      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 2.839      ; 4.938      ;
; -0.947 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.865      ;
; -0.936 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.854      ;
; -0.807 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.725      ;
; -0.798 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.716      ;
; -0.669 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.587      ;
; -0.668 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 2.839      ; 4.747      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.496      ;
; -0.578 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.496      ;
; -0.577 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.577 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.567 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.485      ;
; -0.567 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.485      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.484      ;
; -0.566 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.484      ;
; -0.554 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.472      ;
; -0.547 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.465      ;
; -0.539 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.457      ;
; -0.529 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.447      ;
; -0.443 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.361      ;
; -0.438 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.356      ;
; -0.438 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.356      ;
; -0.437 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.355      ;
; -0.437 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.355      ;
; -0.342 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.260      ;
; -0.342 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.260      ;
; -0.325 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.243      ;
; -0.313 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.231      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.218      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.218      ;
; -0.299 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.217      ;
; -0.299 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.217      ;
; -0.198 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.116      ;
; -0.197 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.115      ;
; -0.159 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 1.077      ;
; -0.069 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.987      ;
; -0.060 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.978      ;
; -0.059 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.977      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.998 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 2.918      ;
; -1.862 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 2.782      ;
; -1.733 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 2.653      ;
; -1.547 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 2.467      ;
; -1.264 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.674      ; 4.678      ;
; -0.636 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.674      ; 4.550      ;
; -0.338 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 1.258      ;
; -0.338 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 1.258      ;
; -0.189 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 1.109      ;
; -0.061 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.981      ;
; -0.044 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.964      ;
; -0.042 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.962      ;
; 0.155  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.765      ;
; 0.155  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.078     ; 0.765      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.027 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 1.432      ; 1.691      ;
; 0.581 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 1.432      ; 1.745      ;
; 1.856 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.104      ; 1.970      ;
; 2.064 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.104      ; 2.178      ;
; 2.374 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.408      ; 2.782      ;
; 2.447 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.408      ; 2.855      ;
; 2.632 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.442      ; 3.074      ;
; 2.641 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.408      ; 3.049      ;
; 2.745 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.058      ; 2.803      ;
; 2.845 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.092      ; 2.937      ;
; 2.897 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.108      ; 3.005      ;
; 3.002 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.054     ; 2.948      ;
; 3.034 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.058      ; 3.092      ;
; 3.045 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.058      ; 3.103      ;
; 3.054 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.108      ; 3.162      ;
; 3.084 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.032     ; 3.052      ;
; 3.183 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.161      ; 3.344      ;
; 3.314 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.054     ; 3.260      ;
; 3.319 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.054     ; 3.265      ;
; 3.385 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.108      ; 3.493      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                       ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.387 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.099      ; 4.718      ;
; 0.501 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.897      ; 4.630      ;
; 0.555 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.941      ; 4.728      ;
; 0.673 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.938      ; 4.843      ;
; 0.685 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.943      ; 4.860      ;
; 0.721 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.059      ; 5.012      ;
; 0.736 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.898      ; 4.866      ;
; 0.757 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.096      ; 5.085      ;
; 0.787 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.895      ; 4.914      ;
; 0.794 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.942      ; 4.968      ;
; 0.803 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.939      ; 4.974      ;
; 0.868 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.898      ; 4.998      ;
; 0.894 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.942      ; 5.068      ;
; 0.903 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.940      ; 5.075      ;
; 0.932 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.938      ; 5.102      ;
; 0.937 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.933      ; 5.102      ;
; 0.964 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.897      ; 5.093      ;
; 0.990 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.888      ; 5.110      ;
; 1.020 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.099      ; 4.871      ;
; 1.047 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.889      ; 5.168      ;
; 1.051 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.897      ; 4.700      ;
; 1.093 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.934      ; 5.259      ;
; 1.103 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.941      ; 4.796      ;
; 1.137 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.933      ; 5.302      ;
; 1.182 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.938      ; 4.872      ;
; 1.201 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.943      ; 4.896      ;
; 1.233 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.867      ; 5.332      ;
; 1.237 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.059      ; 5.048      ;
; 1.271 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.096      ; 5.119      ;
; 1.297 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 1.957      ;
; 1.303 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.939      ; 4.994      ;
; 1.304 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.898      ; 4.954      ;
; 1.328 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.825      ; 4.163      ;
; 1.338 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.942      ; 5.032      ;
; 1.357 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 2.017      ;
; 1.360 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.895      ; 5.007      ;
; 1.382 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.663      ; 4.055      ;
; 1.384 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.897      ; 5.033      ;
; 1.394 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.709      ; 4.113      ;
; 1.409 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.938      ; 5.099      ;
; 1.409 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.889      ; 5.050      ;
; 1.413 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.940      ; 5.105      ;
; 1.423 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.637      ; 2.080      ;
; 1.432 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.933      ; 5.117      ;
; 1.439 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.942      ; 5.133      ;
; 1.441 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.708      ; 4.159      ;
; 1.444 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.707      ; 4.161      ;
; 1.448 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.888      ; 5.088      ;
; 1.456 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.705      ; 4.171      ;
; 1.459 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 2.119      ;
; 1.461 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.898      ; 5.111      ;
; 1.470 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.708      ; 4.188      ;
; 1.471 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.865      ; 4.346      ;
; 1.476 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.664      ; 4.150      ;
; 1.488 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.099      ; 5.829      ;
; 1.492 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.862      ; 4.364      ;
; 1.497 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.934      ; 5.183      ;
; 1.526 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.933      ; 5.211      ;
; 1.527 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.661      ; 4.198      ;
; 1.536 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.055      ; 1.591      ;
; 1.544 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.706      ; 4.260      ;
; 1.567 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.174      ; 1.741      ;
; 1.575 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.704      ; 4.289      ;
; 1.580 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.867      ; 5.199      ;
; 1.590 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 4.096      ; 5.928      ;
; 1.593 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.080      ; 4.683      ;
; 1.605 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.637      ; 2.262      ;
; 1.608 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.664      ; 4.282      ;
; 1.615 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 2.275      ;
; 1.628 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.059      ; 1.687      ;
; 1.653 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.704      ; 4.367      ;
; 1.663 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.054      ; 1.717      ;
; 1.668 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.663      ; 4.341      ;
; 1.679 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.078      ; 4.767      ;
; 1.716 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.699      ; 4.425      ;
; 1.734 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.081      ; 4.825      ;
; 1.738 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.080      ; 4.828      ;
; 1.739 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.897      ; 5.878      ;
; 1.757 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.034      ; 4.801      ;
; 1.763 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.072      ; 4.845      ;
; 1.781 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.860      ; 4.651      ;
; 1.797 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.024      ; 4.831      ;
; 1.805 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.070      ; 4.885      ;
; 1.833 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.654      ; 4.497      ;
; 1.834 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.655      ; 4.499      ;
; 1.846 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.028      ; 4.884      ;
; 1.848 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.077      ; 4.935      ;
; 1.886 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.699      ; 4.595      ;
; 1.936 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.700      ; 4.646      ;
; 1.943 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.639      ; 2.602      ;
; 1.959 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.034      ; 5.003      ;
; 1.980 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.037      ; 5.027      ;
; 2.019 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.633      ; 4.662      ;
; 2.025 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.034      ; 5.069      ;
; 2.055 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.099      ; 5.896      ;
; 2.092 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 2.752      ;
; 2.143 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.637      ; 2.800      ;
; 2.157 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.639      ; 2.816      ;
; 2.224 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.640      ; 2.884      ;
; 2.227 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 4.096      ; 6.065      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.427 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.694      ;
; 0.603 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.870      ;
; 0.653 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.920      ;
; 0.675 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 0.942      ;
; 0.781 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 3.081      ; 4.310      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.089      ;
; 0.825 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.092      ;
; 0.867 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.081      ; 4.396      ;
; 0.891 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.081      ; 4.420      ;
; 0.924 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.191      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.195      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.195      ;
; 0.961 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.228      ;
; 0.964 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.231      ;
; 0.968 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.235      ;
; 0.972 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.239      ;
; 1.014 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.281      ;
; 1.017 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.284      ;
; 1.026 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.293      ;
; 1.029 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.296      ;
; 1.107 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.374      ;
; 1.109 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.376      ;
; 1.149 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 3.082      ; 4.679      ;
; 1.174 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.441      ;
; 1.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.445      ;
; 1.178 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.445      ;
; 1.192 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.459      ;
; 1.196 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.463      ;
; 1.196 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.463      ;
; 1.259 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.526      ;
; 1.262 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.529      ;
; 1.274 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 3.082      ; 4.804      ;
; 1.278 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.545      ;
; 1.283 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.550      ;
; 1.286 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.553      ;
; 1.353 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 3.081      ; 4.382      ;
; 1.372 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 3.081      ; 4.901      ;
; 1.425 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.081      ; 4.454      ;
; 1.435 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.081      ; 4.464      ;
; 1.476 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.743      ;
; 1.487 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.754      ;
; 1.489 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.756      ;
; 1.492 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.759      ;
; 1.507 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.774      ;
; 1.510 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.777      ;
; 1.557 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.824      ;
; 1.648 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.915      ;
; 1.648 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.915      ;
; 1.648 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.915      ;
; 1.655 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.922      ;
; 1.655 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.922      ;
; 1.655 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 1.922      ;
; 1.713 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 3.082      ; 4.743      ;
; 1.808 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.076      ;
; 1.808 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.076      ;
; 1.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.078      ;
; 1.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.078      ;
; 1.811 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.078      ;
; 1.815 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.083      ;
; 1.815 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.083      ;
; 1.815 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 3.082      ; 4.845      ;
; 1.858 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; -0.500       ; 3.081      ; 4.887      ;
; 1.906 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.173      ;
; 1.906 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.173      ;
; 1.906 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.173      ;
; 1.930 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.197      ;
; 1.930 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.197      ;
; 1.930 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.197      ;
; 1.971 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.239      ;
; 1.971 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.239      ;
; 2.006 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.273      ;
; 2.006 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.273      ;
; 2.006 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.273      ;
; 2.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.277      ;
; 2.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.277      ;
; 2.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.277      ;
; 2.048 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.316      ;
; 2.048 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.316      ;
; 2.090 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.358      ;
; 2.090 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.358      ;
; 2.136 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.403      ;
; 2.136 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.403      ;
; 2.136 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.403      ;
; 2.154 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.421      ;
; 2.154 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.421      ;
; 2.154 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.421      ;
; 2.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.434      ;
; 2.166 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.434      ;
; 2.170 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.438      ;
; 2.170 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.082      ; 2.438      ;
; 2.230 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.497      ;
; 2.239 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.081      ; 2.506      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.607 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.874      ;
; 0.623 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.889      ;
; 0.661 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.948      ;
; 0.818 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.819 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.085      ;
; 0.819 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.085      ;
; 0.819 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.085      ;
; 0.822 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.088      ;
; 0.841 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.107      ;
; 0.842 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.108      ;
; 0.867 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.133      ;
; 0.919 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.185      ;
; 0.920 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.920 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.920 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.923 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.189      ;
; 0.928 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 2.995      ; 4.361      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.258      ;
; 1.005 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.271      ;
; 1.025 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.291      ;
; 1.026 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.030 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.296      ;
; 1.031 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.297      ;
; 1.169 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.435      ;
; 1.270 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.536      ;
; 1.286 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.552      ;
; 1.303 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.569      ;
; 1.376 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.642      ;
; 1.381 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.647      ;
; 1.629 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 2.995      ; 4.562      ;
; 1.865 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.131      ;
; 1.875 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.141      ;
; 2.104 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.370      ;
; 2.173 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.439      ;
; 2.186 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.452      ;
; 2.350 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.616      ;
; 2.451 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.717      ;
; 2.557 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.823      ;
; 2.562 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.828      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.612 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.878      ;
; 0.615 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.881      ;
; 0.617 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.883      ;
; 0.644 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.910      ;
; 0.656 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.922      ;
; 0.670 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.936      ;
; 0.809 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.075      ;
; 0.812 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.078      ;
; 0.812 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.078      ;
; 0.813 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.079      ;
; 0.833 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.099      ;
; 0.868 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.134      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.197      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.197      ;
; 0.932 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.198      ;
; 0.985 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 2.969      ; 4.382      ;
; 0.990 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.256      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.266      ;
; 1.000 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.266      ;
; 1.001 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.267      ;
; 1.009 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.275      ;
; 1.009 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.275      ;
; 1.023 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.289      ;
; 1.023 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.289      ;
; 1.024 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.290      ;
; 1.075 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.341      ;
; 1.075 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.341      ;
; 1.173 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.439      ;
; 1.173 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.439      ;
; 1.292 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.558      ;
; 1.292 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.558      ;
; 1.361 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.627      ;
; 1.361 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.627      ;
; 1.384 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.650      ;
; 1.384 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.650      ;
; 1.458 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 2.969      ; 4.355      ;
; 1.710 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.976      ;
; 1.857 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.123      ;
; 2.154 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.420      ;
; 2.173 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.439      ;
; 2.239 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.505      ;
; 2.337 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.603      ;
; 2.456 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.722      ;
; 2.525 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.791      ;
; 2.548 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.814      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.620 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.886      ;
; 0.627 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.893      ;
; 0.631 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.897      ;
; 0.655 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.921      ;
; 0.663 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.930      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.838 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.104      ;
; 0.840 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.106      ;
; 0.851 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.117      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.184      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.207      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.207      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.207      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.207      ;
; 0.998 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.264      ;
; 1.008 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.274      ;
; 1.008 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.274      ;
; 1.008 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.274      ;
; 1.008 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.274      ;
; 1.010 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.276      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.065 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.331      ;
; 1.096 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 2.997      ; 4.521      ;
; 1.171 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.437      ;
; 1.187 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.453      ;
; 1.294 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.560      ;
; 1.319 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.585      ;
; 1.361 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.627      ;
; 1.379 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.645      ;
; 1.439 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.705      ;
; 1.628 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 2.997      ; 4.553      ;
; 1.837 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.103      ;
; 2.015 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.281      ;
; 2.066 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.332      ;
; 2.146 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.412      ;
; 2.158 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.424      ;
; 2.319 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.585      ;
; 2.442 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.708      ;
; 2.509 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.775      ;
; 2.527 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.793      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.882      ;
; 0.617 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.883      ;
; 0.627 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.893      ;
; 0.664 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.931      ;
; 0.687 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 0.953      ;
; 0.809 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.075      ;
; 0.817 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.083      ;
; 0.817 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.083      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.818 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.084      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.087      ;
; 0.843 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.109      ;
; 0.843 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.109      ;
; 0.919 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.185      ;
; 0.919 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.185      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.186      ;
; 0.928 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.194      ;
; 0.993 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.259      ;
; 0.996 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 2.978      ; 4.402      ;
; 1.015 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.281      ;
; 1.025 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.291      ;
; 1.025 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.291      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.292      ;
; 1.029 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.295      ;
; 1.029 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.295      ;
; 1.030 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.296      ;
; 1.030 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.296      ;
; 1.054 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.320      ;
; 1.056 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.322      ;
; 1.175 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.441      ;
; 1.274 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.540      ;
; 1.277 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.543      ;
; 1.383 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.649      ;
; 1.387 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 1.653      ;
; 1.627 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 2.978      ; 4.533      ;
; 1.802 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.068      ;
; 1.831 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.097      ;
; 2.041 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.307      ;
; 2.106 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.372      ;
; 2.128 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.394      ;
; 2.288 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.554      ;
; 2.390 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.656      ;
; 2.496 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.762      ;
; 2.500 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.080      ; 2.766      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.595 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.860      ;
; 0.597 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.862      ;
; 0.660 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.925      ;
; 0.663 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.928      ;
; 0.819 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.086      ;
; 0.822 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.087      ;
; 0.837 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.102      ;
; 0.896 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.161      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.185      ;
; 0.920 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.185      ;
; 0.922 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.187      ;
; 0.923 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.188      ;
; 0.925 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.190      ;
; 0.989 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.254      ;
; 0.997 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.262      ;
; 1.007 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.272      ;
; 1.031 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.296      ;
; 1.033 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.298      ;
; 1.034 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.299      ;
; 1.082 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.347      ;
; 1.084 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.349      ;
; 1.085 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.350      ;
; 1.090 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.355      ;
; 1.170 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.435      ;
; 1.175 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.440      ;
; 1.179 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.444      ;
; 1.180 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.445      ;
; 1.181 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.446      ;
; 1.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.447      ;
; 1.191 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.456      ;
; 1.276 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.541      ;
; 1.302 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.567      ;
; 1.387 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.652      ;
; 1.450 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.715      ;
; 1.535 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.800      ;
; 1.901 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 5.521      ; 7.850      ;
; 2.329 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 5.521      ; 7.778      ;
; 2.975 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.240      ;
; 3.037 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.302      ;
; 3.039 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.304      ;
; 3.114 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.379      ;
; 3.124 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.389      ;
; 3.292 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.557      ;
; 3.393 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.658      ;
; 3.504 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.769      ;
; 3.652 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 3.917      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.881      ;
; 0.618 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.883      ;
; 0.624 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.889      ;
; 0.660 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.925      ;
; 0.664 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.929      ;
; 0.687 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 0.952      ;
; 0.815 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.080      ;
; 0.816 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.081      ;
; 0.817 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.082      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.086      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.091      ;
; 0.835 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.100      ;
; 0.836 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.101      ;
; 0.843 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.108      ;
; 0.916 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 3.080      ; 4.424      ;
; 0.921 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 0.922 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.187      ;
; 0.923 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.188      ;
; 0.926 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.191      ;
; 0.927 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.192      ;
; 0.995 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.260      ;
; 1.008 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.273      ;
; 1.026 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.291      ;
; 1.027 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.292      ;
; 1.027 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.292      ;
; 1.028 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.293      ;
; 1.028 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.293      ;
; 1.029 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.294      ;
; 1.032 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.297      ;
; 1.033 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.298      ;
; 1.173 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.438      ;
; 1.279 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.544      ;
; 1.295 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.560      ;
; 1.309 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.574      ;
; 1.315 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.580      ;
; 1.384 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.649      ;
; 1.385 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.650      ;
; 1.540 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 3.080      ; 4.548      ;
; 1.716 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 1.981      ;
; 2.027 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.292      ;
; 2.095 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.360      ;
; 2.164 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.429      ;
; 2.177 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.442      ;
; 2.342 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.607      ;
; 2.448 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.713      ;
; 2.553 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.818      ;
; 2.554 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.079      ; 2.819      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.405 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.674      ;
; 0.605 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.869      ;
; 0.606 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.870      ;
; 0.611 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.875      ;
; 0.667 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 0.931      ;
; 0.831 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 1.095      ;
; 0.831 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 1.095      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.804      ; 4.224      ;
; 1.649 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.804      ; 4.381      ;
; 1.902 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 2.166      ;
; 2.048 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 2.312      ;
; 2.141 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 2.405      ;
; 2.304 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.078      ; 2.568      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.669      ;
; 0.720 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 0.954      ;
; 0.843 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.090      ; 1.119      ;
; 1.116 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.349      ;
; 1.117 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.350      ;
; 1.177 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.126      ; 1.489      ;
; 1.278 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 1.485      ;
; 1.282 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.511      ;
; 1.291 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.520      ;
; 1.317 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.546      ;
; 1.320 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.549      ;
; 1.326 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.086      ; 1.598      ;
; 1.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.092      ; 1.665      ;
; 1.413 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.647      ;
; 1.427 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.656      ;
; 1.434 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.668      ;
; 1.438 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.667      ;
; 1.443 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.676      ;
; 1.449 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.678      ;
; 1.450 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 1.659      ;
; 1.492 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.726      ;
; 1.503 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.737      ;
; 1.504 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.733      ;
; 1.523 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 1.730      ;
; 1.534 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 1.768      ;
; 1.560 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.041      ; 1.787      ;
; 1.597 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.830      ;
; 1.598 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.827      ;
; 1.601 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.805      ;
; 1.633 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.866      ;
; 1.634 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.863      ;
; 1.645 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.126      ; 1.957      ;
; 1.693 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.926      ;
; 1.695 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.021      ; 1.902      ;
; 1.695 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.041      ; 1.922      ;
; 1.700 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 1.909      ;
; 1.741 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.086      ; 2.013      ;
; 1.758 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.092      ; 2.036      ;
; 1.773 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.006      ;
; 1.798 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.041      ; 2.025      ;
; 1.799 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.032      ;
; 1.799 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.033      ;
; 1.827 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 2.031      ;
; 1.838 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.071      ;
; 1.843 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.077      ;
; 1.851 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.085      ;
; 1.858 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 2.062      ;
; 1.869 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.092      ; 2.147      ;
; 1.890 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.123      ;
; 1.903 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.136      ;
; 1.930 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 2.139      ;
; 1.931 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.164      ;
; 1.944 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.090      ; 2.220      ;
; 1.968 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.202      ;
; 1.994 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.090      ; 2.270      ;
; 2.025 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.259      ;
; 2.046 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.126      ; 2.358      ;
; 2.110 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.048      ; 2.344      ;
; 2.138 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 2.371      ;
; 2.230 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 2.549      ;
; 2.350 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 2.669      ;
; 2.369 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.086      ; 2.641      ;
; 2.526 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.088      ; 2.810      ;
; 2.535 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 2.971      ;
; 2.568 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 2.887      ;
; 2.646 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.088      ; 2.930      ;
; 2.669 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 3.105      ;
; 2.688 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 3.007      ;
; 2.745 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 2.699      ;
; 2.807 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 3.126      ;
; 2.844 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 2.798      ;
; 2.910 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.217      ; 3.323      ;
; 2.927 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.123      ; 3.246      ;
; 3.025 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 3.461      ;
; 3.034 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.217      ; 3.447      ;
; 3.040 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 2.994      ;
; 3.128 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.395      ;
; 3.130 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.397      ;
; 3.133 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.400      ;
; 3.135 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.402      ;
; 3.151 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 3.105      ;
; 3.159 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 3.595      ;
; 3.225 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 3.661      ;
; 3.227 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 3.181      ;
; 3.258 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.525      ;
; 3.260 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.071      ; 3.527      ;
; 3.337 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.016      ; 3.549      ;
; 3.339 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.242     ; 3.293      ;
; 3.339 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.016      ; 3.551      ;
; 3.359 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.240      ; 3.795      ;
; 3.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.277     ; 3.283      ;
; 3.463 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.277     ; 3.382      ;
; 3.626 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.841     ; 1.981      ;
; 3.627 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.712     ; 2.111      ;
; 3.718 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.841     ; 2.073      ;
; 3.726 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.840     ; 2.082      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.512 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.305      ; 2.245      ;
; 0.520 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.305      ; 2.253      ;
; 1.051 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.305      ; 2.284      ;
; 1.086 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.305      ; 2.319      ;
; 1.492 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.046      ; 1.724      ;
; 1.538 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.043      ; 1.767      ;
; 3.400 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -1.953     ; 1.643      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.748 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 1.012      ;
; 0.752 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 0.987      ;
; 0.769 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.942      ; 5.139      ;
; 0.825 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.942      ; 5.195      ;
; 0.850 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 1.114      ;
; 0.891 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.403      ; 2.722      ;
; 0.994 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.403      ; 2.825      ;
; 1.073 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 1.308      ;
; 1.111 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 1.346      ;
; 1.368 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.403      ; 2.699      ;
; 1.383 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.942      ; 5.253      ;
; 1.393 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.942      ; 5.263      ;
; 1.434 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.049      ; 1.669      ;
; 1.473 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.403      ; 2.804      ;
; 1.876 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 2.451      ;
; 1.969 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 2.544      ;
; 2.157 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.413      ; 2.766      ;
; 2.177 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 2.752      ;
; 2.179 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.443      ;
; 2.218 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.482      ;
; 2.228 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.078      ; 2.492      ;
; 2.248 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 2.523      ;
; 2.302 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 2.527      ;
; 2.379 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 2.654      ;
; 2.401 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 2.976      ;
; 2.402 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.063      ; 2.661      ;
; 2.405 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 2.680      ;
; 2.480 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 2.593      ;
; 2.494 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 3.069      ;
; 2.534 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.132      ; 2.862      ;
; 2.536 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 2.761      ;
; 2.536 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 2.811      ;
; 2.562 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.061     ; 2.697      ;
; 2.591 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 2.816      ;
; 2.602 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 2.827      ;
; 2.636 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.063      ; 2.895      ;
; 2.665 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.132      ; 2.993      ;
; 2.682 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.413      ; 3.291      ;
; 2.702 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.379      ; 3.277      ;
; 2.736 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 3.011      ;
; 2.792 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 2.905      ;
; 2.794 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 2.907      ;
; 2.797 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 2.910      ;
; 2.825 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 3.050      ;
; 2.836 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.029      ; 3.061      ;
; 2.867 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.079      ; 3.142      ;
; 2.876 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.061     ; 3.011      ;
; 3.106 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 3.219      ;
; 3.111 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.083     ; 3.224      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 0.932 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 0.790      ;
; 0.932 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 0.790      ;
; 0.954 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 0.812      ;
; 0.955 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 0.813      ;
; 1.079 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.463     ; 0.822      ;
; 1.080 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 0.939      ;
; 1.080 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.463     ; 0.823      ;
; 1.123 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 0.982      ;
; 1.123 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 0.982      ;
; 1.124 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 0.983      ;
; 1.145 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.346     ; 1.005      ;
; 1.145 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.346     ; 1.005      ;
; 1.199 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.463      ;
; 1.213 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.477      ;
; 1.300 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.564      ;
; 1.486 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.750      ;
; 1.567 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.831      ;
; 1.658 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 1.922      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.597      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.597      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.597      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.597      ;
; 1.675 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.462     ; 1.419      ;
; 1.676 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.462     ; 1.420      ;
; 1.681 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 1.540      ;
; 1.681 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 1.540      ;
; 1.706 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.635      ;
; 1.706 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.635      ;
; 1.706 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.635      ;
; 1.706 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.277     ; 1.635      ;
; 1.728 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 1.628      ;
; 1.728 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 1.628      ;
; 1.728 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 1.628      ;
; 1.728 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 1.628      ;
; 1.745 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 2.009      ;
; 1.774 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 1.633      ;
; 1.774 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 1.633      ;
; 1.800 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 2.064      ;
; 1.873 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.801      ;
; 1.873 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.801      ;
; 1.873 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.801      ;
; 1.873 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.801      ;
; 1.895 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.794      ;
; 1.895 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.794      ;
; 1.895 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.794      ;
; 1.895 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.794      ;
; 1.902 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 1.760      ;
; 1.902 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 1.760      ;
; 1.920 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.848      ;
; 1.920 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.848      ;
; 1.920 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.848      ;
; 1.920 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.278     ; 1.848      ;
; 1.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.837      ;
; 1.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.837      ;
; 1.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.837      ;
; 1.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.837      ;
; 1.959 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.858      ;
; 1.959 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.858      ;
; 1.959 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.858      ;
; 1.959 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 1.858      ;
; 2.007 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.905      ;
; 2.007 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.905      ;
; 2.007 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.905      ;
; 2.007 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.905      ;
; 2.037 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.349     ; 1.894      ;
; 2.037 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.349     ; 1.894      ;
; 2.044 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.942      ;
; 2.044 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.942      ;
; 2.044 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.942      ;
; 2.044 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.308     ; 1.942      ;
; 2.111 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 2.010      ;
; 2.111 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 2.010      ;
; 2.111 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 2.010      ;
; 2.111 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.307     ; 2.010      ;
; 2.168 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.068      ;
; 2.168 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.068      ;
; 2.168 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.068      ;
; 2.168 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.068      ;
; 2.185 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.347     ; 2.044      ;
; 2.190 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.345     ; 2.051      ;
; 2.190 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.345     ; 2.051      ;
; 2.193 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 2.051      ;
; 2.193 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 2.051      ;
; 2.213 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.305     ; 2.114      ;
; 2.213 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.305     ; 2.114      ;
; 2.213 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.305     ; 2.114      ;
; 2.213 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.305     ; 2.114      ;
; 2.257 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.157      ;
; 2.257 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.157      ;
; 2.257 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.157      ;
; 2.257 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.306     ; 2.157      ;
; 2.408 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 2.266      ;
; 2.494 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.078      ; 2.758      ;
; 2.541 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.349     ; 2.398      ;
; 2.694 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.345     ; 2.555      ;
; 2.697 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.348     ; 2.555      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.442 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.334      ; 4.784      ;
; -1.442 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.334      ; 4.784      ;
; -1.442 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.334      ; 4.784      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 1.646 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.650      ; 4.492      ;
; 1.646 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.650      ; 4.492      ;
; 1.646 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.650      ; 4.492      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                              ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note                                                          ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
; 202.35 MHz ; 202.35 MHz      ; TGCo:inst|TGC_Machine:inst6|inst2                                               ;                                                               ;
; 252.21 MHz ; 252.21 MHz      ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ;                                                               ;
; 256.48 MHz ; 256.48 MHz      ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ;                                                               ;
; 292.48 MHz ; 250.0 MHz       ; Clock                                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 330.47 MHz ; 330.47 MHz      ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ;                                                               ;
; 331.24 MHz ; 331.24 MHz      ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ;                                                               ;
; 335.01 MHz ; 335.01 MHz      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ;                                                               ;
; 335.57 MHz ; 335.57 MHz      ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ;                                                               ;
; 338.52 MHz ; 338.52 MHz      ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ;                                                               ;
; 364.7 MHz  ; 364.7 MHz       ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ;                                                               ;
; 375.66 MHz ; 375.66 MHz      ; TGCo:inst|MSM:inst|IRL_Clock                                                    ;                                                               ;
; 389.56 MHz ; 389.56 MHz      ; TGCo:inst|MSM:inst|ACL_Clock                                                    ;                                                               ;
; 471.7 MHz  ; 471.7 MHz       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ;                                                               ;
; 567.54 MHz ; 437.64 MHz      ; TGCo:inst|clock_generator:inst9|inst5                                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+---------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -6.068 ; -91.319       ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -3.729 ; -3.729        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.186 ; -9.649        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -2.965 ; -7.649        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -2.650 ; -49.260       ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -2.505 ; -3.235        ;
; Clock                                                                           ; -2.419 ; -15.528       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.029 ; -26.381       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.026 ; -5.148        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.019 ; -5.085        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.985 ; -5.415        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.980 ; -5.057        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.954 ; -5.199        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.742 ; -2.138        ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.050 ; 0.000         ;
; Clock                                                                           ; 0.354 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.354 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.355 ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.355 ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.387 ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.457 ; 0.000         ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.468 ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.686 ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 0.770 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                 ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -1.335 ; -4.005        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 1.458 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -22.275       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.285 ; -24.415       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.285 ; -20.560       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.285 ; -12.850       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.285 ; -6.425        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.285 ; -2.570        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.285 ; -1.285        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.405  ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.434  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                         ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -6.068 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.507     ; 4.570      ;
; -6.068 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.507     ; 4.570      ;
; -6.068 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.507     ; 4.570      ;
; -6.007 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.508     ; 4.508      ;
; -6.007 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.508     ; 4.508      ;
; -6.007 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.508     ; 4.508      ;
; -5.989 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.227     ; 4.771      ;
; -5.989 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.227     ; 4.771      ;
; -5.989 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.227     ; 4.771      ;
; -5.940 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.689      ;
; -5.940 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.689      ;
; -5.940 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.689      ;
; -5.939 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.505     ; 4.443      ;
; -5.939 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.505     ; 4.443      ;
; -5.939 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.505     ; 4.443      ;
; -5.928 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.228     ; 4.709      ;
; -5.928 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.228     ; 4.709      ;
; -5.928 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.228     ; 4.709      ;
; -5.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.657      ;
; -5.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.657      ;
; -5.908 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.260     ; 4.657      ;
; -5.860 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.225     ; 4.644      ;
; -5.860 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.225     ; 4.644      ;
; -5.860 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.225     ; 4.644      ;
; -5.848 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.754      ;
; -5.848 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.754      ;
; -5.848 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.754      ;
; -5.815 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.224     ; 4.600      ;
; -5.815 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.224     ; 4.600      ;
; -5.815 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.224     ; 4.600      ;
; -5.709 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.615      ;
; -5.709 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.615      ;
; -5.709 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.103     ; 4.615      ;
; -5.679 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.250     ; 4.438      ;
; -5.679 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.250     ; 4.438      ;
; -5.679 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.250     ; 4.438      ;
; -5.668 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.067     ; 4.610      ;
; -5.668 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.067     ; 4.610      ;
; -5.668 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.067     ; 4.610      ;
; -5.654 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.215     ; 4.448      ;
; -5.654 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.215     ; 4.448      ;
; -5.654 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.215     ; 4.448      ;
; -5.646 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.182     ; 4.473      ;
; -5.646 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.182     ; 4.473      ;
; -5.646 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.182     ; 4.473      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.106      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.106      ;
; -5.637 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 4.106      ;
; -5.619 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.066     ; 4.562      ;
; -5.619 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.066     ; 4.562      ;
; -5.619 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.066     ; 4.562      ;
; -5.604 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.070     ; 4.543      ;
; -5.604 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.070     ; 4.543      ;
; -5.604 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.070     ; 4.543      ;
; -5.582 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.183     ; 4.408      ;
; -5.582 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.183     ; 4.408      ;
; -5.582 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.183     ; 4.408      ;
; -5.573 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.687     ; 3.895      ;
; -5.573 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.687     ; 3.895      ;
; -5.573 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.687     ; 3.895      ;
; -5.543 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.071     ; 4.481      ;
; -5.543 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.071     ; 4.481      ;
; -5.543 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.071     ; 4.481      ;
; -5.514 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.180     ; 4.343      ;
; -5.514 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.180     ; 4.343      ;
; -5.514 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.180     ; 4.343      ;
; -5.512 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.541     ; 3.980      ;
; -5.512 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.541     ; 3.980      ;
; -5.512 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.541     ; 3.980      ;
; -5.511 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.104     ; 4.416      ;
; -5.511 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.104     ; 4.416      ;
; -5.511 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.104     ; 4.416      ;
; -5.508 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.179     ; 4.338      ;
; -5.508 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.179     ; 4.338      ;
; -5.508 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.179     ; 4.338      ;
; -5.475 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.068     ; 4.416      ;
; -5.475 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.068     ; 4.416      ;
; -5.475 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.068     ; 4.416      ;
; -5.460 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.362     ; 4.107      ;
; -5.460 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.362     ; 4.107      ;
; -5.460 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.362     ; 4.107      ;
; -5.413 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.216     ; 4.206      ;
; -5.413 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.216     ; 4.206      ;
; -5.413 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.216     ; 4.206      ;
; -5.335 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.540     ; 3.804      ;
; -5.274 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.541     ; 3.742      ;
; -5.273 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.279     ; 4.003      ;
; -5.234 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.312     ; 3.931      ;
; -5.212 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.280     ; 3.941      ;
; -5.209 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.261     ; 3.957      ;
; -5.209 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.261     ; 3.957      ;
; -5.209 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.261     ; 3.957      ;
; -5.206 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.538     ; 3.677      ;
; -5.197 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.312     ; 3.894      ;
; -5.144 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.277     ; 3.876      ;
; -5.109 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.276     ; 3.842      ;
; -5.104 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.124     ; 3.989      ;
; -5.031 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.407     ; 3.633      ;
; -5.031 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.407     ; 3.633      ;
; -5.031 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -2.407     ; 3.633      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -3.729 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.664      ;
; -3.725 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.660      ;
; -3.520 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.255     ; 3.476      ;
; -3.462 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.160     ; 3.513      ;
; -3.456 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.276     ; 3.391      ;
; -3.438 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.160     ; 3.489      ;
; -3.428 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.178      ; 3.817      ;
; -3.409 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.213      ; 3.833      ;
; -3.353 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.113     ; 3.451      ;
; -3.292 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.125     ; 3.378      ;
; -3.228 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.178      ; 3.617      ;
; -3.203 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.160     ; 3.254      ;
; -3.144 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.059     ; 3.296      ;
; -3.141 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.178      ; 3.530      ;
; -3.027 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.113     ; 3.125      ;
; -2.876 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.113     ; 2.974      ;
; -2.342 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.117     ; 2.426      ;
; -2.066 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.117     ; 2.150      ;
; -0.560 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 1.185      ; 1.669      ;
; -0.051 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 1.185      ; 1.660      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -3.186 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 4.130      ;
; -3.164 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.945      ;
; -3.160 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.941      ;
; -3.004 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.785      ;
; -3.000 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.781      ;
; -2.997 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.011     ; 3.995      ;
; -2.955 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 3.852      ;
; -2.955 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.207     ; 3.757      ;
; -2.931 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 3.828      ;
; -2.893 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 3.837      ;
; -2.891 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.672      ;
; -2.795 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.207     ; 3.597      ;
; -2.785 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.077     ; 3.717      ;
; -2.731 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.228     ; 3.512      ;
; -2.727 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 3.671      ;
; -2.696 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 3.593      ;
; -2.689 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 3.633      ;
; -2.651 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.886      ;
; -2.632 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.261      ; 3.902      ;
; -2.482 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.011     ; 3.480      ;
; -2.458 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.693      ;
; -2.429 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.664      ;
; -2.410 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.261      ; 3.680      ;
; -2.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.622      ;
; -2.378 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 3.322      ;
; -2.301 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 3.198      ;
; -2.279 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 3.176      ;
; -2.229 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.464      ;
; -2.212 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.065     ; 3.156      ;
; -2.142 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.226      ; 3.377      ;
; -2.131 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.077     ; 3.063      ;
; -2.042 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 2.939      ;
; -1.567 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.494      ;
; -1.566 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.493      ;
; -1.481 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 2.408      ;
; -1.417 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.045     ; 2.371      ;
; -0.908 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.045     ; 1.862      ;
; -0.839 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.420      ; 4.981      ;
; -0.835 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 3.420      ; 4.977      ;
; -0.749 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.233      ; 2.704      ;
; -0.728 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.233      ; 2.683      ;
; -0.537 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.045     ; 1.491      ;
; -0.344 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.420      ; 4.986      ;
; -0.318 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.233      ; 2.773      ;
; -0.307 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 3.420      ; 4.949      ;
; -0.280 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.233      ; 2.735      ;
; -0.166 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 1.093      ;
; -0.134 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.045     ; 1.088      ;
; -0.077 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.072     ; 1.004      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.965 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.893      ;
; -2.839 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.767      ;
; -2.727 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.655      ;
; -2.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.529      ;
; -2.502 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.430      ;
; -2.468 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.396      ;
; -2.387 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.315      ;
; -2.311 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.239      ;
; -2.262 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 3.190      ;
; -1.852 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 4.829      ; 7.403      ;
; -1.645 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 4.829      ; 7.696      ;
; -0.871 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.799      ;
; -0.832 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.760      ;
; -0.745 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.673      ;
; -0.706 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.634      ;
; -0.633 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.561      ;
; -0.594 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.522      ;
; -0.571 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.499      ;
; -0.549 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.477      ;
; -0.543 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.471      ;
; -0.542 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.470      ;
; -0.540 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.468      ;
; -0.507 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.435      ;
; -0.483 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.411      ;
; -0.468 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.396      ;
; -0.438 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.366      ;
; -0.435 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.363      ;
; -0.417 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.345      ;
; -0.416 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.344      ;
; -0.414 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.342      ;
; -0.408 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.336      ;
; -0.374 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.302      ;
; -0.343 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.271      ;
; -0.314 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.242      ;
; -0.305 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.233      ;
; -0.304 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.232      ;
; -0.302 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.230      ;
; -0.293 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.221      ;
; -0.251 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.179      ;
; -0.205 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.133      ;
; -0.179 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.107      ;
; -0.178 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.106      ;
; -0.176 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.104      ;
; -0.080 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.008      ;
; -0.077 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.005      ;
; 0.061  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.867      ;
; 0.063  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.865      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.650 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.224      ; 2.838      ;
; -2.632 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.462      ; 5.068      ;
; -2.611 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.093      ; 4.678      ;
; -2.466 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.222      ; 2.876      ;
; -2.457 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.223      ; 2.988      ;
; -2.443 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.225      ; 2.996      ;
; -2.423 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.091      ; 4.712      ;
; -2.416 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.303      ; 5.628      ;
; -2.393 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.094      ; 4.825      ;
; -2.355 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.460      ; 5.013      ;
; -2.346 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.068      ; 4.585      ;
; -2.329 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.475      ; 5.714      ;
; -2.299 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.459      ; 5.096      ;
; -2.250 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.495      ; 4.941      ;
; -2.247 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.125      ; 4.538      ;
; -2.245 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.477      ; 5.497      ;
; -2.219 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.223      ; 2.750      ;
; -2.192 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.124      ; 4.498      ;
; -2.165 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.088      ; 4.459      ;
; -2.154 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.489      ; 4.791      ;
; -2.124 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.493      ; 4.799      ;
; -2.095 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.458      ; 4.869      ;
; -2.078 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.124      ; 4.350      ;
; -2.074 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.089      ; 4.479      ;
; -2.071 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.500      ; 4.764      ;
; -2.071 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.453      ; 4.730      ;
; -2.044 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.223      ; 2.575      ;
; -2.029 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.303      ; 5.741      ;
; -2.024 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.457      ; 4.799      ;
; -2.007 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.496      ; 4.701      ;
; -2.000 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.496      ; 4.688      ;
; -1.985 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.270      ; 4.317      ;
; -1.976 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.265      ; 4.583      ;
; -1.971 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.300      ; 4.948      ;
; -1.948 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.092      ; 4.358      ;
; -1.931 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.268      ; 4.396      ;
; -1.930 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.475      ; 5.815      ;
; -1.913 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.477      ; 5.665      ;
; -1.901 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.128      ; 4.081      ;
; -1.887 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.224      ; 2.075      ;
; -1.884 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.222      ; 2.294      ;
; -1.876 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.126      ; 4.198      ;
; -1.826 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.298      ; 5.025      ;
; -1.813 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.224      ; 2.001      ;
; -1.808 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.498      ; 4.660      ;
; -1.802 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.126      ; 4.128      ;
; -1.791 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.131      ; 4.115      ;
; -1.776 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.300      ; 5.253      ;
; -1.770 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.335      ; 4.860      ;
; -1.765 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.225      ; 2.318      ;
; -1.721 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.301      ; 5.063      ;
; -1.713 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.131      ; 4.036      ;
; -1.705 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.275      ; 4.854      ;
; -1.701 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.235      ; 4.017      ;
; -1.699 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.096      ; 3.991      ;
; -1.696 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.049     ; 1.689      ;
; -1.694 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.338      ; 4.927      ;
; -1.679 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.298      ; 5.378      ;
; -1.666 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.331      ; 4.882      ;
; -1.653 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.332      ; 4.854      ;
; -1.636 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.131      ; 3.965      ;
; -1.630 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.222      ; 2.040      ;
; -1.630 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.475      ; 5.005      ;
; -1.627 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.333      ; 4.863      ;
; -1.601 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.331      ; 4.783      ;
; -1.600 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.052      ; 1.723      ;
; -1.589 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.129      ; 4.072      ;
; -1.587 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.338      ; 4.821      ;
; -1.577 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.299      ; 4.897      ;
; -1.576 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.442      ; 4.802      ;
; -1.564 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.295      ; 4.768      ;
; -1.563 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.056     ; 1.697      ;
; -1.541 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.275      ; 5.190      ;
; -1.539 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.127      ; 4.014      ;
; -1.522 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.225      ; 2.075      ;
; -1.511 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.301      ; 5.353      ;
; -1.448 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.331      ; 5.164      ;
; -1.444 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.338      ; 4.683      ;
; -1.442 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.332      ; 5.143      ;
; -1.420 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.296      ; 4.735      ;
; -1.399 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.333      ; 4.631      ;
; -1.393 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.477      ; 4.635      ;
; -1.382 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.334      ; 4.767      ;
; -1.322 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.055     ; 1.605      ;
; -1.311 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.331      ; 4.993      ;
; -1.307 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.303      ; 4.509      ;
; -1.283 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.295      ; 4.987      ;
; -1.280 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.335      ; 4.870      ;
; -1.239 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.296      ; 5.054      ;
; -1.199 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.475      ; 5.074      ;
; -1.191 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 3.336      ; 4.584      ;
; -1.187 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.333      ; 4.923      ;
; -1.181 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.299      ; 5.001      ;
; -1.128 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.338      ; 4.861      ;
; -1.100 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.442      ; 4.826      ;
; -1.047 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.338      ; 4.781      ;
; -0.914 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.334      ; 4.799      ;
; -0.903 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.333      ; 4.635      ;
; -0.899 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.338      ; 4.638      ;
; -0.751 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 3.477      ; 4.493      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.505 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -1.934     ; 1.580      ;
; -0.762 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.043     ; 1.738      ;
; -0.730 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.039     ; 1.710      ;
; -0.328 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.142      ; 2.192      ;
; -0.319 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 1.142      ; 2.183      ;
; 0.132  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.142      ; 2.232      ;
; 0.141  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 1.142      ; 2.223      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.419 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 3.346      ;
; -2.388 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 3.315      ;
; -2.159 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 3.086      ;
; -2.096 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 3.023      ;
; -1.932 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.859      ;
; -1.930 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.857      ;
; -1.802 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.729      ;
; -1.591 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.518      ;
; -1.573 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.500      ;
; -1.472 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.399      ;
; -1.472 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.399      ;
; -1.441 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.368      ;
; -1.441 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.368      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.286      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.286      ;
; -1.359 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.286      ;
; -1.328 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.255      ;
; -1.328 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.255      ;
; -1.328 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.255      ;
; -1.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.235      ;
; -1.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.235      ;
; -1.292 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.219      ;
; -1.292 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.219      ;
; -1.244 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.697      ; 4.643      ;
; -1.240 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 2.697      ; 4.639      ;
; -1.214 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.141      ;
; -1.214 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.141      ;
; -1.198 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.125      ;
; -1.195 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.122      ;
; -1.195 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.122      ;
; -1.195 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.122      ;
; -1.179 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.106      ;
; -1.179 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.106      ;
; -1.126 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.697      ; 4.525      ;
; -1.101 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.028      ;
; -1.099 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.026      ;
; -1.099 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.026      ;
; -1.099 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 2.026      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.963      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.963      ;
; -1.036 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.963      ;
; -0.986 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.913      ;
; -0.986 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.913      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.885      ;
; -0.958 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.885      ;
; -0.956 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.883      ;
; -0.956 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.883      ;
; -0.956 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.883      ;
; -0.920 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.697      ; 4.319      ;
; -0.899 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 2.697      ; 4.798      ;
; -0.899 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.826      ;
; -0.899 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.826      ;
; -0.896 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.823      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.800      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.800      ;
; -0.873 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.800      ;
; -0.868 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.795      ;
; -0.865 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.792      ;
; -0.855 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 2.697      ; 4.254      ;
; -0.845 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.772      ;
; -0.845 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.772      ;
; -0.845 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.772      ;
; -0.790 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.717      ;
; -0.775 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 2.697      ; 4.174      ;
; -0.768 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.695      ;
; -0.692 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.697      ; 4.591      ;
; -0.639 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.566      ;
; -0.636 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.563      ;
; -0.602 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.529      ;
; -0.585 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.697      ; 4.484      ;
; -0.576 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.503      ;
; -0.573 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.500      ;
; -0.551 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.478      ;
; -0.550 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.477      ;
; -0.546 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.473      ;
; -0.520 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.447      ;
; -0.519 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.446      ;
; -0.515 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.442      ;
; -0.451 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.378      ;
; -0.450 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.377      ;
; -0.412 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.339      ;
; -0.410 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.337      ;
; -0.409 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.336      ;
; -0.407 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.334      ;
; -0.376 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.697      ; 4.275      ;
; -0.302 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 2.697      ; 4.201      ;
; -0.291 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.218      ;
; -0.290 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.217      ;
; -0.286 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.213      ;
; -0.282 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.209      ;
; -0.279 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.206      ;
; -0.267 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.194      ;
; -0.267 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.194      ;
; -0.264 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.191      ;
; -0.204 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 2.697      ; 4.103      ;
; -0.196 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.123      ;
; -0.194 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.072     ; 1.121      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -2.029 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.561     ; 2.467      ;
; -2.023 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.556     ; 2.466      ;
; -1.880 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.562     ; 2.317      ;
; -1.762 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.561     ; 2.200      ;
; -1.662 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.590      ;
; -1.662 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.590      ;
; -1.658 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.586      ;
; -1.658 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.586      ;
; -1.538 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.560     ; 1.977      ;
; -1.532 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.460      ;
; -1.532 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.071     ; 2.460      ;
; -1.521 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.999      ;
; -1.521 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.999      ;
; -1.521 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.999      ;
; -1.521 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.999      ;
; -1.493 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.519     ; 1.973      ;
; -1.493 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.519     ; 1.973      ;
; -1.493 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.519     ; 1.973      ;
; -1.493 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.519     ; 1.973      ;
; -1.407 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.560     ; 1.846      ;
; -1.407 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.560     ; 1.846      ;
; -1.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.520     ; 1.880      ;
; -1.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.520     ; 1.880      ;
; -1.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.520     ; 1.880      ;
; -1.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.520     ; 1.880      ;
; -1.401 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.555     ; 1.845      ;
; -1.401 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.555     ; 1.845      ;
; -1.351 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.828      ;
; -1.351 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.828      ;
; -1.351 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.828      ;
; -1.351 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.828      ;
; -1.280 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.756      ;
; -1.280 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.756      ;
; -1.280 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.756      ;
; -1.280 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.756      ;
; -1.270 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.746      ;
; -1.270 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.746      ;
; -1.270 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.746      ;
; -1.270 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.523     ; 1.746      ;
; -1.258 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.561     ; 1.696      ;
; -1.258 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.561     ; 1.696      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.732      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.732      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.732      ;
; -1.255 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.732      ;
; -1.174 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.651      ;
; -1.174 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.651      ;
; -1.174 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.651      ;
; -1.174 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.651      ;
; -1.172 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 1.613      ;
; -1.171 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 1.612      ;
; -1.168 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.670      ;
; -1.168 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.670      ;
; -1.168 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.670      ;
; -1.168 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.670      ;
; -1.140 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.560     ; 1.579      ;
; -1.140 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.560     ; 1.579      ;
; -1.135 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.612      ;
; -1.135 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.612      ;
; -1.135 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.612      ;
; -1.135 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.522     ; 1.612      ;
; -1.131 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.633      ;
; -1.131 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.633      ;
; -1.131 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.633      ;
; -1.131 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.497     ; 1.633      ;
; -1.109 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.668     ; 1.440      ;
; -1.108 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.668     ; 1.439      ;
; -0.990 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.493      ;
; -0.990 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.493      ;
; -0.990 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.493      ;
; -0.990 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.493      ;
; -0.987 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.465      ;
; -0.987 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.465      ;
; -0.987 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.465      ;
; -0.987 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.521     ; 1.465      ;
; -0.938 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.441      ;
; -0.938 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.441      ;
; -0.938 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.441      ;
; -0.938 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.496     ; 1.441      ;
; -0.930 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 1.370      ;
; -0.930 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 1.370      ;
; -0.638 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 1.565      ;
; -0.634 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 1.561      ;
; -0.558 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.556     ; 1.001      ;
; -0.557 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.556     ; 1.000      ;
; -0.532 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 0.973      ;
; -0.531 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.558     ; 0.972      ;
; -0.531 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.557     ; 0.973      ;
; -0.522 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.669     ; 0.852      ;
; -0.521 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.669     ; 0.851      ;
; -0.503 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.557     ; 0.945      ;
; -0.499 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.072     ; 1.426      ;
; -0.408 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 0.848      ;
; -0.407 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 0.847      ;
; -0.384 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 0.824      ;
; -0.383 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.559     ; 0.823      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.026 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.954      ;
; -2.011 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.939      ;
; -1.907 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.835      ;
; -1.774 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.702      ;
; -1.685 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.613      ;
; -1.646 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.574      ;
; -1.578 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.506      ;
; -1.448 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.376      ;
; -1.179 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.107      ;
; -1.118 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 2.637      ; 4.477      ;
; -0.752 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.680      ;
; -0.737 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.665      ;
; -0.684 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.612      ;
; -0.658 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.586      ;
; -0.633 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.561      ;
; -0.611 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.539      ;
; -0.603 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 2.637      ; 4.462      ;
; -0.500 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.428      ;
; -0.426 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.354      ;
; -0.422 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.350      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.411 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.339      ;
; -0.411 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.339      ;
; -0.407 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.335      ;
; -0.405 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.333      ;
; -0.404 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.332      ;
; -0.372 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.300      ;
; -0.307 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.235      ;
; -0.304 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.232      ;
; -0.303 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.231      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.229      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.228      ;
; -0.215 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.143      ;
; -0.206 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.134      ;
; -0.192 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.120      ;
; -0.192 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.120      ;
; -0.174 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.170 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.098      ;
; -0.168 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.096      ;
; -0.167 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.095      ;
; -0.083 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.011      ;
; -0.078 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.006      ;
; -0.050 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.978      ;
; 0.029  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.899      ;
; 0.044  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.884      ;
; 0.047  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.881      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -2.019 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.947      ;
; -1.979 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.907      ;
; -1.909 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.837      ;
; -1.765 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.693      ;
; -1.683 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.611      ;
; -1.655 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.583      ;
; -1.643 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.571      ;
; -1.315 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.243      ;
; -1.168 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.096      ;
; -1.037 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 2.543      ; 4.302      ;
; -0.756 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.684      ;
; -0.756 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.684      ;
; -0.716 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.644      ;
; -0.716 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.644      ;
; -0.651 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 2.543      ; 4.416      ;
; -0.646 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.574      ;
; -0.646 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.574      ;
; -0.502 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.430      ;
; -0.502 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.430      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.418 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.346      ;
; -0.392 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.320      ;
; -0.392 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.320      ;
; -0.380 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.308      ;
; -0.380 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.308      ;
; -0.379 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.307      ;
; -0.379 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.307      ;
; -0.378 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.306      ;
; -0.309 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.237      ;
; -0.309 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.237      ;
; -0.308 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.236      ;
; -0.220 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.148      ;
; -0.200 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.128      ;
; -0.177 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.105      ;
; -0.165 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.093      ;
; -0.165 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.093      ;
; -0.164 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.092      ;
; -0.078 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.006      ;
; -0.066 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.994      ;
; -0.066 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.994      ;
; -0.052 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.980      ;
; 0.044  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.884      ;
; 0.047  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.881      ;
; 0.050  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.878      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.985 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.913      ;
; -1.954 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.882      ;
; -1.886 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.814      ;
; -1.739 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.667      ;
; -1.632 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.560      ;
; -1.632 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.560      ;
; -1.530 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.458      ;
; -1.423 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.351      ;
; -1.281 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.209      ;
; -1.122 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 2.569      ; 4.413      ;
; -0.807 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.735      ;
; -0.747 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.675      ;
; -0.744 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 2.569      ; 4.535      ;
; -0.716 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.644      ;
; -0.657 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.585      ;
; -0.648 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.576      ;
; -0.553 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.481      ;
; -0.501 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.429      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.411 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.339      ;
; -0.394 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.322      ;
; -0.394 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.322      ;
; -0.389 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.317      ;
; -0.389 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.317      ;
; -0.388 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.316      ;
; -0.388 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.316      ;
; -0.321 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.249      ;
; -0.321 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.249      ;
; -0.320 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.248      ;
; -0.320 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.248      ;
; -0.292 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.220      ;
; -0.219 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.147      ;
; -0.206 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.134      ;
; -0.174 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.174 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.159 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.087      ;
; -0.078 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.006      ;
; -0.077 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.005      ;
; -0.066 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.994      ;
; 0.028  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.900      ;
; 0.032  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.896      ;
; 0.039  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.889      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.980 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.907      ;
; -1.972 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.899      ;
; -1.862 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.789      ;
; -1.736 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.663      ;
; -1.646 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.573      ;
; -1.606 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.533      ;
; -1.539 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.466      ;
; -1.288 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.215      ;
; -1.276 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.203      ;
; -1.108 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 2.569      ; 4.389      ;
; -0.744 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.671      ;
; -0.736 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.663      ;
; -0.641 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.568      ;
; -0.626 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.625 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.552      ;
; -0.563 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 2.569      ; 4.344      ;
; -0.500 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.427      ;
; -0.420 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.419 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.346      ;
; -0.419 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.346      ;
; -0.412 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.412 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.411 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.411 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.410 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.337      ;
; -0.377 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.304      ;
; -0.370 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.297      ;
; -0.303 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.230      ;
; -0.302 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.229      ;
; -0.302 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.229      ;
; -0.301 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.220 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.147      ;
; -0.213 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.140      ;
; -0.211 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.138      ;
; -0.190 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.117      ;
; -0.176 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.103      ;
; -0.176 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.103      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.102      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.102      ;
; -0.083 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.010      ;
; -0.081 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.008      ;
; -0.063 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.990      ;
; 0.034  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.893      ;
; 0.052  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.875      ;
; 0.053  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.874      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.954 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.882      ;
; -1.944 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.872      ;
; -1.835 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.763      ;
; -1.708 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.636      ;
; -1.601 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.529      ;
; -1.589 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.517      ;
; -1.507 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.435      ;
; -1.247 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.175      ;
; -1.244 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 2.172      ;
; -1.169 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 2.554      ; 4.445      ;
; -0.753 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.681      ;
; -0.743 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.671      ;
; -0.653 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 2.554      ; 4.429      ;
; -0.634 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.562      ;
; -0.619 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.547      ;
; -0.507 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.435      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.348      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.419 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.347      ;
; -0.410 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.338      ;
; -0.410 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.338      ;
; -0.410 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.338      ;
; -0.409 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.337      ;
; -0.409 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.337      ;
; -0.400 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.328      ;
; -0.397 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.325      ;
; -0.388 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.316      ;
; -0.306 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.234      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.229      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.229      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.228      ;
; -0.300 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.228      ;
; -0.204 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.132      ;
; -0.204 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.132      ;
; -0.190 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.118      ;
; -0.176 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.104      ;
; -0.174 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.174 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.102      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.173 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.101      ;
; -0.078 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.006      ;
; -0.077 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 1.005      ;
; -0.044 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.972      ;
; 0.037  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.891      ;
; 0.044  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.884      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.883      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -1.742 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.670      ;
; -1.630 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.558      ;
; -1.519 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.447      ;
; -1.349 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 2.277      ;
; -1.158 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.386      ; 4.266      ;
; -0.636 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.386      ; 4.244      ;
; -0.198 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.126      ;
; -0.198 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.126      ;
; -0.072 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 1.000      ;
; 0.048  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.880      ;
; 0.059  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.869      ;
; 0.059  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.869      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.071     ; 0.683      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; 0.050 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 1.307      ; 1.570      ;
; 0.545 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 1.307      ; 1.565      ;
; 1.707 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.074      ; 1.791      ;
; 1.894 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.074      ; 1.978      ;
; 2.159 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.358      ; 2.517      ;
; 2.227 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.358      ; 2.585      ;
; 2.383 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.391      ; 2.774      ;
; 2.392 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.358      ; 2.750      ;
; 2.490 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.033      ; 2.523      ;
; 2.580 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.067      ; 2.647      ;
; 2.662 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.078      ; 2.740      ;
; 2.728 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.079     ; 2.649      ;
; 2.756 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.033      ; 2.789      ;
; 2.768 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.033      ; 2.801      ;
; 2.802 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.058     ; 2.744      ;
; 2.806 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.078      ; 2.884      ;
; 2.918 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.130      ; 3.048      ;
; 3.017 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.079     ; 2.938      ;
; 3.019 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.079     ; 2.940      ;
; 3.104 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.078      ; 3.182      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.387 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.630      ;
; 0.560 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.803      ;
; 0.598 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.841      ;
; 0.617 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 0.860      ;
; 0.736 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 2.797      ; 3.947      ;
; 0.763 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.006      ;
; 0.768 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.011      ;
; 0.817 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.060      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.064      ;
; 0.821 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.064      ;
; 0.830 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.797      ; 4.041      ;
; 0.836 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.797      ; 4.047      ;
; 0.888 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.131      ;
; 0.891 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.134      ;
; 0.894 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.137      ;
; 0.898 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.141      ;
; 0.898 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.141      ;
; 0.923 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.168      ;
; 0.933 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.176      ;
; 0.935 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.178      ;
; 1.002 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.245      ;
; 1.025 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.268      ;
; 1.079 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 2.798      ; 4.291      ;
; 1.080 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.323      ;
; 1.083 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.326      ;
; 1.084 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.327      ;
; 1.095 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.338      ;
; 1.098 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.342      ;
; 1.144 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.387      ;
; 1.146 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.389      ;
; 1.175 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.418      ;
; 1.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.418      ;
; 1.177 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.420      ;
; 1.180 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 2.798      ; 4.392      ;
; 1.305 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 2.797      ; 4.016      ;
; 1.306 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 2.797      ; 4.517      ;
; 1.353 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.596      ;
; 1.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.598      ;
; 1.360 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.603      ;
; 1.362 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.605      ;
; 1.365 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.797      ; 4.076      ;
; 1.375 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.618      ;
; 1.377 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.620      ;
; 1.381 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.797      ; 4.092      ;
; 1.407 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.650      ;
; 1.514 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.757      ;
; 1.514 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.757      ;
; 1.514 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.757      ;
; 1.520 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.763      ;
; 1.520 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.763      ;
; 1.520 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.763      ;
; 1.623 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 2.798      ; 4.335      ;
; 1.671 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.915      ;
; 1.671 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.915      ;
; 1.671 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.914      ;
; 1.671 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.914      ;
; 1.671 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.914      ;
; 1.677 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.921      ;
; 1.677 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 1.921      ;
; 1.686 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; -0.500       ; 2.797      ; 4.397      ;
; 1.735 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 2.798      ; 4.447      ;
; 1.747 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.990      ;
; 1.747 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.990      ;
; 1.747 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 1.990      ;
; 1.778 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.021      ;
; 1.778 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.021      ;
; 1.778 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.021      ;
; 1.794 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.038      ;
; 1.794 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.038      ;
; 1.846 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.089      ;
; 1.846 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.089      ;
; 1.846 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.089      ;
; 1.850 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.093      ;
; 1.850 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.093      ;
; 1.850 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.093      ;
; 1.854 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.098      ;
; 1.854 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.098      ;
; 1.931 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.175      ;
; 1.931 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.175      ;
; 1.963 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.206      ;
; 1.963 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.206      ;
; 1.963 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.206      ;
; 1.978 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.221      ;
; 1.978 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.221      ;
; 1.978 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.221      ;
; 2.002 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.246      ;
; 2.002 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.246      ;
; 2.007 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.251      ;
; 2.007 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.073      ; 2.251      ;
; 2.023 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.266      ;
; 2.032 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.072      ; 2.275      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.563 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.806      ;
; 0.564 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.807      ;
; 0.577 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.820      ;
; 0.605 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.850      ;
; 0.628 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.871      ;
; 0.747 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.990      ;
; 0.748 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.748 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.992      ;
; 0.761 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.004      ;
; 0.781 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.024      ;
; 0.782 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.025      ;
; 0.805 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.048      ;
; 0.837 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.080      ;
; 0.838 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.839 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.842 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.085      ;
; 0.902 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.145      ;
; 0.916 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 2.694      ; 4.014      ;
; 0.916 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.159      ;
; 0.919 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.162      ;
; 0.931 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.175      ;
; 0.932 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.175      ;
; 0.933 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.176      ;
; 0.937 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.180      ;
; 0.938 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.938 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.939 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.182      ;
; 1.073 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.316      ;
; 1.155 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.398      ;
; 1.163 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.406      ;
; 1.170 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.413      ;
; 1.257 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.500      ;
; 1.263 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.506      ;
; 1.491 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 2.694      ; 4.089      ;
; 1.672 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.915      ;
; 1.682 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.925      ;
; 1.893 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.136      ;
; 1.953 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.196      ;
; 1.967 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.210      ;
; 2.124 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.367      ;
; 2.214 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.457      ;
; 2.308 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.551      ;
; 2.314 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.557      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.557 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.799      ;
; 0.561 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.803      ;
; 0.562 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.804      ;
; 0.609 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 0.851      ;
; 0.767 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 1.009      ;
; 0.767 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 1.009      ;
; 0.971 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.504      ; 3.869      ;
; 1.524 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.504      ; 3.922      ;
; 1.704 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 1.946      ;
; 1.835 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.077      ;
; 1.917 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.159      ;
; 2.076 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.071      ; 2.318      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.553 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.795      ;
; 0.555 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.797      ;
; 0.604 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.846      ;
; 0.607 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.849      ;
; 0.749 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.751 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.993      ;
; 0.752 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.994      ;
; 0.774 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.016      ;
; 0.826 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.068      ;
; 0.828 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.070      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.841 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.083      ;
; 0.842 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.084      ;
; 0.907 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.149      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.925 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.167      ;
; 0.939 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.181      ;
; 0.941 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.183      ;
; 0.942 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.184      ;
; 0.986 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.230      ;
; 0.997 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.239      ;
; 1.009 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.251      ;
; 1.049 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.291      ;
; 1.059 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.301      ;
; 1.080 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.322      ;
; 1.085 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.327      ;
; 1.087 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.329      ;
; 1.087 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.329      ;
; 1.088 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.330      ;
; 1.170 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.412      ;
; 1.187 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.429      ;
; 1.270 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.512      ;
; 1.333 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.575      ;
; 1.416 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.658      ;
; 1.830 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 5.048      ; 7.272      ;
; 2.080 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 5.048      ; 7.022      ;
; 2.694 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.936      ;
; 2.750 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.992      ;
; 2.754 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.996      ;
; 2.822 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.064      ;
; 2.833 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.075      ;
; 2.995 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.237      ;
; 3.085 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.327      ;
; 3.185 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.427      ;
; 3.331 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 3.573      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.565 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.807      ;
; 0.571 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.813      ;
; 0.573 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.815      ;
; 0.590 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.832      ;
; 0.600 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.842      ;
; 0.613 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.855      ;
; 0.742 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.984      ;
; 0.742 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.984      ;
; 0.743 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.985      ;
; 0.752 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.994      ;
; 0.772 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.014      ;
; 0.806 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.048      ;
; 0.849 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.091      ;
; 0.849 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.091      ;
; 0.850 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.092      ;
; 0.900 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.142      ;
; 0.900 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.142      ;
; 0.911 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.153      ;
; 0.911 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.153      ;
; 0.912 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.154      ;
; 0.919 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.161      ;
; 0.919 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.161      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.172      ;
; 0.930 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.172      ;
; 0.931 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.173      ;
; 0.966 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 2.666      ; 4.026      ;
; 0.995 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.237      ;
; 0.995 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.237      ;
; 1.076 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.318      ;
; 1.076 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.318      ;
; 1.183 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.425      ;
; 1.183 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.425      ;
; 1.245 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.487      ;
; 1.245 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.487      ;
; 1.264 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.506      ;
; 1.264 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.506      ;
; 1.333 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 2.666      ; 3.893      ;
; 1.527 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.769      ;
; 1.662 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.904      ;
; 1.932 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.174      ;
; 1.951 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.193      ;
; 2.027 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.269      ;
; 2.108 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.350      ;
; 2.215 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.457      ;
; 2.277 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.519      ;
; 2.296 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.538      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.572 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.814      ;
; 0.578 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.820      ;
; 0.581 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.823      ;
; 0.599 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.841      ;
; 0.606 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.849      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.776 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.018      ;
; 0.779 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.021      ;
; 0.787 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.029      ;
; 0.838 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.080      ;
; 0.858 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.100      ;
; 0.858 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.100      ;
; 0.858 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.100      ;
; 0.858 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.100      ;
; 0.909 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.151      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.919 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.161      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.985 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.227      ;
; 1.065 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.307      ;
; 1.072 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 2.694      ; 4.160      ;
; 1.075 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.317      ;
; 1.183 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.425      ;
; 1.185 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.427      ;
; 1.245 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.487      ;
; 1.260 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.502      ;
; 1.297 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.539      ;
; 1.487 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 2.694      ; 4.075      ;
; 1.644 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.886      ;
; 1.818 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.060      ;
; 1.855 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.097      ;
; 1.926 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.168      ;
; 1.936 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.178      ;
; 2.092 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.334      ;
; 2.202 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.444      ;
; 2.262 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.504      ;
; 2.277 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.519      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.572 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.814      ;
; 0.573 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.815      ;
; 0.583 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.825      ;
; 0.607 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.631 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.873      ;
; 0.747 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.989      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.748 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.990      ;
; 0.749 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.752 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.994      ;
; 0.763 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.005      ;
; 0.782 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.024      ;
; 0.783 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.025      ;
; 0.838 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.080      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.840 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.082      ;
; 0.847 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.089      ;
; 0.905 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.147      ;
; 0.924 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.166      ;
; 0.932 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.174      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.934 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.176      ;
; 0.937 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.179      ;
; 0.938 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.180      ;
; 0.938 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.180      ;
; 0.939 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.181      ;
; 0.947 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.189      ;
; 0.973 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.215      ;
; 0.974 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 2.678      ; 4.046      ;
; 1.079 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.321      ;
; 1.154 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.396      ;
; 1.170 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.412      ;
; 1.264 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.506      ;
; 1.269 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.511      ;
; 1.478 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 2.678      ; 4.050      ;
; 1.612 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.854      ;
; 1.651 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.893      ;
; 1.832 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.074      ;
; 1.890 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.132      ;
; 1.909 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.151      ;
; 2.064 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.306      ;
; 2.155 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.397      ;
; 2.249 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.491      ;
; 2.254 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.496      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.608      ;
; 0.567 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.809      ;
; 0.570 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.812      ;
; 0.581 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.823      ;
; 0.604 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.846      ;
; 0.608 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.850      ;
; 0.630 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.872      ;
; 0.743 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.985      ;
; 0.744 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.986      ;
; 0.746 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.988      ;
; 0.749 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 0.991      ;
; 0.768 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.010      ;
; 0.775 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.017      ;
; 0.776 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.018      ;
; 0.783 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.025      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.081      ;
; 0.840 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.082      ;
; 0.842 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.084      ;
; 0.845 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.087      ;
; 0.845 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.087      ;
; 0.900 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 2.765      ; 4.059      ;
; 0.906 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.148      ;
; 0.918 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.160      ;
; 0.933 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.175      ;
; 0.934 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.176      ;
; 0.934 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.176      ;
; 0.935 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.177      ;
; 0.936 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.178      ;
; 0.937 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.179      ;
; 0.939 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.181      ;
; 0.940 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.182      ;
; 1.075 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.317      ;
; 1.166 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.408      ;
; 1.171 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.413      ;
; 1.179 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.421      ;
; 1.191 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.433      ;
; 1.265 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.507      ;
; 1.266 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.508      ;
; 1.402 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 2.765      ; 4.061      ;
; 1.530 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 1.772      ;
; 1.795 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.037      ;
; 1.880 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.122      ;
; 1.941 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.183      ;
; 1.953 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.195      ;
; 2.110 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.352      ;
; 2.206 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.448      ;
; 2.300 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.542      ;
; 2.301 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.071      ; 2.543      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 0.597      ;
; 0.655 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 0.870      ;
; 0.773 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 1.029      ;
; 1.000 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.215      ;
; 1.025 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.238      ;
; 1.068 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 1.358      ;
; 1.168 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.378      ;
; 1.178 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.388      ;
; 1.183 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 1.371      ;
; 1.194 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.404      ;
; 1.202 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.412      ;
; 1.223 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.079      ; 1.473      ;
; 1.273 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.087      ; 1.531      ;
; 1.293 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.482      ;
; 1.298 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.508      ;
; 1.301 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.515      ;
; 1.305 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.519      ;
; 1.309 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.519      ;
; 1.327 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.542      ;
; 1.333 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.543      ;
; 1.359 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.569      ;
; 1.368 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.582      ;
; 1.372 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.586      ;
; 1.374 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 1.562      ;
; 1.422 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.037      ; 1.630      ;
; 1.424 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 1.638      ;
; 1.428 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.643      ;
; 1.462 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.646      ;
; 1.477 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.687      ;
; 1.484 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.039      ; 1.694      ;
; 1.500 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 1.790      ;
; 1.511 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.700      ;
; 1.516 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.729      ;
; 1.528 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.017      ; 1.716      ;
; 1.560 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.037      ; 1.768      ;
; 1.565 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.780      ;
; 1.608 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.079      ; 1.858      ;
; 1.616 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.087      ; 1.874      ;
; 1.625 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.037      ; 1.833      ;
; 1.632 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.847      ;
; 1.642 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.857      ;
; 1.655 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.868      ;
; 1.660 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.875      ;
; 1.663 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.876      ;
; 1.670 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.854      ;
; 1.703 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.918      ;
; 1.715 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.087      ; 1.973      ;
; 1.721 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.018      ; 1.910      ;
; 1.722 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.906      ;
; 1.737 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 1.952      ;
; 1.747 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.960      ;
; 1.752 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.965      ;
; 1.778 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 2.034      ;
; 1.788 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.003      ;
; 1.837 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.085      ; 2.093      ;
; 1.873 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 2.087      ;
; 1.883 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.119      ; 2.173      ;
; 1.914 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 2.127      ;
; 1.947 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.044      ; 2.162      ;
; 2.027 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.320      ;
; 2.137 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.079      ; 2.387      ;
; 2.151 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.444      ;
; 2.295 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 2.704      ;
; 2.331 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.077      ; 2.589      ;
; 2.338 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.631      ;
; 2.423 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 2.832      ;
; 2.455 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.077      ; 2.713      ;
; 2.462 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.755      ;
; 2.496 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.451      ;
; 2.542 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.497      ;
; 2.561 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.854      ;
; 2.649 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.207      ; 3.037      ;
; 2.692 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 2.985      ;
; 2.730 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 3.139      ;
; 2.777 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.207      ; 3.165      ;
; 2.796 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.751      ;
; 2.815 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.061      ;
; 2.821 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.067      ;
; 2.835 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.790      ;
; 2.847 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.093      ;
; 2.853 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.099      ;
; 2.858 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 3.267      ;
; 2.907 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 3.316      ;
; 2.935 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.181      ;
; 2.967 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.065      ; 3.213      ;
; 2.968 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.923      ;
; 3.018 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.011      ; 3.210      ;
; 3.035 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.228      ; 3.444      ;
; 3.039 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.226     ; 2.994      ;
; 3.050 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.011      ; 3.242      ;
; 3.090 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.261     ; 3.010      ;
; 3.136 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.261     ; 3.056      ;
; 3.203 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.495     ; 1.889      ;
; 3.268 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.625     ; 1.824      ;
; 3.300 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.625     ; 1.856      ;
; 3.316 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.625     ; 1.872      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.457 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.207      ; 2.058      ;
; 0.490 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 1.207      ; 2.091      ;
; 0.942 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.207      ; 2.043      ;
; 0.975 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 1.207      ; 2.076      ;
; 1.345 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.043      ; 1.559      ;
; 1.428 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.039      ; 1.638      ;
; 3.052 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -1.728     ; 1.505      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.468 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.640      ; 4.321      ;
; 0.555 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.460      ; 4.228      ;
; 0.623 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.495      ; 4.331      ;
; 0.748 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.497      ; 4.458      ;
; 0.754 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.491      ; 4.458      ;
; 0.769 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.457      ; 4.439      ;
; 0.805 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.603      ; 4.621      ;
; 0.809 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.638      ; 4.660      ;
; 0.820 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.454      ; 4.487      ;
; 0.849 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.496      ; 4.558      ;
; 0.876 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.493      ; 4.582      ;
; 0.886 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.457      ; 4.556      ;
; 0.933 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.496      ; 4.642      ;
; 0.971 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.493      ; 4.677      ;
; 0.981 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.456      ; 4.650      ;
; 0.997 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.491      ; 4.701      ;
; 1.082 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.489      ; 4.784      ;
; 1.086 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.640      ; 4.459      ;
; 1.109 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.452      ; 4.774      ;
; 1.126 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.460      ; 4.319      ;
; 1.162 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.495      ; 4.390      ;
; 1.175 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.453      ; 4.841      ;
; 1.218 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.638      ; 4.589      ;
; 1.225 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.490      ; 4.928      ;
; 1.227 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.521      ; 1.768      ;
; 1.230 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.491      ; 4.454      ;
; 1.245 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.489      ; 4.947      ;
; 1.250 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.497      ; 4.480      ;
; 1.259 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.603      ; 4.595      ;
; 1.279 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.521      ; 1.820      ;
; 1.306 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.493      ; 4.532      ;
; 1.315 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.456      ; 4.504      ;
; 1.318 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.518      ; 1.856      ;
; 1.341 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.453      ; 4.527      ;
; 1.349 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.431      ; 4.993      ;
; 1.354 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.461      ; 3.825      ;
; 1.355 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.457      ; 4.545      ;
; 1.357 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.489      ; 4.579      ;
; 1.369 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.318      ; 3.697      ;
; 1.371 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.496      ; 4.600      ;
; 1.374 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.521      ; 1.915      ;
; 1.374 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.048      ; 1.422      ;
; 1.374 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.452      ; 4.559      ;
; 1.385 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.498      ; 3.893      ;
; 1.397 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.454      ; 4.584      ;
; 1.399 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.355      ; 3.764      ;
; 1.400 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.158      ; 1.558      ;
; 1.400 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.491      ; 4.624      ;
; 1.416 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.493      ; 4.642      ;
; 1.418 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.490      ; 4.641      ;
; 1.427 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.354      ; 3.791      ;
; 1.432 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.353      ; 3.795      ;
; 1.439 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.496      ; 3.945      ;
; 1.445 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.315      ; 3.770      ;
; 1.446 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.489      ; 4.668      ;
; 1.457 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.053      ; 1.510      ;
; 1.459 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.496      ; 4.688      ;
; 1.462 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.354      ; 3.826      ;
; 1.469 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.351      ; 3.830      ;
; 1.486 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.707      ; 4.203      ;
; 1.493 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.046      ; 1.539      ;
; 1.496 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.312      ; 3.818      ;
; 1.504 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.431      ; 4.668      ;
; 1.506 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.457      ; 4.696      ;
; 1.511 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.518      ; 2.049      ;
; 1.521 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.521      ; 2.062      ;
; 1.552 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.349      ; 3.911      ;
; 1.557 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.705      ; 4.272      ;
; 1.559 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.351      ; 3.920      ;
; 1.562 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.315      ; 3.887      ;
; 1.566 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.314      ; 3.890      ;
; 1.584 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.640      ; 5.447      ;
; 1.608 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.347      ; 3.965      ;
; 1.618 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.708      ; 4.336      ;
; 1.619 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.706      ; 4.335      ;
; 1.623 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.665      ; 4.298      ;
; 1.625 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.701      ; 4.336      ;
; 1.638 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.349      ; 3.997      ;
; 1.659 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.661      ; 4.330      ;
; 1.665 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.698      ; 4.373      ;
; 1.674 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.638      ; 5.535      ;
; 1.685 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.494      ; 4.189      ;
; 1.705 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.310      ; 4.025      ;
; 1.708 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.665      ; 4.383      ;
; 1.711 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.311      ; 4.032      ;
; 1.714 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.703      ; 4.427      ;
; 1.756 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.347      ; 4.113      ;
; 1.780 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.520      ; 2.320      ;
; 1.796 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 3.460      ; 5.479      ;
; 1.797 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.666      ; 4.473      ;
; 1.808 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.348      ; 4.166      ;
; 1.821 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.669      ; 4.500      ;
; 1.851 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.666      ; 4.527      ;
; 1.894 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.289      ; 4.193      ;
; 1.916 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.522      ; 2.458      ;
; 1.922 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.640      ; 5.285      ;
; 1.967 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.519      ; 2.506      ;
; 2.002 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.520      ; 2.542      ;
; 2.033 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.522      ; 2.575      ;
; 2.073 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 3.638      ; 5.434      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.686 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.045      ; 0.902      ;
; 0.693 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 0.936      ;
; 0.751 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 0.994      ;
; 0.760 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.581      ; 4.735      ;
; 0.782 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.302      ; 2.478      ;
; 0.821 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 3.581      ; 4.796      ;
; 0.926 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.302      ; 2.622      ;
; 0.980 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.045      ; 1.196      ;
; 1.014 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.045      ; 1.230      ;
; 1.205 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.302      ; 2.401      ;
; 1.293 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.581      ; 4.768      ;
; 1.296 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.045      ; 1.512      ;
; 1.316 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 3.581      ; 4.791      ;
; 1.318 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 1.302      ; 2.514      ;
; 1.702 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.236      ;
; 1.787 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.321      ;
; 1.955 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.198      ;
; 1.960 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.386      ; 2.527      ;
; 1.973 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.507      ;
; 2.000 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.243      ;
; 2.013 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.072      ; 2.256      ;
; 2.018 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.272      ;
; 2.096 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.305      ;
; 2.163 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.697      ;
; 2.178 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.432      ;
; 2.179 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.433      ;
; 2.186 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.062      ; 2.429      ;
; 2.225 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.322      ;
; 2.248 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.782      ;
; 2.277 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.125      ; 2.583      ;
; 2.283 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.492      ;
; 2.299 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.063     ; 2.417      ;
; 2.325 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.579      ;
; 2.344 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.553      ;
; 2.366 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.575      ;
; 2.373 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.062      ; 2.616      ;
; 2.421 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.386      ; 2.988      ;
; 2.437 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.125      ; 2.743      ;
; 2.439 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.353      ; 2.973      ;
; 2.459 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.713      ;
; 2.514 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.611      ;
; 2.516 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.613      ;
; 2.530 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.627      ;
; 2.549 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.758      ;
; 2.561 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.028      ; 2.770      ;
; 2.604 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.063     ; 2.722      ;
; 2.620 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.073      ; 2.874      ;
; 2.819 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.916      ;
; 2.821 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.084     ; 2.918      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 0.770 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.261     ; 0.700      ;
; 0.770 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.261     ; 0.700      ;
; 0.788 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 0.719      ;
; 0.789 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 0.720      ;
; 0.902 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.368     ; 0.725      ;
; 0.903 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.368     ; 0.726      ;
; 0.906 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.259     ; 0.838      ;
; 0.953 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.259     ; 0.885      ;
; 0.954 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.259     ; 0.886      ;
; 0.955 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.259     ; 0.887      ;
; 0.971 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.258     ; 0.904      ;
; 0.972 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.258     ; 0.905      ;
; 1.107 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.350      ;
; 1.111 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.353      ;
; 1.203 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.445      ;
; 1.344 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.586      ;
; 1.437 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.680      ;
; 1.445 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.367     ; 1.269      ;
; 1.446 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.367     ; 1.270      ;
; 1.472 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.463      ;
; 1.472 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.463      ;
; 1.472 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.463      ;
; 1.472 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.463      ;
; 1.484 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 1.415      ;
; 1.484 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 1.415      ;
; 1.509 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.476      ;
; 1.509 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.476      ;
; 1.509 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.476      ;
; 1.509 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.476      ;
; 1.512 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.503      ;
; 1.512 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.503      ;
; 1.512 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.503      ;
; 1.512 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.200     ; 1.503      ;
; 1.524 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.766      ;
; 1.536 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 1.467      ;
; 1.536 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 1.467      ;
; 1.597 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 1.839      ;
; 1.632 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.072      ; 1.875      ;
; 1.644 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.634      ;
; 1.644 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.634      ;
; 1.644 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.634      ;
; 1.644 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.634      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.634      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.634      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.634      ;
; 1.668 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.634      ;
; 1.672 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.601      ;
; 1.672 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.601      ;
; 1.700 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.666      ;
; 1.700 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.666      ;
; 1.700 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.666      ;
; 1.700 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.666      ;
; 1.714 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.704      ;
; 1.714 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.704      ;
; 1.714 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.704      ;
; 1.714 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.201     ; 1.704      ;
; 1.721 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.687      ;
; 1.721 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.687      ;
; 1.721 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.687      ;
; 1.721 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.225     ; 1.687      ;
; 1.763 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.728      ;
; 1.763 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.728      ;
; 1.763 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.728      ;
; 1.763 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.728      ;
; 1.801 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.766      ;
; 1.801 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.766      ;
; 1.801 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.766      ;
; 1.801 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.766      ;
; 1.812 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.741      ;
; 1.812 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.741      ;
; 1.857 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.822      ;
; 1.857 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.822      ;
; 1.857 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.822      ;
; 1.857 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.226     ; 1.822      ;
; 1.913 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.880      ;
; 1.913 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.880      ;
; 1.913 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.880      ;
; 1.913 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.880      ;
; 1.933 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.260     ; 1.864      ;
; 1.942 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.257     ; 1.876      ;
; 1.942 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.257     ; 1.876      ;
; 1.952 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.881      ;
; 1.952 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 1.881      ;
; 1.962 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.223     ; 1.930      ;
; 1.962 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.223     ; 1.930      ;
; 1.962 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.223     ; 1.930      ;
; 1.962 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.223     ; 1.930      ;
; 1.998 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.965      ;
; 1.998 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.965      ;
; 1.998 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.965      ;
; 1.998 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.224     ; 1.965      ;
; 2.107 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 2.036      ;
; 2.247 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 2.176      ;
; 2.314 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.071      ; 2.556      ;
; 2.377 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.257     ; 2.311      ;
; 2.387 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.262     ; 2.316      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.335 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.113      ; 4.457      ;
; -1.335 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.113      ; 4.457      ;
; -1.335 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 2.113      ; 4.457      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 1.458 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.396      ; 4.035      ;
; 1.458 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.396      ; 4.035      ;
; 1.458 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.396      ; 4.035      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -3.000 ; -45.350       ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -1.448 ; -1.448        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; -1.227 ; -17.050       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.206 ; -3.149        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.197 ; -1.240        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.037 ; -1.057        ;
; Clock                                                                           ; -0.849 ; -2.594        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -0.724 ; -7.027        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -0.626 ; -0.626        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -0.624 ; -0.624        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -0.610 ; -0.610        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -0.596 ; -0.596        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -0.592 ; -0.592        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -0.485 ; -0.485        ;
+---------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.021 ; -0.021        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.114  ; 0.000         ;
; Clock                                                                           ; 0.181  ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 0.181  ; 0.000         ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 0.182  ; 0.000         ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 0.182  ; 0.000         ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 0.182  ; 0.000         ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 0.182  ; 0.000         ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 0.182  ; 0.000         ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 0.182  ; 0.000         ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; 0.193  ; 0.000         ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 0.201  ; 0.000         ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 0.322  ; 0.000         ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 0.492  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                 ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; -0.364 ; -1.092        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                 ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; TGCo:inst|MSM:inst|ACL_Clock ; 0.702 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; -3.000 ; -18.930       ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; -1.000 ; -19.000       ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -1.000 ; -16.000       ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -1.000 ; -10.000       ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -1.000 ; -10.000       ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; -1.000 ; -5.000        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.000 ; -5.000        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; -1.000 ; -2.000        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; -1.000 ; -1.000        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; -1.000 ; -1.000        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 0.389  ; 0.000         ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.437  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                         ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                   ; Launch Clock                      ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+
; -3.000 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.603     ; 2.394      ;
; -3.000 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.603     ; 2.394      ;
; -3.000 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.603     ; 2.394      ;
; -2.968 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.604     ; 2.361      ;
; -2.968 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.604     ; 2.361      ;
; -2.968 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.604     ; 2.361      ;
; -2.966 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.482      ;
; -2.966 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.482      ;
; -2.966 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.482      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.453     ; 2.498      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.453     ; 2.498      ;
; -2.954 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.453     ; 2.498      ;
; -2.949 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.480     ; 2.466      ;
; -2.949 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.480     ; 2.466      ;
; -2.949 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.480     ; 2.466      ;
; -2.941 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.601     ; 2.337      ;
; -2.941 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.601     ; 2.337      ;
; -2.941 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.601     ; 2.337      ;
; -2.922 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.454     ; 2.465      ;
; -2.922 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.454     ; 2.465      ;
; -2.922 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.454     ; 2.465      ;
; -2.910 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.408     ; 2.499      ;
; -2.910 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.408     ; 2.499      ;
; -2.910 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.408     ; 2.499      ;
; -2.895 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.441      ;
; -2.895 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.441      ;
; -2.895 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.451     ; 2.441      ;
; -2.872 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.412      ;
; -2.872 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.412      ;
; -2.872 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.412      ;
; -2.840 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.356      ;
; -2.840 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.356      ;
; -2.840 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.481     ; 2.356      ;
; -2.834 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.407     ; 2.424      ;
; -2.834 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.407     ; 2.424      ;
; -2.834 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.407     ; 2.424      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.455     ; 2.373      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.455     ; 2.373      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.455     ; 2.373      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.384     ; 2.444      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.384     ; 2.444      ;
; -2.831 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.384     ; 2.444      ;
; -2.818 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.383     ; 2.432      ;
; -2.818 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.383     ; 2.432      ;
; -2.818 ; TGCo:inst|MSM:inst|TLCF_Select[0] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.383     ; 2.432      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.409     ; 2.388      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.409     ; 2.388      ;
; -2.800 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.409     ; 2.388      ;
; -2.787 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.630     ; 2.154      ;
; -2.787 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.630     ; 2.154      ;
; -2.787 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.630     ; 2.154      ;
; -2.774 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.428     ; 2.343      ;
; -2.774 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.428     ; 2.343      ;
; -2.774 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.428     ; 2.343      ;
; -2.766 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.432     ; 2.331      ;
; -2.766 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.432     ; 2.331      ;
; -2.766 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.432     ; 2.331      ;
; -2.761 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.380     ; 2.378      ;
; -2.761 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.380     ; 2.378      ;
; -2.761 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.380     ; 2.378      ;
; -2.755 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.704     ; 2.048      ;
; -2.755 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.704     ; 2.048      ;
; -2.755 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.704     ; 2.048      ;
; -2.742 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.429     ; 2.310      ;
; -2.742 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.429     ; 2.310      ;
; -2.742 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.429     ; 2.310      ;
; -2.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.529     ; 2.201      ;
; -2.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.529     ; 2.201      ;
; -2.733 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.529     ; 2.201      ;
; -2.729 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.381     ; 2.345      ;
; -2.729 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.381     ; 2.345      ;
; -2.729 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.381     ; 2.345      ;
; -2.720 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.260      ;
; -2.720 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.260      ;
; -2.720 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.457     ; 2.260      ;
; -2.715 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.426     ; 2.286      ;
; -2.715 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.426     ; 2.286      ;
; -2.715 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.426     ; 2.286      ;
; -2.707 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.632     ; 2.072      ;
; -2.707 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.632     ; 2.072      ;
; -2.707 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.632     ; 2.072      ;
; -2.702 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.378     ; 2.321      ;
; -2.702 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.378     ; 2.321      ;
; -2.702 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.378     ; 2.321      ;
; -2.634 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.617     ; 2.014      ;
; -2.604 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.482     ; 2.119      ;
; -2.604 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.482     ; 2.119      ;
; -2.604 ; TGCo:inst|MSM:inst|TLCF_Enable    ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.482     ; 2.119      ;
; -2.602 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.618     ; 1.981      ;
; -2.600 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.503     ; 2.094      ;
; -2.591 ; TGCo:inst|MSM:inst|RF_Select[3]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.475     ; 2.113      ;
; -2.583 ; TGCo:inst|MSM:inst|TLCF_Select[3] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.502     ; 2.078      ;
; -2.575 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.615     ; 1.957      ;
; -2.559 ; TGCo:inst|MSM:inst|RF_Select[2]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.476     ; 2.080      ;
; -2.534 ; TGCo:inst|MSM:inst|TLCF_Select[1] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.419     ; 2.112      ;
; -2.532 ; TGCo:inst|MSM:inst|RF_Select[1]   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.473     ; 2.056      ;
; -2.506 ; TGCo:inst|MSM:inst|TLCF_Select[2] ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.479     ; 2.024      ;
; -2.495 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 1.938      ;
; -2.495 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 1.938      ;
; -2.495 ; TGCo:inst|MSM:inst|TLCF_Control   ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|TLCF_Clock ; 1.000        ; -1.554     ; 1.938      ;
+--------+-----------------------------------+-------------------------------------------+-----------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -1.448 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.131     ; 1.896      ;
; -1.444 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.131     ; 1.892      ;
; -1.343 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.055     ; 1.867      ;
; -1.333 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.081     ; 1.831      ;
; -1.324 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.081     ; 1.822      ;
; -1.317 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.119     ; 1.777      ;
; -1.297 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.101      ; 1.977      ;
; -1.293 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.131     ; 1.741      ;
; -1.291 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.116      ; 1.986      ;
; -1.244 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.066     ; 1.757      ;
; -1.236 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.032     ; 1.783      ;
; -1.199 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.101      ; 1.879      ;
; -1.192 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.081     ; 1.690      ;
; -1.172 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.055     ; 1.696      ;
; -1.155 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.101      ; 1.835      ;
; -1.087 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.055     ; 1.611      ;
; -0.767 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.056     ; 1.280      ;
; -0.617 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; -0.056     ; 1.130      ;
; -0.109 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.500        ; 0.612      ; 0.905      ;
; 0.492  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1.000        ; 0.612      ; 0.804      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -1.227 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.002      ; 3.402      ;
; -1.185 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.085      ; 3.462      ;
; -1.161 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.087      ; 3.349      ;
; -0.891 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.988      ; 2.941      ;
; -0.832 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.985      ; 2.984      ;
; -0.815 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.972      ; 2.935      ;
; -0.810 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.544      ; 2.821      ;
; -0.782 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.014      ; 2.946      ;
; -0.780 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.013      ; 2.949      ;
; -0.774 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.211      ; 1.442      ;
; -0.757 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.380      ; 2.604      ;
; -0.747 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.988      ; 2.986      ;
; -0.743 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.209      ; 1.587      ;
; -0.727 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.013      ; 2.872      ;
; -0.710 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.990      ; 2.868      ;
; -0.707 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.006      ; 2.793      ;
; -0.706 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.208      ; 1.476      ;
; -0.694 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.208      ; 1.537      ;
; -0.689 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.541      ; 2.802      ;
; -0.687 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.364      ; 2.604      ;
; -0.668 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.542      ; 2.866      ;
; -0.657 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.377      ; 2.606      ;
; -0.655 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.211      ; 1.512      ;
; -0.654 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.085      ; 2.921      ;
; -0.654 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.406      ; 2.615      ;
; -0.650 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.005      ; 2.819      ;
; -0.638 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.561      ; 2.765      ;
; -0.637 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.991      ; 2.868      ;
; -0.637 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.569      ; 2.767      ;
; -0.636 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.568      ; 2.741      ;
; -0.631 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.544      ; 2.748      ;
; -0.612 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.056      ; 2.770      ;
; -0.609 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.564      ; 2.738      ;
; -0.608 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.380      ; 2.644      ;
; -0.605 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.405      ; 2.571      ;
; -0.574 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.009      ; 2.743      ;
; -0.573 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.563      ; 2.701      ;
; -0.571 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.382      ; 2.526      ;
; -0.569 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.565      ; 2.701      ;
; -0.568 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.208      ; 1.411      ;
; -0.560 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 1.986      ; 2.786      ;
; -0.557 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.405      ; 2.499      ;
; -0.556 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.475      ; 2.695      ;
; -0.556 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.547      ; 2.748      ;
; -0.503 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.383      ; 2.531      ;
; -0.498 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.009      ; 2.669      ;
; -0.475 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.006      ; 2.739      ;
; -0.469 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.541      ; 2.655      ;
; -0.462 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.210      ; 1.129      ;
; -0.459 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.029     ; 0.905      ;
; -0.454 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.479      ; 2.429      ;
; -0.446 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.009      ; 2.615      ;
; -0.431 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.005      ; 2.597      ;
; -0.430 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.034     ; 0.955      ;
; -0.430 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.016      ; 0.943      ;
; -0.423 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.563      ; 2.653      ;
; -0.418 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.477      ; 2.482      ;
; -0.414 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.207      ; 1.183      ;
; -0.401 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.398      ; 2.284      ;
; -0.399 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.087      ; 2.577      ;
; -0.390 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.378      ; 2.413      ;
; -0.347 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.397      ; 2.313      ;
; -0.344 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.207      ; 1.113      ;
; -0.341 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.210      ; 1.008      ;
; -0.330 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.397      ; 2.293      ;
; -0.322 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.448      ; 2.277      ;
; -0.319 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.210      ; 1.175      ;
; -0.297 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.002      ; 2.972      ;
; -0.295 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.007      ; 2.564      ;
; -0.289 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.500        ; 2.002      ; 2.454      ;
; -0.267 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.401      ; 2.235      ;
; -0.244 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; -0.033     ; 0.864      ;
; -0.244 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.087      ; 2.932      ;
; -0.244 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.394      ; 2.206      ;
; -0.242 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.085      ; 3.019      ;
; -0.226 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.401      ; 2.192      ;
; -0.197 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.401      ; 2.163      ;
; -0.183 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 0.210      ; 1.039      ;
; -0.183 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.398      ; 2.244      ;
; -0.153 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.399      ; 2.219      ;
; -0.065 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.988      ; 2.615      ;
; -0.020 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.009      ; 2.689      ;
; -0.019 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.006      ; 2.605      ;
; -0.009 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.972      ; 2.629      ;
; 0.006  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.985      ; 2.646      ;
; 0.019  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.005      ; 2.650      ;
; 0.053  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.014      ; 2.611      ;
; 0.055  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.085      ; 2.712      ;
; 0.055  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.009      ; 2.616      ;
; 0.066  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.056      ; 2.592      ;
; 0.074  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.013      ; 2.595      ;
; 0.083  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.986      ; 2.643      ;
; 0.091  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.988      ; 2.648      ;
; 0.103  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.009      ; 2.566      ;
; 0.111  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.013      ; 2.534      ;
; 0.120  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.005      ; 2.546      ;
; 0.124  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.990      ; 2.534      ;
; 0.176  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.087      ; 2.502      ;
; 0.178  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 1.991      ; 2.553      ;
; 0.190  ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 1.000        ; 2.002      ; 2.475      ;
+--------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.206 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 2.091      ;
; -1.203 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 2.088      ;
; -1.166 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 2.127      ;
; -1.093 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.100     ; 1.990      ;
; -1.088 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 2.023      ;
; -1.069 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 2.004      ;
; -1.062 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.013     ; 2.046      ;
; -1.059 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 1.944      ;
; -1.045 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 1.930      ;
; -1.042 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 1.927      ;
; -1.015 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 1.976      ;
; -0.995 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 1.956      ;
; -0.987 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.047     ; 1.937      ;
; -0.965 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 2.082      ;
; -0.962 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.135      ; 2.094      ;
; -0.939 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 1.874      ;
; -0.932 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.100     ; 1.829      ;
; -0.921 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 1.882      ;
; -0.908 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.013     ; 1.892      ;
; -0.898 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.112     ; 1.783      ;
; -0.852 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 1.969      ;
; -0.844 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 1.805      ;
; -0.825 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 1.942      ;
; -0.801 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 1.918      ;
; -0.798 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.135      ; 1.930      ;
; -0.762 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 1.697      ;
; -0.759 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.036     ; 1.720      ;
; -0.743 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 1.678      ;
; -0.688 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 1.805      ;
; -0.661 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.120      ; 1.778      ;
; -0.660 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.047     ; 1.610      ;
; -0.613 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.062     ; 1.548      ;
; -0.403 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.041     ; 1.349      ;
; -0.376 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.041     ; 1.322      ;
; -0.374 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.041     ; 1.320      ;
; -0.349 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.631      ; 1.582      ;
; -0.303 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 0.631      ; 1.536      ;
; -0.290 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.025     ; 1.252      ;
; -0.272 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.928      ; 2.802      ;
; -0.263 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.500        ; 1.928      ; 2.793      ;
; -0.034 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.025     ; 0.996      ;
; 0.160  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.025     ; 0.802      ;
; 0.338  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.631      ; 1.395      ;
; 0.338  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 0.631      ; 1.395      ;
; 0.347  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.928      ; 2.683      ;
; 0.367  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.041     ; 0.579      ;
; 0.368  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.928      ; 2.662      ;
; 0.379  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.025     ; 0.583      ;
; 0.411  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; -0.041     ; 0.535      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -1.197 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 2.143      ;
; -1.121 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 2.067      ;
; -1.104 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.500        ; 2.731      ; 4.437      ;
; -1.045 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.991      ;
; -0.984 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.930      ;
; -0.934 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.880      ;
; -0.917 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.863      ;
; -0.859 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.805      ;
; -0.842 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.788      ;
; -0.812 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.758      ;
; -0.254 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; 2.731      ; 4.087      ;
; -0.030 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.976      ;
; -0.013 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.959      ;
; 0.046  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.900      ;
; 0.063  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.883      ;
; 0.122  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.824      ;
; 0.139  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.807      ;
; 0.149  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.797      ;
; 0.150  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.796      ;
; 0.152  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.794      ;
; 0.172  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.774      ;
; 0.183  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.763      ;
; 0.184  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.762      ;
; 0.186  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.760      ;
; 0.200  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.746      ;
; 0.216  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.730      ;
; 0.220  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.726      ;
; 0.225  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.721      ;
; 0.226  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.720      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.250  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.696      ;
; 0.266  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.680      ;
; 0.301  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.645      ;
; 0.302  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.644      ;
; 0.303  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.643      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.308  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.638      ;
; 0.322  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.624      ;
; 0.334  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.612      ;
; 0.362  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.584      ;
; 0.363  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.583      ;
; 0.365  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.581      ;
; 0.411  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.535      ;
; 0.414  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.532      ;
; 0.483  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.463      ;
; 0.485  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.461      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.037 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -1.203     ; 0.831      ;
; -0.020 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 0.574      ; 1.196      ;
; 0.002  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.500        ; 0.574      ; 1.174      ;
; 0.078  ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.022     ; 0.907      ;
; 0.086  ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; -0.023     ; 0.898      ;
; 0.590  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 0.574      ; 1.086      ;
; 0.610  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 1.000        ; 0.574      ; 1.066      ;
+--------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.849 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.794      ;
; -0.836 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.781      ;
; -0.707 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.652      ;
; -0.679 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.624      ;
; -0.596 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.541      ;
; -0.593 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.538      ;
; -0.551 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.500        ; 1.587      ; 2.720      ;
; -0.528 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.473      ;
; -0.474 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 1.587      ; 2.643      ;
; -0.411 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.356      ;
; -0.398 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.587      ; 2.567      ;
; -0.395 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.340      ;
; -0.331 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.276      ;
; -0.331 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.276      ;
; -0.318 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.263      ;
; -0.318 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.263      ;
; -0.261 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.206      ;
; -0.261 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.206      ;
; -0.261 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.206      ;
; -0.251 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.196      ;
; -0.251 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.196      ;
; -0.248 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.193      ;
; -0.248 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.193      ;
; -0.248 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.193      ;
; -0.245 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.190      ;
; -0.245 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.190      ;
; -0.198 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.587      ; 2.367      ;
; -0.189 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.134      ;
; -0.189 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.134      ;
; -0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.126      ;
; -0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.126      ;
; -0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.126      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.120      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.120      ;
; -0.175 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.120      ;
; -0.168 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.500        ; 1.587      ; 2.337      ;
; -0.161 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.106      ;
; -0.161 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.106      ;
; -0.120 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.065      ;
; -0.120 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.065      ;
; -0.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.064      ;
; -0.119 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.064      ;
; -0.110 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.500        ; 1.587      ; 2.279      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.036      ;
; -0.080 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.025      ;
; -0.063 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.008      ;
; -0.063 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 1.008      ;
; -0.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.995      ;
; -0.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.995      ;
; -0.050 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.995      ;
; -0.045 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.990      ;
; -0.024 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.969      ;
; -0.021 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.966      ;
; -0.011 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.956      ;
; -0.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.955      ;
; -0.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.955      ;
; -0.010 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.955      ;
; -0.008 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.953      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.007  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.938      ;
; 0.042  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 1.000        ; 1.587      ; 2.627      ;
; 0.054  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.891      ;
; 0.055  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.890      ;
; 0.103  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.587      ; 2.566      ;
; 0.118  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.827      ;
; 0.121  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.824      ;
; 0.146  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.799      ;
; 0.149  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.796      ;
; 0.149  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.796      ;
; 0.149  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.796      ;
; 0.153  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.792      ;
; 0.157  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 1.000        ; 1.587      ; 2.512      ;
; 0.162  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.783      ;
; 0.162  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.783      ;
; 0.166  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.779      ;
; 0.174  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.771      ;
; 0.201  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.744      ;
; 0.203  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.742      ;
; 0.229  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.716      ;
; 0.232  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.713      ;
; 0.232  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.713      ;
; 0.235  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.710      ;
; 0.291  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.654      ;
; 0.291  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.654      ;
; 0.295  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.650      ;
; 0.297  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.648      ;
; 0.300  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.645      ;
; 0.319  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.626      ;
; 0.319  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.626      ;
; 0.320  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.587      ; 2.349      ;
; 0.323  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.622      ;
; 0.336  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.609      ;
; 0.340  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.605      ;
; 0.347  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 1.000        ; 1.587      ; 2.322      ;
; 0.409  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 1.000        ; -0.042     ; 0.536      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; -0.724 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 1.301      ;
; -0.715 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.406     ; 1.296      ;
; -0.641 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.411     ; 1.217      ;
; -0.566 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 1.143      ;
; -0.462 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.409     ; 1.040      ;
; -0.436 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.382      ;
; -0.436 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.382      ;
; -0.431 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.040     ; 1.378      ;
; -0.431 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.040     ; 1.378      ;
; -0.420 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 1.020      ;
; -0.420 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 1.020      ;
; -0.420 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 1.020      ;
; -0.420 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 1.020      ;
; -0.406 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.386     ; 1.007      ;
; -0.406 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.386     ; 1.007      ;
; -0.406 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.386     ; 1.007      ;
; -0.406 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.386     ; 1.007      ;
; -0.401 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 0.978      ;
; -0.401 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 0.978      ;
; -0.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.385     ; 1.003      ;
; -0.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.385     ; 1.003      ;
; -0.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.385     ; 1.003      ;
; -0.401 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.385     ; 1.003      ;
; -0.392 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.406     ; 0.973      ;
; -0.392 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.406     ; 0.973      ;
; -0.373 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.319      ;
; -0.373 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 1.319      ;
; -0.352 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.951      ;
; -0.352 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.951      ;
; -0.352 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.951      ;
; -0.352 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.951      ;
; -0.318 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.411     ; 0.894      ;
; -0.318 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.411     ; 0.894      ;
; -0.316 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.914      ;
; -0.316 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.914      ;
; -0.316 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.914      ;
; -0.316 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.914      ;
; -0.310 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.908      ;
; -0.310 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.908      ;
; -0.310 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.908      ;
; -0.310 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.389     ; 0.908      ;
; -0.306 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.408     ; 0.885      ;
; -0.306 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.408     ; 0.885      ;
; -0.284 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.898      ;
; -0.284 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.898      ;
; -0.284 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.898      ;
; -0.284 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.898      ;
; -0.271 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.870      ;
; -0.271 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.870      ;
; -0.271 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.870      ;
; -0.271 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.870      ;
; -0.266 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.865      ;
; -0.266 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.865      ;
; -0.266 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.865      ;
; -0.266 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.865      ;
; -0.251 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.850      ;
; -0.251 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.850      ;
; -0.251 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.850      ;
; -0.251 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.388     ; 0.850      ;
; -0.248 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.862      ;
; -0.248 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.862      ;
; -0.248 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.862      ;
; -0.248 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.373     ; 0.862      ;
; -0.243 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 0.820      ;
; -0.243 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.410     ; 0.820      ;
; -0.217 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.460     ; 0.744      ;
; -0.216 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.460     ; 0.743      ;
; -0.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.797      ;
; -0.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.797      ;
; -0.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.797      ;
; -0.182 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.797      ;
; -0.166 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 0.766      ;
; -0.166 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 0.766      ;
; -0.166 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 0.766      ;
; -0.166 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.387     ; 0.766      ;
; -0.149 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.764      ;
; -0.149 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.764      ;
; -0.149 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.764      ;
; -0.149 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.372     ; 0.764      ;
; -0.139 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.409     ; 0.717      ;
; -0.139 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.409     ; 0.717      ;
; 0.072  ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.406     ; 0.509      ;
; 0.073  ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.406     ; 0.508      ;
; 0.077  ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.461     ; 0.449      ;
; 0.078  ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.461     ; 0.448      ;
; 0.079  ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.407     ; 0.501      ;
; 0.085  ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.407     ; 0.495      ;
; 0.085  ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.407     ; 0.495      ;
; 0.085  ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.407     ; 0.495      ;
; 0.130  ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 0.816      ;
; 0.133  ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.408     ; 0.446      ;
; 0.134  ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.408     ; 0.445      ;
; 0.135  ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.040     ; 0.812      ;
; 0.145  ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.409     ; 0.433      ;
; 0.145  ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.409     ; 0.433      ;
; 0.193  ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 1.000        ; -0.041     ; 0.753      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.626 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.572      ;
; -0.619 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.565      ;
; -0.551 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.497      ;
; -0.493 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.500        ; 1.530      ; 2.625      ;
; -0.484 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.430      ;
; -0.441 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.387      ;
; -0.421 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.367      ;
; -0.370 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.316      ;
; -0.301 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.247      ;
; -0.172 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.118      ;
; 0.046  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.900      ;
; 0.053  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.893      ;
; 0.097  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.849      ;
; 0.112  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.834      ;
; 0.121  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.825      ;
; 0.148  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.798      ;
; 0.188  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.758      ;
; 0.224  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.722      ;
; 0.226  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.720      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.251  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.695      ;
; 0.275  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; 1.530      ; 2.357      ;
; 0.299  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.647      ;
; 0.301  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.645      ;
; 0.302  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.644      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.327  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.619      ;
; 0.335  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.611      ;
; 0.341  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.605      ;
; 0.342  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.604      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.368  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.578      ;
; 0.371  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.575      ;
; 0.371  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.575      ;
; 0.409  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.537      ;
; 0.413  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.533      ;
; 0.429  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.517      ;
; 0.466  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.480      ;
; 0.474  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.472      ;
; 0.477  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.469      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.624 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.570      ;
; -0.605 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.551      ;
; -0.553 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.499      ;
; -0.485 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.431      ;
; -0.441 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.500        ; 1.467      ; 2.510      ;
; -0.441 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.387      ;
; -0.429 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.375      ;
; -0.417 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.363      ;
; -0.226 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.172      ;
; -0.169 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.115      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.901      ;
; 0.045  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.901      ;
; 0.064  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.882      ;
; 0.064  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.882      ;
; 0.116  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.830      ;
; 0.116  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.830      ;
; 0.184  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.762      ;
; 0.184  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.762      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.240  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.706      ;
; 0.240  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.706      ;
; 0.248  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.698      ;
; 0.248  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.698      ;
; 0.249  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.697      ;
; 0.252  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.694      ;
; 0.252  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.694      ;
; 0.284  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; 1.467      ; 2.285      ;
; 0.300  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.646      ;
; 0.300  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.646      ;
; 0.301  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.645      ;
; 0.332  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.614      ;
; 0.337  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.609      ;
; 0.349  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.597      ;
; 0.368  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.578      ;
; 0.368  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.578      ;
; 0.369  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.577      ;
; 0.412  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.534      ;
; 0.420  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.526      ;
; 0.421  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.525      ;
; 0.428  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.518      ;
; 0.474  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.472      ;
; 0.477  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.469      ;
; 0.479  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.467      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; -0.610 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.556      ;
; -0.596 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.542      ;
; -0.544 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.490      ;
; -0.500 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.500        ; 1.483      ; 2.585      ;
; -0.472 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.418      ;
; -0.422 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.368      ;
; -0.420 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.366      ;
; -0.351 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.297      ;
; -0.315 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.261      ;
; -0.228 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.174      ;
; 0.050  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.896      ;
; 0.051  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.895      ;
; 0.065  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.881      ;
; 0.117  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.829      ;
; 0.146  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.800      ;
; 0.189  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.757      ;
; 0.197  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.749      ;
; 0.212  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; 1.483      ; 2.373      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.228  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.239  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.707      ;
; 0.241  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.705      ;
; 0.242  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.704      ;
; 0.242  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.704      ;
; 0.242  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.704      ;
; 0.243  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.703      ;
; 0.294  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.652      ;
; 0.294  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.652      ;
; 0.294  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.652      ;
; 0.295  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.651      ;
; 0.310  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.636      ;
; 0.323  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.623      ;
; 0.333  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.613      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.367  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.579      ;
; 0.412  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.534      ;
; 0.415  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.531      ;
; 0.418  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.528      ;
; 0.463  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.483      ;
; 0.467  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.479      ;
; 0.470  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.476      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.596 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.542      ;
; -0.593 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.539      ;
; -0.539 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.500        ; 1.479      ; 2.620      ;
; -0.521 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.467      ;
; -0.459 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.405      ;
; -0.409 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.355      ;
; -0.396 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.342      ;
; -0.341 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.287      ;
; -0.230 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.176      ;
; -0.187 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 1.133      ;
; 0.046  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.900      ;
; 0.049  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.897      ;
; 0.121  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.825      ;
; 0.134  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.812      ;
; 0.183  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.763      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.229  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.232  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.714      ;
; 0.232  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.714      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; 1.479      ; 2.348      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.233  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.713      ;
; 0.234  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.712      ;
; 0.236  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.710      ;
; 0.246  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.700      ;
; 0.260  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.686      ;
; 0.301  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.645      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.304  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.305  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.306  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.640      ;
; 0.336  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.610      ;
; 0.336  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.610      ;
; 0.345  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.601      ;
; 0.349  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.597      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.366  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.367  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.579      ;
; 0.368  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.578      ;
; 0.411  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.535      ;
; 0.412  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.534      ;
; 0.434  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.512      ;
; 0.472  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.474      ;
; 0.475  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.471      ;
; 0.476  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.470      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.592 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.537      ;
; -0.592 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.537      ;
; -0.518 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.463      ;
; -0.483 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 1.494      ; 2.569      ;
; -0.457 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.402      ;
; -0.413 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.358      ;
; -0.393 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.338      ;
; -0.342 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.287      ;
; -0.218 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.163      ;
; -0.213 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.158      ;
; 0.055  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.890      ;
; 0.055  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.890      ;
; 0.122  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.823      ;
; 0.129  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.816      ;
; 0.131  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.814      ;
; 0.190  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.755      ;
; 0.228  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.228  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.229  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.229  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.230  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.230  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.231  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.234  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.711      ;
; 0.254  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.691      ;
; 0.275  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.670      ;
; 0.279  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 1.494      ; 2.307      ;
; 0.302  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.303  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.642      ;
; 0.304  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.305  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.305  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.327  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.618      ;
; 0.329  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.616      ;
; 0.332  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.613      ;
; 0.344  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.601      ;
; 0.363  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.364  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.581      ;
; 0.365  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.580      ;
; 0.366  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.579      ;
; 0.409  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.536      ;
; 0.412  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.533      ;
; 0.422  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.523      ;
; 0.467  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.478      ;
; 0.481  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.464      ;
; 0.482  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.463      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.485 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.401      ; 2.488      ;
; -0.485 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.431      ;
; -0.409 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.355      ;
; -0.336 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.282      ;
; -0.251 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 1.197      ;
; 0.259  ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.401      ; 2.244      ;
; 0.335  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.611      ;
; 0.335  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.611      ;
; 0.417  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.529      ;
; 0.474  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.472      ;
; 0.485  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.461      ;
; 0.485  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.461      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6'                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                 ; Launch Clock                                                                    ; Latch Clock                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+
; -0.021 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.680      ; 0.764      ;
; 0.564  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -0.500       ; 0.680      ; 0.849      ;
; 0.832  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.049      ; 0.891      ;
; 0.925  ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.049      ; 0.984      ;
; 1.094  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.200      ; 1.294      ;
; 1.136  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.200      ; 1.336      ;
; 1.225  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.214      ; 1.439      ;
; 1.231  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.200      ; 1.431      ;
; 1.291  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.025      ; 1.316      ;
; 1.305  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.050      ; 1.355      ;
; 1.340  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.039      ; 1.379      ;
; 1.375  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.050      ; 1.425      ;
; 1.417  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.025      ; 1.442      ;
; 1.419  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.023     ; 1.396      ;
; 1.427  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.025      ; 1.452      ;
; 1.442  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.072      ; 1.514      ;
; 1.443  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.012     ; 1.431      ;
; 1.534  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; 0.050      ; 1.584      ;
; 1.565  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.023     ; 1.542      ;
; 1.569  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 0.000        ; -0.023     ; 1.546      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|TGC_Machine:inst6|inst2'                                                                                                                                                                        ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                            ; Launch Clock                                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.114 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.188      ; 2.407      ;
; 0.157 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.099      ; 2.361      ;
; 0.166 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.186      ; 2.457      ;
; 0.181 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.083      ; 2.369      ;
; 0.194 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.084      ; 2.383      ;
; 0.194 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.105      ; 2.404      ;
; 0.216 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.156      ; 2.477      ;
; 0.217 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.110      ; 2.432      ;
; 0.224 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.103      ; 2.432      ;
; 0.231 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.081      ; 2.417      ;
; 0.238 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.086      ; 2.429      ;
; 0.242 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.102      ; 2.449      ;
; 0.247 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.107      ; 2.459      ;
; 0.256 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.087      ; 2.448      ;
; 0.266 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.084      ; 2.455      ;
; 0.273 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.111      ; 2.489      ;
; 0.285 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.106      ; 2.496      ;
; 0.287 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.104      ; 2.496      ;
; 0.287 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.112      ; 2.504      ;
; 0.318 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.102      ; 2.525      ;
; 0.347 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.106      ; 2.558      ;
; 0.354 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.068      ; 2.527      ;
; 0.453 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.614      ; 2.077      ;
; 0.469 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.582      ; 2.061      ;
; 0.471 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.612      ; 2.093      ;
; 0.496 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.510      ; 2.016      ;
; 0.497 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.529      ; 2.036      ;
; 0.516 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.188      ; 2.819      ;
; 0.518 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.533      ; 2.061      ;
; 0.519 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.525      ; 2.054      ;
; 0.529 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.532      ; 2.071      ;
; 0.533 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.507      ; 2.050      ;
; 0.539 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.385      ; 0.944      ;
; 0.544 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 0.952      ;
; 0.546 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 0.954      ;
; 0.548 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.530      ; 2.088      ;
; 0.560 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.509      ; 2.079      ;
; 0.565 ; TGCo:inst|switch_debouncer:inst13|inst2 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.689      ; 2.264      ;
; 0.568 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.510      ; 2.088      ;
; 0.569 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.531      ; 2.110      ;
; 0.576 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.186      ; 2.877      ;
; 0.579 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 0.987      ;
; 0.580 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.532      ; 2.122      ;
; 0.581 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.528      ; 2.119      ;
; 0.585 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.688      ; 2.283      ;
; 0.594 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.666      ; 2.270      ;
; 0.596 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.536      ; 2.142      ;
; 0.601 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.695      ; 2.306      ;
; 0.618 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.690      ; 2.318      ;
; 0.620 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.690      ; 2.320      ;
; 0.621 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.537      ; 2.168      ;
; 0.621 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.512      ; 2.143      ;
; 0.625 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.513      ; 2.148      ;
; 0.628 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Control    ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.610      ; 2.248      ;
; 0.630 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.099      ; 2.354      ;
; 0.630 ; TGCo:inst|switch_debouncer:inst10|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.693      ; 2.333      ;
; 0.631 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|IRL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 2.099      ; 2.845      ;
; 0.648 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.668      ; 2.326      ;
; 0.658 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.528      ; 2.196      ;
; 0.663 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.538      ; 2.211      ;
; 0.665 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.188      ; 2.478      ;
; 0.670 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.671      ; 2.351      ;
; 0.679 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.665      ; 2.354      ;
; 0.682 ; TGCo:inst|switch_debouncer:inst8|inst2  ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.686      ; 2.378      ;
; 0.699 ; TGCo:inst|switch_debouncer:inst11|inst2 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.668      ; 2.377      ;
; 0.700 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 1.108      ;
; 0.704 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.385      ; 1.109      ;
; 0.706 ; TGCo:inst|MSM:inst|IRL_Capacity[2]      ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.027      ; 0.733      ;
; 0.725 ; TGCo:inst|switch_debouncer:inst7|inst2  ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10  ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.666      ; 2.401      ;
; 0.729 ; TGCo:inst|MSM:inst|IRL_Capacity[3]      ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.080      ; 0.809      ;
; 0.729 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.105      ; 2.459      ;
; 0.730 ; TGCo:inst|TGC_Machine:inst6|inst3       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 1.494      ; 2.234      ;
; 0.753 ; TGCo:inst|MSM:inst|IRL_Capacity[1]      ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.032      ; 0.785      ;
; 0.765 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.084      ; 2.474      ;
; 0.768 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.107      ; 2.500      ;
; 0.770 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.102      ; 2.497      ;
; 0.780 ; TGCo:inst|MSM:inst|IRL_Capacity[0]      ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.026      ; 0.806      ;
; 0.791 ; TGCo:inst|IRL_Machine:inst3|inst7       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.387      ; 1.198      ;
; 0.794 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.081      ; 2.500      ;
; 0.816 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.084      ; 2.525      ;
; 0.816 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.106      ; 2.547      ;
; 0.853 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Clock      ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.186      ; 2.664      ;
; 0.863 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.083      ; 2.571      ;
; 0.864 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.156      ; 2.645      ;
; 0.876 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.103      ; 2.604      ;
; 0.877 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.106      ; 2.608      ;
; 0.886 ; TGCo:inst|IRL_Machine:inst3|inst8       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.387      ; 1.293      ;
; 0.920 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 1.328      ;
; 0.933 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.104      ; 2.662      ;
; 0.949 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.385      ; 1.354      ;
; 0.953 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.102      ; 2.680      ;
; 0.971 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.388      ; 1.379      ;
; 1.009 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[3]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.110      ; 2.744      ;
; 1.018 ; TGCo:inst|IRL_Machine:inst3|inst9       ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|MSM:inst|IRL_Clock                                      ; TGCo:inst|TGC_Machine:inst6|inst2 ; 0.000        ; 0.387      ; 1.425      ;
; 1.027 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[2]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.087      ; 2.739      ;
; 1.033 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[0]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.086      ; 2.744      ;
; 1.077 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Enable     ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.112      ; 2.814      ;
; 1.080 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|TLCF_Select[1]  ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.111      ; 2.816      ;
; 1.129 ; TGCo:inst|TGC_Machine:inst6|inst2       ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|TGC_Machine:inst6|inst2                                 ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.068      ; 2.822      ;
; 1.417 ; TGCo:inst|clock_generator:inst9|inst5   ; TGCo:inst|MSM:inst|ACL_Clock       ; TGCo:inst|clock_generator:inst9|inst5                             ; TGCo:inst|TGC_Machine:inst6|inst2 ; -0.500       ; 2.188      ; 3.220      ;
+-------+-----------------------------------------+------------------------------------+-------------------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.193 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.319      ;
; 0.266 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.392      ;
; 0.284 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 1.649      ; 2.152      ;
; 0.301 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.427      ;
; 0.309 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.435      ;
; 0.353 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.649      ; 2.221      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.649      ; 2.233      ;
; 0.369 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.495      ;
; 0.370 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.496      ;
; 0.420 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.546      ;
; 0.423 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.549      ;
; 0.424 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.550      ;
; 0.425 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.551      ;
; 0.428 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.554      ;
; 0.430 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.556      ;
; 0.433 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.559      ;
; 0.434 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.560      ;
; 0.463 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.589      ;
; 0.466 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock       ; 0.000        ; 1.649      ; 2.335      ;
; 0.468 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.594      ;
; 0.471 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.597      ;
; 0.492 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.618      ;
; 0.494 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.620      ;
; 0.529 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.655      ;
; 0.532 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.659      ;
; 0.539 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.665      ;
; 0.542 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.668      ;
; 0.543 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.669      ;
; 0.568 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.694      ;
; 0.571 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.697      ;
; 0.578 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.704      ;
; 0.581 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.707      ;
; 0.587 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.713      ;
; 0.589 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock       ; 0.000        ; 1.649      ; 2.457      ;
; 0.645 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock       ; 0.000        ; 1.649      ; 2.513      ;
; 0.648 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.774      ;
; 0.654 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.780      ;
; 0.677 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.803      ;
; 0.680 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.806      ;
; 0.687 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.813      ;
; 0.690 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.816      ;
; 0.707 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.833      ;
; 0.763 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.889      ;
; 0.763 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.889      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.770 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.896      ;
; 0.824 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock       ; -0.500       ; 1.649      ; 2.192      ;
; 0.829 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.955      ;
; 0.829 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.955      ;
; 0.829 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.955      ;
; 0.830 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.956      ;
; 0.830 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.956      ;
; 0.837 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 0.963      ;
; 0.859 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 1.649      ; 2.227      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.875 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.001      ;
; 0.879 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock       ; -0.500       ; 1.649      ; 2.247      ;
; 0.885 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.011      ;
; 0.885 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.011      ;
; 0.885 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.011      ;
; 0.896 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.022      ;
; 0.896 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst5    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.022      ;
; 0.922 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.048      ;
; 0.922 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.048      ;
; 0.925 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.051      ;
; 0.925 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.051      ;
; 0.925 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.051      ;
; 0.942 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.068      ;
; 0.942 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.068      ;
; 0.952 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.078      ;
; 0.952 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst3    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.078      ;
; 0.984 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.110      ;
; 0.984 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.110      ;
; 0.984 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.110      ;
; 0.989 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.115      ;
; 0.989 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst7    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.115      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.118      ;
; 0.992 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst6    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.118      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.120      ;
; 1.017 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst9    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.143      ;
; 1.025 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst8    ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10   ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.151      ;
; 1.051 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.177      ;
; 1.051 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst4    ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.177      ;
; 1.061 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; Clock                                                            ; Clock       ; 0.000        ; 0.042      ; 1.187      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                         ; Launch Clock                                                    ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.266 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.393      ;
; 0.277 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.303 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.431      ;
; 0.314 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.440      ;
; 0.368 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 1.567      ; 2.144      ;
; 0.368 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.368 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.369 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.369 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.369 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.378 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.504      ;
; 0.379 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.505      ;
; 0.384 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.510      ;
; 0.415 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.541      ;
; 0.416 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.542      ;
; 0.416 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.542      ;
; 0.416 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.542      ;
; 0.418 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.450 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.576      ;
; 0.461 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.587      ;
; 0.467 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.470 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.596      ;
; 0.471 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.490 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.616      ;
; 0.523 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.649      ;
; 0.570 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.610 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.736      ;
; 0.620 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.746      ;
; 0.622 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.748      ;
; 0.625 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.751      ;
; 0.845 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst9  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.971      ;
; 0.851 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst8  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.977      ;
; 0.975 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst6  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.101      ;
; 1.007 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst7  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.133      ;
; 1.018 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst5  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.144      ;
; 1.080 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst3  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.206      ;
; 1.100 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 1.567      ; 2.376      ;
; 1.127 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst4  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.253      ;
; 1.179 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst1  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.305      ;
; 1.182 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst2  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.308      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10'                                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.266 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.392      ;
; 0.272 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.397      ;
; 0.304 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.429      ;
; 0.374 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.499      ;
; 0.374 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.499      ;
; 0.380 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.470      ; 2.049      ;
; 0.870 ; TGCo:inst|clock_generator:inst9|inst4 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 0.995      ;
; 0.941 ; TGCo:inst|clock_generator:inst9|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.066      ;
; 0.988 ; TGCo:inst|clock_generator:inst9|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.113      ;
; 1.057 ; TGCo:inst|clock_generator:inst9|inst1 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.041      ; 1.182      ;
; 1.095 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.470      ; 2.264      ;
+-------+---------------------------------------+---------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.261 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.386      ;
; 0.263 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.388      ;
; 0.303 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.428      ;
; 0.306 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.431      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.371 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.496      ;
; 0.372 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.497      ;
; 0.378 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.503      ;
; 0.408 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.533      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.419 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.545      ;
; 0.440 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.565      ;
; 0.449 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.574      ;
; 0.455 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.580      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.589      ;
; 0.472 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.597      ;
; 0.475 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.601      ;
; 0.480 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.605      ;
; 0.482 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.607      ;
; 0.483 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.608      ;
; 0.497 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.622      ;
; 0.529 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.655      ;
; 0.533 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.658      ;
; 0.534 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.659      ;
; 0.545 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.670      ;
; 0.559 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.684      ;
; 0.568 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.693      ;
; 0.577 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.702      ;
; 0.601 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.726      ;
; 0.633 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.758      ;
; 0.659 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.784      ;
; 0.691 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.816      ;
; 0.761 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 2.855      ; 3.815      ;
; 1.382 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.507      ;
; 1.411 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.536      ;
; 1.438 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.563      ;
; 1.476 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.601      ;
; 1.485 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.610      ;
; 1.550 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.675      ;
; 1.579 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; -0.500       ; 2.855      ; 4.133      ;
; 1.598 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.723      ;
; 1.654 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.779      ;
; 1.712 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.837      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.271 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.396      ;
; 0.272 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.399      ;
; 0.294 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.419      ;
; 0.300 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.425      ;
; 0.309 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.434      ;
; 0.323 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 1.539      ; 2.061      ;
; 0.361 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.486      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.491      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.376 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.501      ;
; 0.385 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.510      ;
; 0.421 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.546      ;
; 0.422 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.547      ;
; 0.423 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.548      ;
; 0.451 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.576      ;
; 0.455 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.582      ;
; 0.461 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.586      ;
; 0.461 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.586      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.481 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.606      ;
; 0.481 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.606      ;
; 0.528 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.653      ;
; 0.528 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.653      ;
; 0.583 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.708      ;
; 0.583 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.708      ;
; 0.617 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.742      ;
; 0.617 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.742      ;
; 0.629 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.754      ;
; 0.629 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.754      ;
; 0.791 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.916      ;
; 0.845 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.970      ;
; 0.993 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.118      ;
; 1.003 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.128      ;
; 1.023 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.148      ;
; 1.044 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; -0.500       ; 1.539      ; 2.282      ;
; 1.070 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.195      ;
; 1.125 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.250      ;
; 1.159 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.284      ;
; 1.171 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.296      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.278 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.404      ;
; 0.283 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.408      ;
; 0.301 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.426      ;
; 0.304 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.429      ;
; 0.306 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.431      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.373 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.498      ;
; 0.379 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.504      ;
; 0.386 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.511      ;
; 0.413 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 1.555      ; 2.167      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.426 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.551      ;
; 0.427 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.552      ;
; 0.427 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.552      ;
; 0.427 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.552      ;
; 0.458 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.583      ;
; 0.459 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.585      ;
; 0.462 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.587      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.473 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.598      ;
; 0.524 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.649      ;
; 0.566 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.691      ;
; 0.583 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.708      ;
; 0.610 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.735      ;
; 0.616 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.741      ;
; 0.626 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.751      ;
; 0.686 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.811      ;
; 0.825 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.950      ;
; 0.899 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.024      ;
; 0.948 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.073      ;
; 0.990 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.115      ;
; 0.994 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.119      ;
; 1.056 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.181      ;
; 1.099 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; -0.500       ; 1.555      ; 2.353      ;
; 1.115 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.240      ;
; 1.148 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.273      ;
; 1.158 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.283      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.273 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.399      ;
; 0.279 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.404      ;
; 0.305 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.431      ;
; 0.313 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.438      ;
; 0.361 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.486      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.367 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.374 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 1.550      ; 2.123      ;
; 0.378 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.503      ;
; 0.378 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.503      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.423 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.548      ;
; 0.456 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.581      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.506 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.631      ;
; 0.529 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.654      ;
; 0.578 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.703      ;
; 0.603 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.728      ;
; 0.630 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.755      ;
; 0.631 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.756      ;
; 0.816 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.941      ;
; 0.839 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.964      ;
; 0.940 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.065      ;
; 0.973 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.098      ;
; 0.985 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.110      ;
; 1.046 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.171      ;
; 1.095 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.220      ;
; 1.138 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; -0.500       ; 1.550      ; 2.387      ;
; 1.147 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.272      ;
; 1.148 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.273      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock                                                     ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.273 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.398      ;
; 0.275 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.400      ;
; 0.279 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.404      ;
; 0.304 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.429      ;
; 0.308 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.433      ;
; 0.314 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.439      ;
; 0.325 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 1.605      ; 2.129      ;
; 0.365 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.490      ;
; 0.366 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.491      ;
; 0.368 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.493      ;
; 0.370 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.495      ;
; 0.371 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.496      ;
; 0.374 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.500      ;
; 0.382 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.507      ;
; 0.417 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.418 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.543      ;
; 0.420 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.545      ;
; 0.421 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.546      ;
; 0.423 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.548      ;
; 0.454 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.579      ;
; 0.464 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.589      ;
; 0.467 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.593      ;
; 0.469 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.594      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.470 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.472 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.597      ;
; 0.473 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.598      ;
; 0.475 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.526 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.651      ;
; 0.578 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.703      ;
; 0.612 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.737      ;
; 0.615 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.740      ;
; 0.626 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.751      ;
; 0.628 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.753      ;
; 0.630 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.755      ;
; 0.794 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst9  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 0.919      ;
; 0.916 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst8  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.041      ;
; 0.966 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst6  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.091      ;
; 0.999 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst7  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.124      ;
; 1.009 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst5  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.134      ;
; 1.071 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst3  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.196      ;
; 1.086 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; -0.500       ; 1.605      ; 2.390      ;
; 1.123 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst4  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.248      ;
; 1.173 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst1  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.298      ;
; 1.175 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst2  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10  ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 ; 0.000        ; 0.041      ; 1.300      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|clock_generator:inst9|inst5'                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.193 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.608      ; 1.000      ;
; 0.222 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.608      ; 1.029      ;
; 0.677 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.023      ; 0.784      ;
; 0.685 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|clock_generator:inst9|inst5 ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; 0.022      ; 0.791      ;
; 0.788 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 0.608      ; 1.095      ;
; 0.815 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|TGC_Machine:inst6|inst3 ; TGCo:inst|TGC_Machine:inst6|inst2     ; TGCo:inst|clock_generator:inst9|inst5 ; -0.500       ; 0.608      ; 1.122      ;
; 1.724 ; TGCo:inst|IRL_Machine:inst3|inst9 ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock          ; TGCo:inst|clock_generator:inst9|inst5 ; 0.000        ; -1.088     ; 0.730      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|TLCF_Clock'                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                             ; To Node                                   ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.307      ;
; 0.336 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.444      ;
; 0.386 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 0.512      ;
; 0.496 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.605      ;
; 0.515 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.622      ;
; 0.536 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.058      ; 0.678      ;
; 0.577 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.674      ;
; 0.579 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.685      ;
; 0.592 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.698      ;
; 0.597 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.703      ;
; 0.603 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.709      ;
; 0.605 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 0.731      ;
; 0.630 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.757      ;
; 0.634 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.742      ;
; 0.648 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.757      ;
; 0.649 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.014      ; 0.747      ;
; 0.649 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.757      ;
; 0.653 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.759      ;
; 0.654 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.760      ;
; 0.666 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.772      ;
; 0.669 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.777      ;
; 0.676 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.784      ;
; 0.684 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.792      ;
; 0.687 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.793      ;
; 0.689 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.786      ;
; 0.714 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.823      ;
; 0.715 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.821      ;
; 0.717 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.019      ; 0.820      ;
; 0.730 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.827      ;
; 0.740 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.847      ;
; 0.751 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.058      ; 0.893      ;
; 0.758 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.014      ; 0.856      ;
; 0.759 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.868      ;
; 0.760 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.022      ; 0.866      ;
; 0.770 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.019      ; 0.873      ;
; 0.772 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.869      ;
; 0.779 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 0.905      ;
; 0.795 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.904      ;
; 0.797 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.924      ;
; 0.807 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.915      ;
; 0.813 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.920      ;
; 0.826 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.934      ;
; 0.827 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.019      ; 0.930      ;
; 0.829 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.926      ;
; 0.832 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.940      ;
; 0.837 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 0.934      ;
; 0.838 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.945      ;
; 0.845 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.043      ; 0.972      ;
; 0.848 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.025      ; 0.957      ;
; 0.862 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.969      ;
; 0.867 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.014      ; 0.965      ;
; 0.874 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.000      ;
; 0.883 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 0.990      ;
; 0.889 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.015      ;
; 0.890 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 0.998      ;
; 0.903 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 1.011      ;
; 0.918 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.058      ; 1.060      ;
; 0.947 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.024      ; 1.055      ;
; 0.974 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.023      ; 1.081      ;
; 1.002 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.158      ;
; 1.058 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.214      ;
; 1.061 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                             ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|TLCF_Clock ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.042      ; 1.187      ;
; 1.136 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.277      ;
; 1.149 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.305      ;
; 1.165 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.371      ;
; 1.192 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.047      ; 1.333      ;
; 1.205 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.361      ;
; 1.207 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.413      ;
; 1.254 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.410      ;
; 1.267 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.241      ;
; 1.304 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.278      ;
; 1.310 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.062      ; 1.466      ;
; 1.326 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.100      ; 1.520      ;
; 1.368 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.100      ; 1.562      ;
; 1.385 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.359      ;
; 1.392 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.598      ;
; 1.399 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.529      ;
; 1.406 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.536      ;
; 1.422 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.396      ;
; 1.434 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.640      ;
; 1.458 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.588      ;
; 1.465 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.595      ;
; 1.470 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.600      ;
; 1.488 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.694      ;
; 1.505 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.479      ;
; 1.513 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.620      ;
; 1.529 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.036      ; 1.659      ;
; 1.530 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.112      ; 1.736      ;
; 1.542 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.120     ; 1.516      ;
; 1.572 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0 ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; 0.013      ; 1.679      ;
; 1.583 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.135     ; 1.542      ;
; 1.620 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                              ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0  ; TGCo:inst|MSM:inst|ACL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.135     ; 1.579      ;
; 1.839 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.018     ; 0.915      ;
; 1.868 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -0.965     ; 0.997      ;
; 1.870 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.017     ; 0.947      ;
; 1.884 ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0 ; TGCo:inst|MSM:inst|IRL_Clock  ; TGCo:inst|MSM:inst|TLCF_Clock ; 0.000        ; -1.018     ; 0.960      ;
+-------+---------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.322 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.020      ; 2.541      ;
; 0.329 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.041      ; 0.454      ;
; 0.349 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.025      ; 0.458      ;
; 0.362 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 2.020      ; 2.581      ;
; 0.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.668      ; 1.231      ;
; 0.370 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.041      ; 0.495      ;
; 0.455 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.668      ; 1.322      ;
; 0.488 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.025      ; 0.597      ;
; 0.506 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.025      ; 0.615      ;
; 0.672 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.025      ; 0.781      ;
; 0.884 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.166      ;
; 0.926 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.208      ;
; 0.952 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.668      ; 1.319      ;
; 0.954 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 2.020      ; 2.673      ;
; 0.974 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 2.020      ; 2.693      ;
; 0.996 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.128      ;
; 1.015 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.202      ; 1.311      ;
; 1.021 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.303      ;
; 1.027 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.041      ; 1.152      ;
; 1.046 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.041      ; 1.171      ;
; 1.066 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.198      ;
; 1.078 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.185      ;
; 1.088 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.041      ; 1.213      ;
; 1.092 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.224      ;
; 1.117 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; -0.500       ; 0.668      ; 1.484      ;
; 1.127 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.027      ; 1.248      ;
; 1.133 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.060      ; 1.287      ;
; 1.136 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF1                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.418      ;
; 1.162 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.294      ;
; 1.162 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF3                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.444      ;
; 1.182 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.241      ;
; 1.203 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.310      ;
; 1.204 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.311      ;
; 1.206 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.024     ; 1.276      ;
; 1.214 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.321      ;
; 1.225 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.357      ;
; 1.229 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.060      ; 1.383      ;
; 1.252 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.027      ; 1.373      ;
; 1.269 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF0                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.202      ; 1.565      ;
; 1.271 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst9|DFF2                                        ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.188      ; 1.553      ;
; 1.312 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.371      ;
; 1.321 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst30|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.038      ; 1.453      ;
; 1.328 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.387      ;
; 1.329 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.436      ;
; 1.332 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst5                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.391      ;
; 1.336 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF0                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.024     ; 1.406      ;
; 1.339 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst29|DFF2                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 0.013      ; 1.446      ;
; 1.458 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF1                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.517      ;
; 1.462 ; TGCo:inst|TLCF:inst22|TLC_Mk3:inst31|DFF3                                       ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|inst4                        ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; -0.035     ; 1.521      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TGCo:inst|MSM:inst|IRL_Clock'                                                                                                                                                                                      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                               ; Launch Clock                      ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+
; 0.492 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.230     ; 0.366      ;
; 0.493 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.230     ; 0.367      ;
; 0.500 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.230     ; 0.374      ;
; 0.501 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.230     ; 0.375      ;
; 0.530 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.040      ; 0.654      ;
; 0.547 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.040      ; 0.671      ;
; 0.550 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.425      ;
; 0.552 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.280     ; 0.376      ;
; 0.553 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.280     ; 0.377      ;
; 0.565 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.440      ;
; 0.566 ; TGCo:inst|MSM:inst|RF_In[2]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.441      ;
; 0.566 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.441      ;
; 0.575 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.228     ; 0.451      ;
; 0.575 ; TGCo:inst|MSM:inst|RF_In[0]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.228     ; 0.451      ;
; 0.581 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.040      ; 0.705      ;
; 0.650 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.775      ;
; 0.721 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.846      ;
; 0.754 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.879      ;
; 0.786 ; TGCo:inst|IRL_Machine:inst3|inst7  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.911      ;
; 0.822 ; TGCo:inst|IRL_Machine:inst3|inst9  ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 0.947      ;
; 0.826 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.279     ; 0.651      ;
; 0.827 ; TGCo:inst|MSM:inst|RF_In[3]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.279     ; 0.652      ;
; 0.834 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.743      ;
; 0.834 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.743      ;
; 0.834 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.743      ;
; 0.834 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.743      ;
; 0.835 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.710      ;
; 0.835 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.710      ;
; 0.851 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.760      ;
; 0.851 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.760      ;
; 0.851 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.760      ;
; 0.851 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.195     ; 0.760      ;
; 0.854 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.749      ;
; 0.854 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.749      ;
; 0.854 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.749      ;
; 0.854 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.749      ;
; 0.891 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.766      ;
; 0.891 ; TGCo:inst|MSM:inst|RF_In[1]        ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register0|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.229     ; 0.766      ;
; 0.923 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.831      ;
; 0.923 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.831      ;
; 0.923 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.831      ;
; 0.923 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.831      ;
; 0.934 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.807      ;
; 0.934 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.807      ;
; 0.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.832      ;
; 0.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.832      ;
; 0.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.832      ;
; 0.938 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.832      ;
; 0.944 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.852      ;
; 0.944 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.852      ;
; 0.944 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.852      ;
; 0.944 ; TGCo:inst|MSM:inst|RF_Enable       ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.196     ; 0.852      ;
; 0.962 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.856      ;
; 0.962 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.856      ;
; 0.962 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.856      ;
; 0.962 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.210     ; 0.856      ;
; 0.991 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.883      ;
; 0.991 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.883      ;
; 0.991 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.883      ;
; 0.991 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register1|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.883      ;
; 0.994 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.867      ;
; 0.994 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.867      ;
; 0.998 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.891      ;
; 0.998 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.891      ;
; 0.998 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.891      ;
; 0.998 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.891      ;
; 1.016 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.908      ;
; 1.016 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.908      ;
; 1.016 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.908      ;
; 1.016 ; TGCo:inst|MSM:inst|RF_Select[2]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.212     ; 0.908      ;
; 1.029 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.922      ;
; 1.029 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.922      ;
; 1.029 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.922      ;
; 1.029 ; TGCo:inst|MSM:inst|RF_Select[0]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.211     ; 0.922      ;
; 1.042 ; TGCo:inst|MSM:inst|IRL_Select      ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.230     ; 0.916      ;
; 1.060 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.955      ;
; 1.060 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.955      ;
; 1.060 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.955      ;
; 1.060 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register2|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 0.955      ;
; 1.066 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.227     ; 0.943      ;
; 1.066 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.227     ; 0.943      ;
; 1.070 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.943      ;
; 1.070 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst8                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.231     ; 0.943      ;
; 1.114 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.208     ; 1.010      ;
; 1.114 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.208     ; 1.010      ;
; 1.114 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.208     ; 1.010      ;
; 1.114 ; TGCo:inst|MSM:inst|RF_Select[1]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.208     ; 1.010      ;
; 1.136 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst1|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 1.031      ;
; 1.136 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst2|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 1.031      ;
; 1.136 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst3|inst ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 1.031      ;
; 1.136 ; TGCo:inst|MSM:inst|RF_Select[3]    ; TGCo:inst|4_4bit_Register_File:inst5|4bit_Register:Register3|1bit_Register:inst|inst  ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.209     ; 1.031      ;
; 1.141 ; TGCo:inst|MSM:inst|IRL_Capacity[2] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.232     ; 1.013      ;
; 1.153 ; TGCo:inst|IRL_Machine:inst3|inst8  ; TGCo:inst|IRL_Machine:inst3|inst7                                                     ; TGCo:inst|MSM:inst|IRL_Clock      ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; 0.041      ; 1.278      ;
; 1.201 ; TGCo:inst|MSM:inst|IRL_Capacity[3] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.232     ; 1.073      ;
; 1.273 ; TGCo:inst|MSM:inst|IRL_Capacity[1] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.228     ; 1.149      ;
; 1.277 ; TGCo:inst|MSM:inst|IRL_Capacity[0] ; TGCo:inst|IRL_Machine:inst3|inst9                                                     ; TGCo:inst|TGC_Machine:inst6|inst2 ; TGCo:inst|MSM:inst|IRL_Clock ; 0.000        ; -0.232     ; 1.149      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.248      ; 2.609      ;
; -0.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.248      ; 2.609      ;
; -0.364 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 1.000        ; 1.248      ; 2.609      ;
+--------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TGCo:inst|MSM:inst|ACL_Clock'                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                         ; Launch Clock                                                                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.702 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst3 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.408      ; 2.204      ;
; 0.702 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst2 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.408      ; 2.204      ;
; 0.702 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Input_Logic_ACL_Mk2:inst|Count_Clear ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 0.000        ; 1.408      ; 2.204      ;
+-------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                             ;
+----------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; -6.829   ; -0.021 ; -1.442   ; 0.702   ; -3.000              ;
;  Clock                                                                           ; -2.743   ; 0.181  ; N/A      ; N/A     ; -3.000              ;
;  TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.146   ; -0.021 ; N/A      ; N/A     ; 0.421               ;
;  TGCo:inst|MSM:inst|ACL_Clock                                                    ; -3.590   ; 0.322  ; -1.442   ; 0.702   ; -1.285              ;
;  TGCo:inst|MSM:inst|IRL_Clock                                                    ; -2.374   ; 0.492  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -6.829   ; 0.201  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|TGC_Machine:inst6|inst2                                               ; -2.842   ; 0.114  ; N/A      ; N/A     ; 0.389               ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -1.998   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -2.252   ; 0.181  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|clock_generator:inst9|inst5                                           ; -2.904   ; 0.193  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -3.332   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -2.297   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -2.266   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -2.227   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -2.306   ; 0.182  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                                  ; -270.327 ; -0.021 ; -4.326   ; 0.0     ; -166.195            ;
;  Clock                                                                           ; -18.607  ; 0.000  ; N/A      ; N/A     ; -22.275             ;
;  TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; -4.146   ; -0.021 ; N/A      ; N/A     ; 0.000               ;
;  TGCo:inst|MSM:inst|ACL_Clock                                                    ; -10.971  ; 0.000  ; -4.326   ; 0.000   ; -6.425              ;
;  TGCo:inst|MSM:inst|IRL_Clock                                                    ; -31.588  ; 0.000  ; N/A      ; N/A     ; -24.415             ;
;  TGCo:inst|MSM:inst|TLCF_Clock                                                   ; -103.633 ; 0.000  ; N/A      ; N/A     ; -20.560             ;
;  TGCo:inst|TGC_Machine:inst6|inst2                                               ; -52.264  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; -2.735   ; 0.000  ; N/A      ; N/A     ; -6.425              ;
;  TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; -6.517   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|clock_generator:inst9|inst5                                           ; -3.823   ; 0.000  ; N/A      ; N/A     ; -2.570              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; -9.362   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; -6.532   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; -6.888   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; -6.645   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; N/A      ; N/A    ; N/A      ; N/A     ; -1.285              ;
;  TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; -6.616   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
+----------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; IRL_Done             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Clock_Pulse          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Selection[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Selection[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Selection[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACL_Selection[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Capacity[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter1[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter2[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Counter3[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Register_Selected[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; State[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; State[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Mode_Select             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Control_Switches[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Control_Switches[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Control_Switches[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Control_Switches[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Control_Button          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; IRL_Done             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Clock_Pulse          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Selection[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Selection[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACL_Selection[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Capacity[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Counter0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Counter0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Counter1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; Counter2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Counter3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Counter3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; State[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; State[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; IRL_Done             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Clock_Pulse          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Counter0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Counter0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Counter1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; Counter2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Counter3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; State[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; State[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; IRL_Done             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Clock_Pulse          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ACL_Selection[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACL_Selection[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Capacity[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Counter0[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Counter0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Counter0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Counter1[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter1[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter1[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter1[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter1[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Counter1[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Counter2[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter2[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter3[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Counter3[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Counter3[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Counter3[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Register_Selected[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; State[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; State[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                           ; Clock                                                                           ; 99       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 40       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|clock_generator:inst9|inst5                                           ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 2        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 5        ; 5        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 13       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 296      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 87       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 226      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 256      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 442      ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 1211     ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 3        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 12       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 26       ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                                           ; Clock                                                                           ; 99       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Clock                                                                           ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; 40       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|clock_generator:inst9|inst5                                           ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|clock_generator:inst9|inst5                                           ; 2        ; 2        ; 0        ; 0        ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 5        ; 5        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 13       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; 296      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 14       ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; 87       ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 226      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 256      ; 0        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 442      ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; 1211     ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 1        ; 1        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; 54       ; 0        ; 0        ; 0        ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 3        ; 0        ; 0        ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 12       ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 3        ; 0        ; 0        ; 0        ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 1        ; 0        ; 0        ; 0        ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; 30       ; 26       ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                         ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                          ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                                                                      ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|MSM:inst|ACL_Clock ; 3        ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 267   ; 267  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Target                                                                          ; Clock                                                                           ; Type ; Status      ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+
; Clock                                                                           ; Clock                                                                           ; Base ; Constrained ;
; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 ; Base ; Constrained ;
; TGCo:inst|MSM:inst|ACL_Clock                                                    ; TGCo:inst|MSM:inst|ACL_Clock                                                    ; Base ; Constrained ;
; TGCo:inst|MSM:inst|IRL_Clock                                                    ; TGCo:inst|MSM:inst|IRL_Clock                                                    ; Base ; Constrained ;
; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; TGCo:inst|MSM:inst|TLCF_Clock                                                   ; Base ; Constrained ;
; TGCo:inst|TGC_Machine:inst6|inst2                                               ; TGCo:inst|TGC_Machine:inst6|inst2                                               ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10                 ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10                  ; Base ; Constrained ;
; TGCo:inst|clock_generator:inst9|inst5                                           ; TGCo:inst|clock_generator:inst9|inst5                                           ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10                 ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10                 ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10               ; Base ; Constrained ;
; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10                ; Base ; Constrained ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; Control_Button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Mode_Select         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; ACL_Selection[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock_Pulse          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRL_Done             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; Control_Button      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Control_Switches[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Mode_Select         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; ACL_Selection[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACL_Selection[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Capacity[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Clock_Pulse          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter0[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter1[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter2[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Counter3[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IRL_Done             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Register_Selected[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; State[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Thu Dec 06 00:14:43 2018
Info: Command: quartus_sta FPM -c FPM
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|IRL_Clock TGCo:inst|MSM:inst|IRL_Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|TGC_Machine:inst6|inst2 TGCo:inst|TGC_Machine:inst6|inst2
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|inst5 TGCo:inst|clock_generator:inst9|inst5
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|ACL_Clock TGCo:inst|MSM:inst|ACL_Clock
    Info (332105): create_clock -period 1.000 -name TGCo:inst|MSM:inst|TLCF_Clock TGCo:inst|MSM:inst|TLCF_Clock
Warning (332125): Found combinational loop of 4 nodes File: U:/Classes/CPRE281/finalProj/Final_Project_Machine/input_logic_irl.v Line: 5
    Warning (332126): Node "inst|inst3|inst|X[2]~3|combout"
    Warning (332126): Node "inst|inst3|inst|X[2]~2|dataa"
    Warning (332126): Node "inst|inst3|inst|X[2]~2|combout"
    Warning (332126): Node "inst|inst3|inst|X[2]~3|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.829            -103.633 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -4.146              -4.146 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -3.590             -10.971 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -3.332              -9.362 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -2.904              -3.823 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -2.842             -52.264 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -2.743             -18.607 Clock 
    Info (332119):    -2.374             -31.588 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -2.306              -6.616 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -2.297              -6.532 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -2.266              -6.888 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -2.252              -6.517 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -2.227              -6.645 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.998              -2.735 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.027               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.387               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.402               0.000 Clock 
    Info (332119):     0.403               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.403               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.403               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.403               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.404               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.405               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.440               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.512               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.748               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     0.932               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -1.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.442              -4.326 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 1.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.646               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 Clock 
    Info (332119):    -1.285             -24.415 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.285             -20.560 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.285             -12.850 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.285              -6.425 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.421               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.469               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.068             -91.319 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -3.729              -3.729 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -3.186              -9.649 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -2.965              -7.649 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -2.650             -49.260 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -2.505              -3.235 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -2.419             -15.528 Clock 
    Info (332119):    -2.029             -26.381 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -2.026              -5.148 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -2.019              -5.085 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.985              -5.415 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.980              -5.057 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.954              -5.199 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.742              -2.138 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.050               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.354               0.000 Clock 
    Info (332119):     0.354               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.355               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.387               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.457               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.468               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.686               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     0.770               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -1.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.335              -4.005 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 1.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.458               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.275 Clock 
    Info (332119):    -1.285             -24.415 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.285             -20.560 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.285             -12.850 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285             -12.850 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.285              -6.425 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -2.570 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -1.285 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.405               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.434               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.350 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.448              -1.448 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):    -1.227             -17.050 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):    -1.206              -3.149 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.197              -1.240 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.037              -1.057 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -0.849              -2.594 Clock 
    Info (332119):    -0.724              -7.027 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -0.626              -0.626 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -0.624              -0.624 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -0.610              -0.610 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -0.596              -0.596 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -0.592              -0.592 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -0.485              -0.485 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
Info (332146): Worst-case hold slack is -0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.021              -0.021 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
    Info (332119):     0.114               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.181               0.000 Clock 
    Info (332119):     0.181               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):     0.182               0.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):     0.193               0.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):     0.201               0.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):     0.322               0.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):     0.492               0.000 TGCo:inst|MSM:inst|IRL_Clock 
Info (332146): Worst-case recovery slack is -0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.364              -1.092 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case removal slack is 0.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.702               0.000 TGCo:inst|MSM:inst|ACL_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.930 Clock 
    Info (332119):    -1.000             -19.000 TGCo:inst|MSM:inst|IRL_Clock 
    Info (332119):    -1.000             -16.000 TGCo:inst|MSM:inst|TLCF_Clock 
    Info (332119):    -1.000             -10.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000             -10.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -5.000 TGCo:inst|MSM:inst|ACL_Clock 
    Info (332119):    -1.000              -5.000 TGCo:inst|clock_generator:inst9|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000              -2.000 TGCo:inst|clock_generator:inst9|inst5 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst10|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst11|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst13|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst7|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -1.000 TGCo:inst|switch_debouncer:inst8|clock_divider_1024:inst1|inst10 
    Info (332119):     0.389               0.000 TGCo:inst|TGC_Machine:inst6|inst2 
    Info (332119):     0.437               0.000 TGCo:inst|ACL_Machine_Mk2:inst16|ACL_Machine:inst1|Mod5_Counter_ACL:inst1|inst6 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Thu Dec 06 00:14:57 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:04


