
*** Running vivado
    with args -log hdmi_vga_vp_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_vga_vp_1_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_vga_vp_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AGH/INNE/programy/xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.cache/ip 
Command: synth_design -top hdmi_vga_vp_1_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25540
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/AGH/INNE/programy/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'ce_sum', assumed default net type 'wire' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:129]
INFO: [Synth 8-11241] undeclared symbol 'rst_sum', assumed default net type 'wire' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:130]
INFO: [Synth 8-11241] undeclared symbol 'clk_sum', assumed default net type 'wire' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:131]
INFO: [Synth 8-11241] undeclared symbol 'eof', assumed default net type 'wire' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v:88]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.027 ; gain = 406.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_vga_vp_1_0' [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_1_0/synth/hdmi_vga_vp_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'vp' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/rgb2ycbcr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'binaryzation_2' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/binaryzation_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'binaryzation_2' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/binaryzation_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'centroid' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:117]
INFO: [Synth 8-6157] synthesizing module 'c_addsub_mxx' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/c_addsub_mxx_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'c_addsub_mxx' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/c_addsub_mxx_stub.v:5]
WARNING: [Synth 8-7071] port 'CE' of module 'c_addsub_mxx' is unconnected for instance 'add_1' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:133]
WARNING: [Synth 8-7023] instance 'add_1' of module 'c_addsub_mxx' has 4 connections declared, but only 3 given [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:133]
INFO: [Synth 8-6157] synthesizing module 'register_acc' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:87]
INFO: [Synth 8-6155] done synthesizing module 'register_acc' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:87]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/accumulator.v:117]
INFO: [Synth 8-6157] synthesizing module 'divider_32_20_0' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/divider_32_20_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'divider_32_20_0' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/divider_32_20_0_stub.v:5]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider_32_20_0' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v:114]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider_32_20_0' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v:124]
INFO: [Synth 8-6155] done synthesizing module 'centroid' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'mask' does not match port width (1) of module 'centroid' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:87]
INFO: [Synth 8-6157] synthesizing module 'vis_centroid' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vis_centroid' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vis_centroid.v:23]
INFO: [Synth 8-6157] synthesizing module 'median5x5' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/median5x5.v:23]
INFO: [Synth 8-6157] synthesizing module 'delayLinieBRAM_WP' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delayLineBRAM' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/delayLineBRAM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'delayLineBRAM' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/.Xil/Vivado-9588-lenovolegion/realtime/delayLineBRAM_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (11) of module 'delayLineBRAM' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:69]
WARNING: [Synth 8-689] width (16) of port connection 'douta' does not match port width (17) of module 'delayLineBRAM' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:71]
INFO: [Synth 8-6155] done synthesizing module 'delayLinieBRAM_WP' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/imports/Downloads/delayLinieBRAM_WP.v:21]
INFO: [Synth 8-6157] synthesizing module 'delay_line_median' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_line.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay_block_median' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_block_median' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line_median' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/delay_line.v:23]
INFO: [Synth 8-6155] done synthesizing module 'median5x5' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/median5x5.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'mask' does not match port width (1) of module 'median5x5' [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:145]
INFO: [Synth 8-6155] done synthesizing module 'vp' (0#1) [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_vga_vp_1_0' (0#1) [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_1_0/synth/hdmi_vga_vp_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element prev_vsync_reg was removed.  [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vis_centroid.v:55]
WARNING: [Synth 8-3848] Net rgb_mux[7] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:38]
WARNING: [Synth 8-3848] Net rgb_mux[6] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:38]
WARNING: [Synth 8-3848] Net rgb_mux[5] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:38]
WARNING: [Synth 8-3848] Net de_mux[7] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:39]
WARNING: [Synth 8-3848] Net de_mux[6] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:39]
WARNING: [Synth 8-3848] Net de_mux[5] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:39]
WARNING: [Synth 8-3848] Net vsync_mux[7] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:41]
WARNING: [Synth 8-3848] Net vsync_mux[6] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:41]
WARNING: [Synth 8-3848] Net vsync_mux[5] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:41]
WARNING: [Synth 8-3848] Net hsync_mux[7] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:40]
WARNING: [Synth 8-3848] Net hsync_mux[6] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:40]
WARNING: [Synth 8-3848] Net hsync_mux[5] in module/entity vp does not have driver. [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.srcs/sources_1/new/vp.v:40]
WARNING: [Synth 8-7129] Port ce in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module centroid is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_sync in module centroid is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1926.738 ; gain = 502.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1926.738 ; gain = 502.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1926.738 ; gain = 502.465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1926.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'inst/median/delay_line_bram/BRAM'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/delayLineBRAM/delayLineBRAM/delayLineBRAM_in_context.xdc] for cell 'inst/median/delay_line_bram/BRAM'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider_y'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider_y'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider_x'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/divider_32_20_0/divider_32_20_0/divider_32_20_0_in_context.xdc] for cell 'inst/center/divider_x'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/binaryzation_2/binaryzation_2/binaryzation_2_in_context.xdc] for cell 'inst/to_binary'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/binaryzation_2/binaryzation_2/binaryzation_2_in_context.xdc] for cell 'inst/to_binary'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/c_addsub_mxx/c_addsub_mxx/c_addsub_0_in_context.xdc] for cell 'inst/center/calc_m01/add_1'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/c_addsub_mxx/c_addsub_mxx/c_addsub_0_in_context.xdc] for cell 'inst/center/calc_m01/add_1'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/c_addsub_mxx/c_addsub_mxx/c_addsub_0_in_context.xdc] for cell 'inst/center/calc_m10/add_1'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/c_addsub_mxx/c_addsub_mxx/c_addsub_0_in_context.xdc] for cell 'inst/center/calc_m10/add_1'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/to_ycrcb'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/ip/rgb2ycbcr_0_1/rgb2ycbcr_0/rgb2ycbcr_0_in_context.xdc] for cell 'inst/to_ycrcb'
Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_1_0/hdmi_vga_vp_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_1_0/hdmi_vga_vp_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1996.633 ; gain = 1.617
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/AGH/INNE/programy/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for inst/median/delay_line_bram/BRAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/divider_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/divider_y. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/to_binary. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/calc_m01/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/center/calc_m10/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/to_ycrcb. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   5 Input    5 Bit       Adders := 1     
	   5 Input    3 Bit       Adders := 5     
+---Registers : 
	               31 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \center/calc_m01/add_1  has unconnected pin CE
CRITICAL WARNING: [Synth 8-4442] BlackBox module \center/calc_m10/add_1  has unconnected pin CE
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|vp          | median/D45_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | median/D33_reg[1] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | median/D25_reg[1] | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|vp          | median/D15_reg[1] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|vp          | median/D15_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |rgb2ycbcr_0     |         1|
|2     |binaryzation_2  |         1|
|3     |divider_32_20_0 |         2|
|4     |c_addsub_mxx    |         2|
|5     |delayLineBRAM   |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |binaryzation    |     1|
|2     |c_addsub_mxx    |     2|
|4     |delayLineBRAM   |     1|
|5     |divider_32_20   |     1|
|6     |divider_32_20_0 |     1|
|7     |rgb2ycbcr       |     1|
|8     |CARRY4          |    13|
|9     |LUT1            |     7|
|10    |LUT2            |    14|
|11    |LUT3            |    27|
|12    |LUT4            |    30|
|13    |LUT5            |    52|
|14    |LUT6            |    46|
|15    |SRL16E          |     8|
|16    |FDRE            |   230|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1996.633 ; gain = 502.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1996.633 ; gain = 572.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1996.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1996.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 24a33ee7
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 26 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1996.633 ; gain = 948.664
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/AGH/semestr_6/Systemy_rekonfigurowalne/laby/2/projects/vision_thor_median/vision_thor.runs/hdmi_vga_vp_1_0_synth_1/hdmi_vga_vp_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_vga_vp_1_0_utilization_synth.rpt -pb hdmi_vga_vp_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 10 11:51:24 2024...
