# Verilog Project

- 8x8 Multiplier (radix 4 booth algorithm) + tb

- FPGA Elevator (Used 7segment + Motor) - Zynq UltraScale+ MPSoC (Ultra96v2)
![state-diagram](https://user-images.githubusercontent.com/63395324/207645422-65dc5ab4-cbe7-431e-8b4a-7dacdef291f6.png)
