DNW_W_1++++++++++++++++++++++

@ DNW width >= 3.00um
OUTLAYER (INT DNW < 3.0 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
DNW_S_1++++++++++++++++++++++

@ Space between two DNWs >= 3.50um
OUTLAYER (EXT DNW < 3.5 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
DNW_S_2a++++++++++++++++++++++

@ Space between DNW and NW1 at different net >= 2.35um
OUTLAYER (EXT DNW NW < 2.35 SINGULAR REGION MEASURE ALL NOT CONNECTED) NOT INSIDE NODRC
}
DNW_S_3++++++++++++++++++++++

@ Space between TPW and (TPW OR PW) >= 0.80um
SETLAYER X = PW INSIDE DNW 
SETLAYER Y = PW OR X 
OUTLAYER ((EXT X Y < 0.80 ABUT<90 SINGULAR REGION) NOT INSIDE LDMOS) NOT INSIDE NODRC
}
DNW_S_4++++++++++++++++++++++

@ Space between TPW and (TPW OR PW) when at least one TPW OR PW interact DGOX >= 1.20um
SETLAYER X0 = (PW INSIDE DNW) INTERACT (DG OR TG)
SETLAYER X1 = ((PW INSIDE DNW) OR PW) INTERACT (DG OR TG)
SETLAYER X2 = ((PW INSIDE DNW) OR PW) NOT INTERACT (DG OR TG)
SETLAYER X3 = (PW INSIDE DNW) NOT INTERACT (DG OR TG)
OUTLAYER ((EXT X0 X2 < 1.20 ABUT<90 SINGULAR REGION ) NOT INSIDE LDMOS) NOT INSIDE NODRC
OUTLAYER ((EXT X3 X1 < 1.20 ABUT<90 SINGULAR REGION ) NOT INSIDE LDMOS) NOT INSIDE NODRC
}
DNW_S_5++++++++++++++++++++++

@ Space between DNW and N+ACT >= 1.60um
OUTLAYER (EXT DNW NSDi < 1.60 SINGULAR REGION ) NOT INSIDE NODRC
}
DNW_EN_1++++++++++++++++++++++

@ NW1 Enclosure of DNW >= 1.00um
OUTLAYER (ENC DNW NW < 1.0 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
OUTLAYER (DNW COINCIDENT EDGE NW) NOT INSIDE EDGE NODRC
OUTLAYER (DNW OUTSIDE EDGE NW) NOT INSIDE EDGE NODRC
}
DNW_EN_2++++++++++++++++++++++

@ Enclosure of N+ ACT >= 0.55um
OUTLAYER (ENC (NACT NOT (NTAP OR PTAP)) DNW < 0.55 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
DNW_O_1++++++++++++++++++++++

@ Overlap of NW1 and DNW. >= 0.40um 
  SETLAYER X = SIZE DNW BY -0.4
  OUTLAYER ((DNW NOT X) NOT NW) NOT INSIDE NODRC 
}
DNW_R_1++++++++++++++++++++++

@ It is recommanded DNW be enclosed by NW1
OUTLAYER ((DNW NOT INSIDE EDGE NW_DNW) NOT COIN EDGE NW_DNW) NOT INSIDE EDGE NODRC
}
DNW_R_3++++++++++++++++++++++

@ Floating TPW is not allowed. DRC flags TPW not TOUCH CT in P+ pickup ACT
SETLAYER  X = PW INSIDE DNW
OUTLAYER  X NOT INTERACT (CT INTERACT PTAP)  
}
ACT_W_1++++++++++++++++++++++

@ ACT width >= 0.08um
OUTLAYER (INT AA < 0.08 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
ACT_W_2++++++++++++++++++++++

@ Width of 45 degree bent ACT >= 0.18um
SETLAYER X = ANGLE AA == 45
OUTLAYER (INT X < 0.18 ABUT<90 REGION) NOT INSIDE NODRC
}
ACT_W_3a++++++++++++++++++++++

@ Channel width for 0.9/1.2V NMOS/PMOS transistors >= 0.12um
SETLAYER Y = LENGTH GATE_core_W < 0.12
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.001) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_W_3b++++++++++++++++++++++

@ Channel width for 1.8/2.5V/3.3V NMOS/PMOS transistors >= 0.21um
SETLAYER Y = LENGTH GATE_io1_W < 0.21
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.001) NOT INSIDE SRAMALL) NOT INSIDE NODRC
SETLAYER Z = LENGTH GATE_io2_W < 0.21
OUTLAYER ((EXPAND EDGE Z INSIDE BY 0.001) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_W_3a_R++++++++++++++++++++++

@ Recommended Channel width for 0.9/1.2V NMOS/PMOS transistors >= 0.15um
SETLAYER Y = LENGTH GATE_core_W < 0.15
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.001) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_L_1++++++++++++++++++++++

@ Maximum ACT length between two contacts, or between one contact and ACT line end when ACT width < 0.15um <= 25.00um
SETLAYER AA_1 = AA INTERACT CT
SETLAYER AA_CHECK = AA_1 WITH WIDTH < 0.15

SETLAYER Z0 = SIZE CT BY 12.5 INSIDE OF AA_CHECK STEP 0.02
SETLAYER Z1 = Z0 INTERACT CT < 2
SETLAYER Z2 = (AA_CHECK INTERACT Z1) NOT (AA_CHECK INTERACT CT == 1)
OUTLAYER Z2 NOT INSIDE NODRC
SETLAYER AA_CHECK_2 = INT AA_1 < 0.15 OPPOSITE REGION
SETLAYER Z4 = AA_CHECK_2 NOT INTERACT CT 
SETLAYER Z6 = LENGTH Z4 >25
OUTLAYER Z6 NOT INSIDE EDGE NODRC

SETLAYER X = CONVEX EDGE AA ANGLE1>=89.9<=90.1 ANGLE2>=89.9<=90.1 WITH LENGTH<0.15 
SETLAYER Y = (AA WITH WIDTH <0.15) INTERACT CT
SETLAYER Z = Y TOUCH EDGE X    
SETLAYER Z3 = SIZE CT BY 25 INSIDE OF Y STEP 0.02
OUTLAYER ((Z NOT INSIDE EDGE Z3) NOT TOUCH EDGE Z3) NOT INSIDE EDGE NODRC
}
ACT_L_2++++++++++++++++++++++

@ Maximum ACT length of Source Active (without CT, width <= 0.15um) which butted with tap <= 0.5um
SETLAYER AA_1 = ALL_SDi NOT INTERACT CT
SETLAYER AA_2 = AA_1 WITH WIDTH < 0.15
SETLAYER AA_3 = AA_2 INTERACT ALL_TAPi
SETLAYER AA_4 = LENGTH AA_3 > 0.5
OUTLAYER ((ALL_SDi WITH EDGE AA_4) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_S_1++++++++++++++++++++++

@ Space between two ACTs > = 0.11um
OUTLAYER (EXT AA < 0.11 ABUT<90 SINGULAR REGION) NOT INSIDE (NODRC OR SRAMALL)
}
ACT_S_1_R++++++++++++++++++++++

@ Recommended Space between two ACTs > = 0.16um

OUTLAYER (EXT AA < 0.16 ABUT<90 SINGULAR REGION) NOT INSIDE (NODRC OR SRAMALL)
}
ACT_S_2a_R++++++++++++++++++++++

@ Recommended Space between ACT and huge ACT(area> 2000000um2) is 0.35um

SETLAYER ACT_huge = AREA AA > 2000000
OUTLAYER (EXT AA ACT_huge < 0.35 ABUT<90 SINGULAR REGION) NOT INSIDE (NODRC OR SRAMALL)
}
ACT_S_1a++++++++++++++++++++++

@ Space between two ACTs at least one ACT inside by TGOX
SETLAYER AA_TG = AA INSIDE TG
OUTLAYER (EXT AA AA_TG < 0.16 ABUT<90 SINGULAR REGION) NOT INSIDE (NODRC OR SRAMALL)
}
ACT_S_2++++++++++++++++++++++

@ Space between ACTs when one or both ACT width greater than 0.2um parallel length >= 0.3,  >= 0.125
SETLAYER X = AA WITH WIDTH > 0.2
SETLAYER Y = EXT X AA < 0.125 OPPOSITE REGION 
OUTLAYER (ENCLOSE RECTANGLE Y 0.3 0.08 ORTHOGONAL ONLY) NOT INSIDE (NODRC OR SRAMALL)
}
ACT_S_3++++++++++++++++++++++

@ Space to 45 degree bent ACT >= 0.18um
SETLAYER X = ANGLE AA == 45
OUTLAYER (EXT X AA < 0.18 ABUT<90 REGION) NOT INSIDE NODRC
}
ACT_S_4++++++++++++++++++++++

@ Space between U-shape (or O-shape) ACT inner edges >= 0.18um
OUTLAYER (CONVEX EDGE AA_OS == 0 WITH LENGTH < 0.18) NOT INSIDE EDGE NODRC
OUTLAYER (CONVEX EDGE AA_US == 0 WITH LENGTH < 0.18) NOT INSIDE EDGE NODRC
}
ACT_S_5++++++++++++++++++++++

@ Space between NW1 and N+ACT inside PW except NW1 resistor region >= 0.15um
SETLAYER X = EXT (NW NOT INTERACT NW1res) (NACT INSIDE PW) < 0.15 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_S_6++++++++++++++++++++++

@ Space between NW1 and N+ACT inside TGOX >= 0.31um
SETLAYER X = EXT (NW NOT INTERACT NW1res) (NACT INSIDE TG) < 0.31 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_S_7++++++++++++++++++++++

@ Space between N+ACT, which is not enclosed by DNW, and NW1 which encloses a DNW >= 0.32um
SETLAYER X = EXT NACT NW_DNW < 0.32 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT DNW) NOT INSIDE NODRC

}
ACT_S_8++++++++++++++++++++++

@ Space between NW1 and P+ pickup ACT except LDMOS region >= 0.15um
SETLAYER X = EXT NW (((PACT NOT NW) NOT PSUB) NOT INSIDE LDMOS) < 0.15 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_EN_1++++++++++++++++++++++

@ Enclosure of N+ACT by NW1 (excluding NW1 interacting with NW1res) >= 0.15um
SETLAYER X = ENC NACT (NW NOT INTERACT NW1res) < 0.15 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_EN_2++++++++++++++++++++++

@ Enclosure P+ACT by NW1 >= 0.15um
SETLAYER X = ENC PACT NW < 0.15 ABUT<90 SINGULAR REGION 
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_EN_2a++++++++++++++++++++++

@ Enclosure P+ACT by (NW1 INTERACT TGOX) >= 0.31um
SETLAYER X = ENC PACT (NW INTERACT TG) < 0.31 ABUT<90 SINGULAR REGION 
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_A_1++++++++++++++++++++++

@ AA area >= 0.038um2
SETLAYER X = AREA AA < 0.038
OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
ACT_A_2++++++++++++++++++++++

@ Enclosed area >= 0.08um2
OUTLAYER (AREA ((HOLES AA INNER) NOT AA) < 0.08) NOT INSIDE NODRC
}
ACT_D_1_min++++++++++++++++++++++

@ AA density (including dummy ACT) in 100umX100um window with step size 50um >= 20%
@ <= 80%
OUTLAYER (DENSITY AA_all < 0.20 WINDOW 100 STEP 50 BACKUP PRINT density_report_ACT_D_1_min.log) NOT INSIDE NODRC
}
ACT_D_1_max++++++++++++++++++++++

@ AA density (including dummy ACT) in 100umX100um window with step size 50um >= 20%
@ <= 80%
OUTLAYER (DENSITY AA_all > 0.80 WINDOW 100 STEP 50 BACKUP PRINT density_report_ACT_D_1_max.log) NOT INSIDE NODRC
}
ACT_D_2++++++++++++++++++++++

@ ACT density inside of dummy block area size up 2.5um, >= 10%
SETLAYER X1 = AA_all INSIDE ((AADUMB OR SRBLK) SIZE BY 2.5)
OUTLAYER (DENSITY X1 < 0.10 WINDOW 20 STEP 10 BACKUP PRINT density_report_ACT_D_2.log) NOT INSIDE NODRC
}
ACT_D_3++++++++++++++++++++++

@ ACT density gradienct <= 20%
  SETLAYER X = DENSITY AA_all >= 0 GRADIENT > 0.2 ABSOLUTE BACKUP INSIDE OF LAYER density_checkarea PRINT density_report_ACT_D_3.log
  OUTLAYER ((((X NOT FUTR) NOT GRID) NOT SRINGBLK) NOT INDALL) NOT INSIDE NODRC
}
ACT_D_4_min++++++++++++++++++++++

@ Global ACT density for fully chip (including dummy ACT) >= 25%
@ <= 75%
OUTLAYER (DENSITY AA_all < 0.25 PRINT density_report_ACT_D_4_min.log) NOT INSIDE NODRC
}
ACT_D_4_max++++++++++++++++++++++

@ Global ACT density for fully chip (including dummy ACT) >= 25%
@ <= 75%
OUTLAYER (DENSITY AA_all > 0.75 PRINT density_report_ACT_D_4_max.log) NOT INSIDE NODRC
}
ACT_R_1++++++++++++++++++++++

@ ACT must be fully covered by (NP OR PP), except NW1 resistor region
OUTLAYER (AA NOT (SDN OR SDP)) NOT INTERACT NW1res
}
NW1_W_1++++++++++++++++++++++

@ NW1 width >= 0. 47um
OUTLAYER (INT NW < 0.47 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
NW1_S_1++++++++++++++++++++++

@ Space between NW1s >= 0. 47um
OUTLAYER ((EXT LVNW0 < 0.47 ABUT<90 SINGULAR REGION) NOT NW_RES) NOT INSIDE NODRC
}
NW1_S_2++++++++++++++++++++++

@ Space between 0.9/1.2V NW1s at different nets >= 1.0um
OUTLAYER ((EXT LVNW0 < 1.0 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT NW_RES) NOT INSIDE NODRC
OUTLAYER ((EXT MVNW0 < 1.0 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT NW_RES) NOT INSIDE NODRC
OUTLAYER ((EXT HVNW0 < 1.0 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT NW_RES) NOT INSIDE NODRC
OUTLAYER (EXT LVNW_RE LVNW < 1.0 REGION) NOT INSIDE NODRC
}
NW1_S_3++++++++++++++++++++++

@ Space between 0.9/1.2V NW1 and 1.8/2.5/3.3V NW1 at different nets. >= 1.20um
OUTLAYER (EXT LVNW0 HVNW0 < 1.2  ABUT<90 SINGULAR REGION NOT CONNECTED) NOT INSIDE NODRC
OUTLAYER (EXT LVNW0 MVNW0 < 1.2  ABUT<90 SINGULAR REGION NOT CONNECTED) NOT INSIDE NODRC

OUTLAYER (EXT LVNW_RE MVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT LVNW_RE HVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT MVNW_RE LVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT HVNW_RE LVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
}
NW1_S_4++++++++++++++++++++++

@ Space between 1.8/2.5/3.3V NW1s at same nets. >= 0.47um
OUTLAYER ((EXT MVNW0 < 0.47 ABUT<90 SINGULAR REGION CONNECTED) NOT INSIDE NW_RES) NOT INSIDE NODRC
OUTLAYER ((EXT HVNW0 < 0.47 ABUT<90 SINGULAR REGION CONNECTED) NOT INSIDE NW_RES) NOT INSIDE NODRC
OUTLAYER (EXT MVNW0 HVNW0 < 0.47 ABUT<90 SINGULAR REGION CONNECTED) NOT INSIDE NODRC
}
NW1_S_5++++++++++++++++++++++

@ Space between 1.8/2.5/3.3V NW1s at different nets. >= 1.2 um
OUTLAYER ((EXT MVNW0 < 1.2 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT NW_RES) NOT INSIDE NODRC
OUTLAYER ((EXT HVNW0 < 1.2 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT NW_RES) NOT INSIDE NODRC
OUTLAYER (EXT MVNW0 HVNW0 < 1.2 ABUT<90 SINGULAR REGION NOT CONNECTED) NOT INSIDE NODRC

OUTLAYER (EXT MVNW_RE MVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT HVNW_RE HVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT MVNW_RE HVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
OUTLAYER (EXT HVNW_RE MVNW < 1.2 ABUT<90 REGION) NOT INSIDE NODRC
}
NW1_A_1++++++++++++++++++++++

@ NW1 area >= 0.30um2
OUTLAYER (AREA NW < 0.3) NOT INSIDE NODRC
}
NW1_A_2++++++++++++++++++++++

@ Enclosed area >= 0.3um2
OUTLAYER (AREA ((HOLES NW INNER) NOT NW) < 0.3) NOT INSIDE NODRC
}
NW1_R_1++++++++++++++++++++++

@ Floating NW1 is not allowed.
OUTLAYER ( NW NOT INTERACT (NTAP ENCLOSE CT)) NOT INSIDE NODRC
}
PSUB_W_1++++++++++++++++++++++

@ PSUB width >= 0.47um
OUTLAYER (INT PSUB < 0.47 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
PSUB_W_2a++++++++++++++++++++++

@ 0.9/1.2/1.8/2.5/3.3V native NMOS channel width >= 0.50um
@ 0.9/1.2/1.8/2.5/3.3V native NMOS channel width <= 100um
SETLAYER X = LENGTH GATE_W < 0.5
SETLAYER Y = LENGTH GATE_W > 100
OUTLAYER ((EXPAND EDGE X INSIDE BY 0.005) AND PSUB) NOT INSIDE NODRC
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.005) AND PSUB) NOT INSIDE NODRC
}
PSUB_W_3a++++++++++++++++++++++

@ 0.9/1.2V native NMOS channel length >= 0.70um
@ 0.9/1.2V native NMOS channel length <= 100um
SETLAYER X = (PBPO INSIDE EDGE PBAA) NOT INSIDE EDGE (OR DG TG)
SETLAYER Y = LENGTH GATE_core_L > 100
OUTLAYER (INT X < 0.70 ABUT<90 OPPOSITE REGION) NOT INSIDE NODRC
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.005) AND PSUB) NOT INSIDE NODRC
}
PSUB_W_3b++++++++++++++++++++++

@ 1.8V native NMOS channel length >= 0.8um
@ 1.8V native NMOS channel length <= 20um
SETLAYER X = PBPO INSIDE EDGE (PBAA AND DG)
SETLAYER Y = LENGTH GATE_io1_L > 20
OUTLAYER (INT X < 0.80 ABUT<90 OPPOSITE REGION) NOT INSIDE NODRC
OUTLAYER ((EXPAND EDGE Y INSIDE BY 0.005) AND PSUB) NOT INSIDE NODRC
}
PSUB_W_3c++++++++++++++++++++++

@ 2.5V (or overdrive to 3.3V and underdrive to 1.8V) native NMOS channel length >= 1.0um
SETLAYER X = PBPO INSIDE EDGE (PBAA AND TG) 
OUTLAYER (INT X < 1.0 ABUT<90 OPPOSITE REGION) NOT INSIDE NODRC
}
PSUB_W_3d++++++++++++++++++++++

@ 3.3V native NMOS channel length >= 1.2um
SETLAYER X = PBPO INSIDE EDGE (PBAA AND TG)
OUTLAYER (INT X < 1.2 ABUT<90 OPPOSITE REGION) NOT INSIDE NODRC
}
PSUB_S_1++++++++++++++++++++++

@ Space between two PSUBs >= 0.47um
OUTLAYER (EXT PSUB < 0.47 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
PSUB_S_2++++++++++++++++++++++

@ Space between PSUB and native MOS ACT >= 0.36um
OUTLAYER (EXT PSUB MOS < 0.36 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
OUTLAYER (EXT PSUB AA_LDMOS < 0.36 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
PSUB_S_3++++++++++++++++++++++

@ Space between PSUB and NW1 >= 1.15um
OUTLAYER (EXT PSUB NW < 1.15 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
PSUB_EN_1++++++++++++++++++++++

@ Native NMOS ACT enclosure by PSUB = 0.285um
SETLAYER X = SIZE PBMOS BY 0.285
SETLAYER Y = PSUB INTERACT PBMOS
OUTLAYER (XOR X Y) NOT INSIDE NODRC
}
PSUB_EX_1++++++++++++++++++++++

@ Extension of native NMOS poly GATE outside of ACT
@ DRC doesn't flag INDALL covered regions. >= 0.32um
OUTLAYER ((ENC PBAA PBPO < 0.32 ABUT<90 REGION OPPOSITE) NOT INSIDE INDALL) NOT INSIDE NODRC
}
PSUB_R_1++++++++++++++++++++++

@ PSUB inside, overlapping with, or crossing over a DNW area is not allowed
OUTLAYER (PSUB AND DNW) NOT INSIDE NODRC
OUTLAYER (PSUB COINCIDENT OUTSIDE EDGE DNW) NOT INSIDE EDGE NODRC
}
PSUB_R_2++++++++++++++++++++++

@ It is not allowed PSUB overlap PP ,DRC waive check INDALL covered region, and P+ pickup can be waived.
SETLAYER X = (SDP AND PSUB) NOT INSIDE INDALL
SETLAYER Y = ((AA OR PO) INTERACT GATE) AND PSUB
OUTLAYER (X INTERACT Y) NOT INSIDE NODRC
}
PSUB_R_3++++++++++++++++++++++

@ Only one ACT pattern is allowed in o PSUB region, except for NMOS capacitors
OUTLAYER (PSUB INTERACT (AA NOT INTERACT INDALL) > 1) NOT INSIDE NODRC
}
PSUB_A_1++++++++++++++++++++++

@ PSUB area >= 0.60um2
OUTLAYER (AREA PSUB < 0.6) NOT INSIDE NODRC
}
PSUB_A_2++++++++++++++++++++++

@ Enclosed area >= 0.60um2
OUTLAYER (AREA ((HOLES PSUB INNER) NOT PSUB) < 0.60) NOT INSIDE NODRC
}
PO_W_1++++++++++++++++++++++

@ PO width
OUTLAYER (INT PO <0.06 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
PO_W_2a++++++++++++++++++++++

@ Channel length for 0.9/1.2V NMOS/PMOS transistors >= 0.06um
SETLAYER X = PO INSIDE EDGE (AA NOT (DG OR TG))
OUTLAYER (INT X < 0.06 ABUT<90 OPPOSITE REGION) NOT INSIDE NODRC
}
PO_W_2b++++++++++++++++++++++

@ Channel length for 1.8V NMOS/PMOS transistors >= 0.20um
SETLAYER X = PO INSIDE EDGE (AA AND DG )
SETLAYER Y = INT X < 0.20  ABUT<90 OPPOSITE REGION
OUTLAYER (Y NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_W_2c++++++++++++++++++++++

@ Channel length for 2.5V NMOS/PMOS transistors >= 0.28um
SETLAYER X = PO INSIDE EDGE ((AA AND TG) NOT INTERACT UD)
SETLAYER Y = INT X < 0.28  ABUT<90 OPPOSITE REGION
OUTLAYER (Y NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_W_2d++++++++++++++++++++++

@ Min Channel length for 3.3V NMOS transistors is 0.38
@ Min Channel length for 3.3V PMOS transistors is 0.38
SETLAYER X = (PO AND SDN) INSIDE EDGE (AA AND TG)  
SETLAYER Y = INT X < 0.38 ABUT<90 OPPOSITE REGION
OUTLAYER (Y NOT INSIDE SRAMALL) NOT INSIDE NODRC
SETLAYER X1 = (PO AND SDP) INSIDE EDGE (AA AND TG)  
SETLAYER Y1 = INT X1 < 0.38 ABUT<90 OPPOSITE REGION
OUTLAYER (Y1 NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_W_2f++++++++++++++++++++++

@ Channel length for 2.5V NMOS/PMOS transistors (over drive to 3.3V and 4.1V) >= 0.50(NMOS)um
@ >= 0.40(PMOS)um

SETLAYER X = PO INSIDE EDGE ((NACT AND TG) AND OD)
SETLAYER Y = PO INSIDE EDGE ((PACT AND TG) AND OD)
SETLAYER Z1 = INT X < 0.50  ABUT<90 OPPOSITE REGION
SETLAYER Z2 = INT Y < 0.40  ABUT<90 OPPOSITE REGION
OUTLAYER (Z1 NOT INSIDE SRAMALL) NOT INSIDE NODRC
OUTLAYER (Z2 NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_W_2e++++++++++++++++++++++

@ Channel length for 2.5V NMOS/PMOS transistors (under drive to 1.8V) >= 0.22um
SETLAYER X = PO INSIDE EDGE ((AA AND TG) AND UD)
SETLAYER Y = INT X < 0.22 ABUT<90 OPPOSITE REGION
OUTLAYER (Y NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_W_3++++++++++++++++++++++

@ Width of 45 degree PO >= 0.18um
SETLAYER PO_CHECK = PO NOT INSIDE (AA OR AADUM)
SETLAYER X = ANGLE PO_CHECK == 45
OUTLAYER (INT X < 0.18 ABUT<90 REGION) NOT INSIDE NODRC
}
PO_S_1++++++++++++++++++++++

@ Space between two POs
@ DRC waive check the INDALL covered region. >= 0.12um
SETLAYER X = EXT PO < 0.12 ABUT<90 SINGULAR REGION
OUTLAYER (X NOT INSIDE (SRAMALL OR INDALL)) NOT INSIDE NODRC
}
PO_S_2++++++++++++++++++++++

@ Space between two POs when one or both PO width is >= 0.13um, and the run length of two POs is >= 0.18um. >= 0.18um
SETLAYER PO_W = WITH WIDTH PO >= 0.13
SETLAYER PO_S = EXT PO_W PO < 0.18 OPPOSITE REGION PARA ONLY
SETLAYER PO_LS = LENGTH PO_S >= 0.18
OUTLAYER (PO_S WITH EDGE PO_LS) NOT INSIDE EDGE NODRC

}
PO_S_3++++++++++++++++++++++

@ Space between two POs on ACT
@ DRC waive check the INDALL covered region. >= 0.13um
SETLAYER X = (AA AND PO) COIN EDGE PO
SETLAYER Y = EXT X < 0.13 ABUT < 90 REGION
OUTLAYER (Y NOT INSIDE INDALL) NOT INSIDE NODRC
}
PO_S_4_R++++++++++++++++++++++

@ Recommended Space between POs on the same ACT
@ DRC waive check if no contacts between two POs, and waive check the INDALL covered region. >= 0.2um
SETLAYER X = EXT PO_EMPTY < 0.2 ABUT<90 SINGULAR REGION CONNECTED
SETLAYER Y = X INTERACT CT
OUTLAYER (Y NOT INSIDE (INDALL OR SRAMALL) ) NOT INSIDE NODRC

}
PO_S_5++++++++++++++++++++++

@ Space between POs on the same ACT inside TGOX
@ DRC waive check if no contacts between two POs, and waive check the INDALL covered region. >= 0.24um
SETLAYER X = EXT (PO_EMPTY AND TG) < 0.24 ABUT<90 SINGULAR REGION CONNECTED
SETLAYER Y = X INTERACT CT
OUTLAYER (Y NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
}
PO_S_6++++++++++++++++++++++

@ Space to 45-degree PO, except EFUSEALL and FUSEALL region. >= 0.19um
SETLAYER PO_CHECK = PO NOT INSIDE (OR EFUSEALL AA AADUM)
SETLAYER X = (ANGLE PO_CHECK == 45) NOT INSIDE EDGE EFUSEALL
OUTLAYER (((EXT X (PO NOT INSIDE EFUSEALL) < 0.19 ABUT<90 REGION) NOT INSIDE EFUSEALL) NOT INSIDE FUSEALL) NOT INSIDE NODRC
}
PO_S_7++++++++++++++++++++++

@ GATE space when L-shape ACT and L-shape PO enclosed area is < 0.012um2 >= 0.15um
SETLAYER X = AA_LS OR PO_LS
SETLAYER Y = AREA (HOLES X INNER) < 0.012
SETLAYER Z = GATE INTERACT Y SINGULAR ONLY
OUTLAYER ((EXT Z < 0.15 ABUT<90 REGION) INTERACT Y) NOT INSIDE NODRC
}
PO_S_7a_R++++++++++++++++++++++

@ Recommended GATE space when L-shape ACT and L-shape PO enclosed area is < 0.0196um2 >= 0.2um
SETLAYER X = AA_LS OR PO_LS
SETLAYER Y = AREA (HOLES X INNER) < 0.0196
SETLAYER Z = GATE INTERACT Y SINGULAR ONLY
OUTLAYER ((EXT Z < 0.2 ABUT<90 REGION) INTERACT Y) NOT INSIDE NODRC
}
PO_S_8_R++++++++++++++++++++++

@ Recommended space of GATE (channel length <= 0.08um) to neighboring poly for thr CDU control <= 1.0
 SETLAYER   X = LENGTH GATE_L <= 0.08
 SETLAYER   Y = GATE INTERACT (EXPAND EDGE X OUTSIDE BY 0.001) 
 OUTLAYER   (EXT GATE Y < 1 ABUT<90 REGION) NOT INSIDE NODRC
}
PO_S_9++++++++++++++++++++++

@ Space between PO dense line end to line (Dh) or PO line to line (Ds) when:
@ 1. PO line end definition: PO width < 0.09um
@ 2. Run length of PO line to line or PO line to end: E1 >= -0.03um
@ 3. Any one edge distance from the corner of the two edges: K1 < 0.14um
@ Any one of Dh or Ds meet this rule value is ok
@ DRC waive check PO small jogs < 0.06um and exclude SRAM region. >= 0.14um
SETLAYER LINE_END = CONVEX EDGE PO ANGLE1 ==90 LENGTH1 >=0.06 ANGLE2  ==90 LENGTH2  >=0.04 WITH LENGTH  < 0.09
SETLAYER LINE_END_SHAPE1 = EXPAND EDGE LINE_END INSIDE BY 0.11
SETLAYER LINE_SIDE1 = (PO COIN EDGE LINE_END_SHAPE1 ) NOT COIN EDGE LINE_END
SETLAYER LINE_END_SHAPE = EXPAND EDGE LINE_END INSIDE BY 0.14
SETLAYER LINE_SIDE = (PO COIN EDGE LINE_END_SHAPE ) NOT COIN EDGE LINE_END
SETLAYER LINE_END_EXP = EXPAND EDGE LINE_END INSIDE BY 0.001 EXTEND BY 0.03
SETLAYER LINE_SIDE_EXP = EXPAND EDGE LINE_SIDE1 INSIDE BY 0.001 EXTEND BY 0.03
SETLAYER LINE_END_1 = LINE_END_EXP TOUCH EDGE LINE_END
SETLAYER LINE_SIDE_1 = LINE_SIDE_EXP TOUCH EDGE LINE_SIDE
SETLAYER E1 = EXT \[LINE_END_1\] PO < 0.14 OPPOSITE PERP ALSO OBTUSE ALSO
SETLAYER E2 = EXT \[LINE_SIDE\] < 0.14 OPPOSITE 
SETLAYER LINE_END_E1 = LINE_END_1 TOUCH EDGE E1
SETLAYER LINE_SIDE_E2 = LINE_SIDE_1 TOUCH EDGE E2
SETLAYER PO_CORNER = INT LINE_END_E1 LINE_SIDE_E2 <= 0.002 ABUT==90 REGION
OUTLAYER ((LINE_END_SHAPE INTERACT PO_CORNER) OUTSIDE SRAMALL) NOT INSIDE NODRC
}
PO_S_11++++++++++++++++++++++

@ Space between ACT and PO on STI >= 0.05um
SETLAYER X = EXT AA PO < 0.05 ABUT<90 SINGULAR REGION
OUTLAYER ((X NOT INSIDE (AA OR AADUM)) NOT INSIDE (SRAMALL OR INDALL)) NOT INSIDE NODRC
}
PO_S_12++++++++++++++++++++++

@ Minimum space of PO within SAB >=0.25
 SETLAYER   PO_SAB = PO NOT OUTSIDE SAB
 OUTLAYER  (EXT PO_SAB < 0.25 ABUT < 90 OPPOSITE REGION ) NOT INSIDE NODRC
}
PO_S_13_R++++++++++++++++++++++

@ Strongly suggest the minimum space of GATE to neighboring poly for sensitive circuit with minimum  PO width = 0.06um, >=0.19
 SETLAYER  X = WITH WIDTH GATE == 0.06
 OUTLAYER (EXT X PO < 0.19 ABUT < 90 OPPOSITE REGION) NOT INSIDE NODRC 
}
PO_S_15++++++++++++++++++++++

@ Min space between L-shape ACT to PO in the same MOS when channel width <0.15um is 0.1.
SETLAYER PO_CHECK = EXPAND EDGE (LENGTH GATE_W < 0.15) INSIDE BY 0.001 
SETLAYER POmergeAA = (PO OR AA) INTERACT PO_CHECK
SETLAYER U_edge = CONVEX EDGE POmergeAA ANGLE1 == 270 ANGLE2 == 270
SETLAYER U_edge_ = EXPAND EDGE U_edge INSIDE BY 0.001

SETLAYER LAA_ = U_edge_ TOUCH AAconer == 1
SETLAYER LAA = U_edge COIN EDGE LAA_
SETLAYER X = LENGTH LAA  <  0.1
OUTLAYER (X COIN EDGE (AA TOUCH EDGE GATE)) NOT INSIDE EDGE NODRC
}
PO_S_15a_R++++++++++++++++++++++

@ Min space between L-shape ACT to PO in the same MOS when channel width >= 0.15um is 0.1.
SETLAYER PO_CHECK = EXPAND EDGE (LENGTH GATE_W >= 0.15) INSIDE BY 0.001 
SETLAYER POmergeAA = (PO OR AA) INTERACT PO_CHECK
SETLAYER U_edge = CONVEX EDGE POmergeAA ANGLE1 == 270 ANGLE2 == 270
SETLAYER U_edge_ = EXPAND EDGE U_edge INSIDE BY 0.001

SETLAYER LAA_ = U_edge_ TOUCH AAconer == 1
SETLAYER LAA = U_edge COIN EDGE LAA_
SETLAYER X = LENGTH LAA  <  0.1
OUTLAYER (X COIN EDGE (AA TOUCH EDGE GATE)) NOT INSIDE EDGE NODRC
}
PO_S_16++++++++++++++++++++++

@ Min space between L-shape PO to ACT in the same MOSwhen channel width < 0.15um is 0.1.
SETLAYER PO_CHECK = EXPAND EDGE (LENGTH GATE_W < 0.15) INSIDE BY 0.001
SETLAYER POmergeAA = (PO OR AA) INTERACT PO_CHECK
SETLAYER U_edge = CONVEX EDGE POmergeAA ANGLE1 == 270 ANGLE2 == 270
SETLAYER U_edge_ = EXPAND EDGE U_edge INSIDE BY 0.001

SETLAYER LPO_ = U_edge_ TOUCH POconer == 1
SETLAYER LPO = U_edge COIN EDGE LPO_
OUTLAYER ((LENGTH LPO < 0.1) TOUCH EDGE (EXPAND EDGE PO_CHECK OUTSIDE BY 0.001)) NOT INSIDE EDGE NODRC
}
PO_S_17++++++++++++++++++++++

@ Space between large PO and GATE with narrow channel length <= 0.08um
@ The large PO definition:
@ PO area >= 630um2 and within regions of density > 70% in window 30um x 30um, stepping 15um. Dummy poly isn\BFt included in the density check. >= 1.00um
SETLAYER  Density_region = DENSITY POLYi > 0.7 WINDOW 30 STEP 15
SETLAYER  Large_PO = (AREA POLYi >= 630) INSIDE Density_region
SETLAYER  GATE_check = GATE WITH EDGE (LENGTH GATE_LE <= 0.08)
SETLAYER  GATE_LE = (GATE TOUCH EDGE (INT GATE_W \[GATE\] < 0.005 ABUT INTERSECTING ONLY)) NOT COIN EDGE GATE_W
OUTLAYER  EXT Large_PO GATE_check < 1 ABUT<90 SINGULAR REGION 
}
PO_S_18_R++++++++++++++++++++++
 
@ Recommended core nmos gate space to (TGOX OR (NW1 OR PSUB), >=1.0
SETLAYER CHECK_GATE = GATE_core AND SDN
SETLAYER CHECK_WELL = OR TG NW PSUB
OUTLAYER (EXT CHECK_GATE CHECK_WELL < 1.0 ABUT<90 REGION OPPOSITE) NOT INSIDE NODRC
}
PO_EN_1_R++++++++++++++++++++++
 
@ Recommended core pmos gate enclose by (NW1 NOT TGOX), >=1.0
SETLAYER CHECK_GATE = (GATE_core AND SDP) NOT TG
SETLAYER CHECK_WELL = NW NOT TG
OUTLAYER (ENC CHECK_GATE CHECK_WELL < 1.0 ABUT<90 REGION OPPOSITE) NOT INSIDE NODRC
}
PO_EN_2_R++++++++++++++++++++++
 
@ Recommended IO nmos gate enclose by (TGOX NOT (NW1 OR PSUB)), >=2.0
SETLAYER CHECK_GATE = (GATE AND SDN) AND TG
SETLAYER CHECK_WELL = TG NOT NW
OUTLAYER (ENC CHECK_GATE CHECK_WELL < 2.0 ABUT<90 REGION OPPOSITE) NOT INSIDE NODRC
}
PO_EN_3_R++++++++++++++++++++++
 
@ Recommended IO pmos gate enclose by (TGOX AND NW1), >=2.0
SETLAYER CHECK_GATE = (GATE AND SDP) AND TG
SETLAYER CHECK_WELL = TG AND NW
OUTLAYER (ENC CHECK_GATE CHECK_WELL < 2.0 ABUT<90 REGION OPPOSITE) NOT INSIDE NODRC
}
PO_EX_1++++++++++++++++++++++

@ Extension of ACT outside of PO >= 0.11um
SETLAYER X = ENC PO (AA NOT COIN EDGE LDMOSSTI) < 0.11 ABUT<90 REGION OPPOSITE
OUTLAYER ((X NOT INSIDE SRAMALL) NOT INSIDE INDALL) NOT INSIDE NODRC
}
PO_EX_1_R++++++++++++++++++++++

@ Recommended Extension of ACT outside of PO(when channel width >1 um) >= 0.18um
SETLAYER X = LENGTH GATE  >= 1.0  
SETLAYER Y = GATE WITH EDGE X
SETLAYER Z = ENC Y (AA NOT TOUCH LDMOSSTI) < 0.18 ABUT<90 REGION OPPOSITE
OUTLAYER ((Z NOT INSIDE SRAMALL) NOT INSIDE INDALL) NOT INSIDE NODRC
}
PO_EX_2++++++++++++++++++++++

@ Extension of GATE poly outside of ACT >= 0.14um
SETLAYER Y = ENC AA PO < 0.14 ABUT<90 opposite REGION
SETLAYER Z = EXT PO < 0.002 ABUT==90 REGION INTERSECTING ONLY
OUTLAYER (((Y NOT TOUCH Z) NOT INSIDE SRAMALL) NOT INSIDE LDMOS) NOT INSIDE NODRC
}
PO_EX_3_R++++++++++++++++++++++

@ PO end-cap extension of ACT when:
@ 1. PO space to L-shape ACT in the same MOS is < 0.14um
@ 2. GATE channel width (W) is >= 0.15um
@ DRC only check the L-shape opposite side PO end-cap. >= 0.16um
 SETLAYER A = ENC AA PO < 0.16 OPPOSITE REGION
 SETLAYER X = LENGTH GATE_W >= 0.15
 SETLAYER Y = GATE WITH EDGE X
 SETLAYER B = EXT Y AA < 0.14 ABUT==90 PERP ONLY REGION  
 OUTLAYER (A WITH EDGE (A TOUCH EDGE B)) NOT INSIDE NODRC
}
PO_L_1++++++++++++++++++++++

@ PO length between two CTs without GATE, and the length from any point inside GATE to nearest CT, when the PO width is < 0.13um
@ This rule is for voltage drop concern. DRC waive check ESDIOE covered region. <= 25.00um
SETLAYER PO_CHECK = ((WITH WIDTH PO < 0.13) NOT GATE) INTERACT CT
SETLAYER Z0 = SIZE CT BY 12.5 INSIDE OF PO_CHECK STEP 0.02
OUTLAYER ((PO_CHECK INTERACT Z0 > 1) NOT INSIDE ESDIOE) NOT INSIDE NODRC
SETLAYER PO_CHECK1 = (PO INTERACT CT) NOT GATE
SETLAYER Z4 = ((INT PO_CHECK1 < 0.13 OPPOSITE REGION) NOT GATE) NOT INTERACT CT 
SETLAYER Z6 = LENGTH Z4 >25
OUTLAYER (Z6 NOT INSIDE EDGE ESDIOE) NOT INSIDE EDGE NODRC


SETLAYER X = GATE WITH EDGE (LENGTH GATE_L < 0.13)
SETLAYER Y = (PO INTERACT X) INTERACT CT
SETLAYER Z = SIZE CT BY 25 INSIDE OF Y STEP 0.02
OUTLAYER (((GATE INTERACT Y) NOT INSIDE Z) NOT INSIDE ESDIOE) NOT INSIDE NODRC
}
PO_L_2_R++++++++++++++++++++++

@ Recommanded maximum L shape length of L-shape ACT which  space to PO (in the same MOS with width >= 0.15um) <= 0.1 is <=0.21
SETLAYER PO_CHECK = EXPAND EDGE (LENGTH GATE_W >= 0.15) INSIDE BY 0.001 
SETLAYER POmergeAA = (PO OR AA) INTERACT PO_CHECK
SETLAYER L_edge = CONVEX EDGE POmergeAA ANGLE1 == 90 ANGLE2 == 270
SETLAYER L_edge_ = EXPAND EDGE L_edge INSIDE BY 0.001

SETLAYER LAA_ = L_edge_ TOUCH AAconer == 1
SETLAYER LAA = L_edge COIN EDGE LAA_
SETLAYER X = LENGTH LAA  >  0.21
SETLAYER Y = EXT X PO < 0.1 REGION
#OUTLAYER (X COIN EDGE (AA NOT TOUCH EDGE GATE)) NOT INSIDE EDGE NODRC
OUTLAYER (X COIN EDGE Y) NOT INSIDE EDGE NODRC
}
PO_D_1_min++++++++++++++++++++++

@ Global PO density for fully chip (including dummy) >= 14%
OUTLAYER (DENSITY PO_all < 0.14 PRINT density_report_PO_D_1_min.log) NOT INSIDE NODRC
}
PO_D_1_max++++++++++++++++++++++

@ Global PO density for fully chip (including dummy)  <= 40%
OUTLAYER (DENSITY PO_all > 0.40 PRINT density_report_PO_D_1_max.log) NOT INSIDE NODRC
}
PO_D_2_min++++++++++++++++++++++

@ Local PO density (including dummy) in 100um*100um window with step size: 50um
@ Maximum density check exclude INDALL region >= 20%
OUTLAYER (DENSITY PO_all < 0.2 WINDOW 100 STEP 50 BACKUP PRINT density_report_PO_D_2_min.log) NOT INSIDE NODRC
}
PO_D_2_max++++++++++++++++++++++

@ Local PO density (including dummy) in 100um*100um window with step size: 50um
@ Maximum density check exclude INDALL region @ <= 40%
SETLAYER PO_check = PO_all NOT INDALL
OUTLAYER (DENSITY PO_check > 0.4 WINDOW 100 STEP 50 BACKUP PRINT density_report_PO_D_2_max.log) NOT INSIDE NODRC
}
PO_D_3++++++++++++++++++++++
 
@ The poly density difference between any two neighboring checking windows  <= 20%
 OUTLAYER ( DENSITY PO_all DRC:1 <=1 WINDOW 100 BACKUP GRADIENT > 0.2 ABSOLUTE CORNER INSIDE OF LAYER BULK PRINT density_report_PO_D_3.log) NOT INSIDE NODRC
}
PO_A_1++++++++++++++++++++++

@ PO area >= 0.04um2
OUTLAYER ((AREA PO < 0.04) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_A_1_R++++++++++++++++++++++

@ PO area when PO is not GATE poly. >= 0.05um2
OUTLAYER ((AREA (PO NOT INTERACT GATE) < 0.05) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
PO_A_2++++++++++++++++++++++

@ PO enclosed area >= 0.09um2
OUTLAYER (AREA ((HOLES PO INNER) NOT PO) < 0.09) NOT INSIDE NODRC
}
PO_R_1++++++++++++++++++++++

@ No bent PO on ACT is allowed.All PO patterns on ACT have to be orthogonal to ACT edage.
@ DRC waive check the INDALL and SRAMALL covered region, and waive check (ACT AND PO) width <= 0.01um pattern.
SETLAYER POEIAA1 = POEIAA COIN EDGE ((PO AND AA) WITH WIDTH > 0.01)
SETLAYER POEIAA = PO IN EDGE AA
OUTLAYER ((INT POEIAA1 < 0.01 ABUT == 90 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
OUTLAYER ((EXT POEIAA1 < 0.01 ABUT == 90 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
OUTLAYER ((INT POEIAA1 < 0.01 ABUT == 45 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
OUTLAYER ((EXT POEIAA1 < 0.01 ABUT == 45 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
OUTLAYER ((INT POEIAA1 < 0.01 ABUT == 135 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
OUTLAYER ((EXT POEIAA1 < 0.01 ABUT == 135 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
SETLAYER AAEIPO1 = (IN EDGE AA PO) COIN EDGE ((PO AND AA) WITH WIDTH > 0.01)
OUTLAYER ((INT POEIAA1 AAEIPO1 < 0.01 ABUT!=90 REGION) NOT INSIDE (INDALL OR SRAMALL)) NOT INSIDE NODRC
}
PO_R_2++++++++++++++++++++++

@ PO must be enclosed by NP and/or PP.
SETLAYER HRPR = PO INTERACT HPR
SETLAYER HRP_END = SIZE (HRPR NOT HPR) BY 0.3
SETLAYER PO_MID = ( PO INTERACT (HPR OR HRP)) NOT HRP_END
SETLAYER Y = ((((PO INTERACT CT) NOT PO_MID) NOT SDP) NOT SDN) NOT INTERACT MOMLVS1
OUTLAYER (Y NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
MET1_W_1++++++++++++++++++++++

@ M1 width >= 0.09um
@ M1 width <= 10.00um
  OUTLAYER (M1 WITH WIDTH > 10) NOT INSIDE NODRC
  OUTLAYER (INT M1 < 0.09 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
MET1_W_2++++++++++++++++++++++

@ Width of metal1 with 45 degree,  >= 0.19um
  SETLAYER X = ANGLE M1 == 45
  OUTLAYER (INT X < 0.19 REGION) NOT INSIDE NODRC
}
MET1_W_3++++++++++++++++++++++

@ Minimum M1 width adjoining a huge non-metal region \[ area > 2000000 um2\], non-metal region is defined as (NOT (Mx OR MxDUM)) >= 0.35um
  SETLAYER NON_METAL_REG = AREA (DRC:1 NOT (OR M1 M1DUM)) > 2000000 
  SETLAYER CHECK_REGION = ENCLOSE RECTANGLE NON_METAL_REG 10 0.35
  SETLAYER CHECK_METAL = M1 INTERACT CHECK_REGION 
  OUTLAYER (INT CHECK_METAL < 0.35 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
MET1_S_1++++++++++++++++++++++

@ Space between two M1s, DRC don\BFt flag 89 to 90 degree spaces in the INDALL region. >= 0.09um
  SETLAYER X = EXT M1 < 0.09 ABUT<90 SINGULAR REGION
  OUTLAYER ((X NOT INDALL) NOT INSIDE SRAMALL) NOT INSIDE NODRC
  SETLAYER Y = EXT M1 < 0.09 ABUT<89 SINGULAR REGION
  OUTLAYER ((Y AND INDALL) NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
MET1_S_1_R++++++++++++++++++++++

@ Recomended pace between two M1s. >= 0.12um
  SETLAYER X = EXT M1 < 0.12 ABUT<90 SINGULAR REGION
  OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
MET1_S_2++++++++++++++++++++++

@ Min Space between two M1 is 0.15 um when one or both M1 width >= 0.42um, and the parallel run length of two M1s is >= 0.42um
  Mn_2b M1ALL 0.42 0.42 0.15
}
MET1_S_3++++++++++++++++++++++

@ Min Space between two M1 is 0.5 um when one or both M1 width >= 1.5um, and the parallel run length of two M1s is >= 1.5um
  Mn_2b M1ALL 1.5 1.5 0.5
}
MET1_S_5++++++++++++++++++++++

@ Space between metal lines with one or both are 45 degree,  >= 0.19um
  SETLAYER X = ANGLE M1 == 45
  OUTLAYER (EXT X M1 < 0.19 REGION) NOT INSIDE NODRC
}
MET1_S_6++++++++++++++++++++++
 
@ Space to dense M1 line-end , Definition of dense M1 line-end: 1. M1 line-end: M1 edge with length < 0.11 um (W) between 2 outer vertex. 2. Other metal INTERACT Region 1. Region 1 = (T+Q) x S2. (W+S2) < 0.11 um. 
@ Space (S1) to dense M1 line-end (parallel run length > -0.025 um (T)), Definition of dense M1 line-end: 1. M1 line-end: M1 edge with length < 0.07 um (W) between 2 outer vertex. 2. Other metal INTERACT Region 1. Region 1 = (T+Q) x S2. (W+S2) < 0.12 um. This check doesn't include small jog with edge length < 0.05 um (R) >= 0.11
 SETLAYER A = CONVEX EDGE M1 ANGLE1 == 90 ANGLE2 == 90 WITH LENGTH < 0.11
 SETLAYER B = EXT \[A\] M1 < 0.11 ABUT < 90 OPPOSITE EXTENDED 0.045
 SETLAYER C = A TOUCH INSIDE EDGE B
 SETLAYER D = INT C \[M1\] < 0.11 ABUT == 90 INTERSECTING ONLY
 SETLAYER I = LENGTH D >= 0.09
 SETLAYER J = EXPAND EDGE I INSIDE BY 0.005 
 SETLAYER K = LENGTH J == 0.005
 SETLAYER L = K NOT TOUCH EDGE C
 SETLAYER M = EXPAND EDGE L INSIDE BY 0.045
 SETLAYER N = J NOT M
 SETLAYER O = I COIN INSIDE EDGE N
 SETLAYER PW = INT O M1 < (0.2 - 0.09) ABUT < 90 OPPOSITE EXTENDED 0.045
 SETLAYER PS = EXT O M1 < (0.2 - 0.09) ABUT < 90 OPPOSITE EXTENDED 0.045
 SETLAYER Q = DFM PROPERTY O PS PW OVERLAP ABUT ALSO MULTI \[-= MIN(EW(PW)) + MIN(EW(PS))\] < 0.2
 SETLAYER R = C TOUCH EDGE (J WITH EDGE Q)
 OUTLAYER (EXT R M1 < 0.11 ABUT < 90 OPPOSITE EXTENDED 0.045 REGION) NOT INSIDE (OR MOMLVS1 NODRC)
}
MET1_A_1++++++++++++++++++++++

@ M1 area >= 0.042um2
  SETLAYER X = AREA M1 < 0.042
  OUTLAYER (X NOT INSIDE SRAMALL) NOT INSIDE NODRC
}
MET1_A_2++++++++++++++++++++++

@ Enclosed dielectric area by M1 >= 0.18um2
  SETLAYER X = (HOLES M1 INNER EMPTY) NOT M1
  OUTLAYER (AREA X < 0.18) NOT INSIDE NODRC
}
MET1_D_1_min++++++++++++++++++++++

@ M1 density (including dummy) in 100umX100um window with step size 50um. INDALL/FUTR/GRID/SRINGBLK covered areas are excluded for this rule checking >= 10%
SETLAYER check_region_1 = ((((DRC:1 NOT FUTR) NOT GRID) NOT SRINGBLK) NOT INDALL) NOT INSIDE NODRC
SETLAYER check_region = check_region_1 WITH WIDTH >= 50
SETLAYER check_pattern = M1ALLi AND check_region
SETLAYER err1_TMP1 = DENSITY check_pattern check_region \[!AREA(check_region) + !!AREA(check_region)*AREA(check_pattern)/AREA(check_region)\] < 0.10 WINDOW 100 STEP 50 BACKUP INSIDE OF LAYER DRC:1 BY POLYGON 

SETLAYER check_window = WITH WIDTH (err1_TMP1 AND check_region) >= 50
OUTLAYER DENSITY check_pattern check_window \[!AREA(check_window) + !!AREA(check_window)*AREA(check_pattern)/AREA(check_window)\] < 0.10 WINDOW 100 STEP 50 BACKUP INSIDE OF LAYER DRC:1 BY POLYGON PRINT MET1_D_1_min.log RDB MET1_D_1_min.rdb
 
}
MET1_D_1_max++++++++++++++++++++++

@ M1 density (including dummy) in 100umX100um window with step size 50um. INDALL/FUTR/GRID/SRINGBLK covered areas are excluded for this rule checking <= 80% 
SETLAYER check_region_1 = ((((DRC:1 NOT FUTR) NOT GRID) NOT SRINGBLK) NOT INDALL) NOT INSIDE NODRC
SETLAYER check_region = check_region_1 WITH WIDTH >= 50
SETLAYER check_pattern = M1ALLi AND check_region
SETLAYER err1_TMP1 = DENSITY check_pattern check_region \[!!AREA(check_region)*AREA(check_pattern)/AREA(check_region)\] > 0.8 WINDOW 100 STEP 50 BACKUP INSIDE OF LAYER DRC:1 BY POLYGON 

SETLAYER check_window = WITH WIDTH (err1_TMP1 AND check_region) >= 50
OUTLAYER DENSITY check_pattern check_window \[!!AREA(check_window)*AREA(check_pattern)/AREA(check_window)\] > 0.8 WINDOW 100 STEP 50 BACKUP INSIDE OF LAYER DRC:1 BY POLYGON PRINT MET1_D_1_max.log RDB MET1_D_1_max.rdb

}
MET1_D_2++++++++++++++++++++++

@ M1 average density inside the {SIZE dummy block BY 2.5um} area in 100umX100um window with step size 50um when the dummy block area >= 100umX100um. INDALL/FUTR/GRID/SRINGBLK covered areas are excluded for this rule checking
@ Device sensitive areas can be waived. >= 10%
  SETLAYER X = DENSITY M1ALLi < 0.1 WINDOW 100 STEP 50 backup PRINT density_report_MET1_D_2.log
  SETLAYER Y = ((SIZE  M1DUMB BY 2.5) OR SRBLK) NOT (OR INDALL FUTR GRID SRINGBLK)
  SETLAYER Z = SIZE Y BY 12.5 UNDEROVER
  OUTLAYER (X AND Z) NOT INSIDE NODRC
}
MET1_D_3++++++++++++++++++++++

@ The difference between M1 density in 100x100 window (including dummy)
@ INDID/GRID/FUTR/SRINGBLK covered areas are excluded for this rule checking <= 20%

  SETLAYER X = DENSITY M1ALLi >= 0 WINDOW 200 GRADIENT > 0.2 ABSOLUTE BACKUP INSIDE OF LAYER density_checkarea PRINT density_report_MET1_D_3.log
  OUTLAYER ((((X NOT FUTR) NOT GRID) NOT SRINGBLK) NOT INDALL) NOT INSIDE NODRC
}
MET1_R_1++++++++++++++++++++++

@ M1 line end must be rectangular.
  SETLAYER A = INT M1 < 0.01 ABUT == 45 REGION
  SETLAYER B = EXT M1 < 0.01 ABUT == 45 REGION
  SETLAYER C = INT M1 < 0.01 ABUT == 135 REGION
  SETLAYER D = EXT M1 < 0.01 ABUT == 135 REGION
  OUTLAYER A NOT INSIDE NODRC
  OUTLAYER B NOT INSIDE NODRC
  OUTLAYER C NOT INSIDE NODRC
  OUTLAYER D NOT INSIDE NODRC
}
CB_W_1++++++++++++++++++++++

@ CB width  >= 3.0um
 OUTLAYER ((INT PA < 3 - 0.001 ABUT<90 SINGULAR REGION) NOT INDALL) NOT INSIDE NODRC
 OUTLAYER ((INT PA < 3 - 0.001 ABUT<90 SINGULAR REGION) AND INDALL) NOT INSIDE NODRC
}
CB_S_1++++++++++++++++++++++

@ Space between two CBs >= 5.0um
 OUTLAYER ((EXT PA < 5 ABUT<90 SINGULAR REGION) NOT INDALL) NOT INSIDE NODRC
 OUTLAYER ((EXT PA < 5 - 0.002 ABUT<90 SINGULAR REGION) AND INDALL) NOT INSIDE NODRC
}
CB_EN_1_EN_2++++++++++++++++++++++

@ CB edge fully enclosure by T4M1 or T2M1 or T8M1, T4M2 or T2M2 or T8M2 directly underneath PA >= 1.5um
 OUTLAYER ((ENC PA (OR T2M1 T4M1 T8M1 T4M2 T2M2 T8M2) < 1.50 ABUT<90 SINGULAR REGION OUTSIDE ALSO) NOT INDALL) NOT INSIDE NODRC
 OUTLAYER ((ENC PA (OR T2M1 T4M1 T8M1 T4M2 T2M2 T8M2) < 1.50 - 0.002 ABUT<90 SINGULAR REGION OUTSIDE ALSO) AND INDALL) NOT INSIDE NODRC
}
COVER_W_1++++++++++++++++++++++

@ COVER width (suggest to consult with package vendor) >= 40.0um
   OUTLAYER ((INT RDLPA2 < 40 - 0.002 ABUT<90 SINGULAR REGION) NOT INDALL) NOT INSIDE (OR SRBLK SRINGBLK NODRC)
   OUTLAYER ((INT RDLPA2 < 40 - 0.002 ABUT<90 SINGULAR REGION) AND INDALL) NOT INSIDE (OR SRBLK SRINGBLK NODRC)
}
COVER_L_1++++++++++++++++++++++

@ COVER length (suggest to consult with package vendor) >= 65.0um
  OUTLAYER (NOT ENCLOSE RECTANGLE RDLPA2 40 65) NOT INSIDE (OR SRBLK SRINGBLK NODRC)
}
COVER_S_1++++++++++++++++++++++

@ Covers space (suggest to consult with package vendor) >= 5.0um
   OUTLAYER ((EXT RDLPA2 < 5 - 0.002 ABUT<90 SINGULAR REGION) NOT INDALL) NOT INSIDE (OR SRBLK SRINGBLK NODRC)
   OUTLAYER ((EXT RDLPA2 < 5 - 0.002 ABUT<90 SINGULAR REGION) AND INDALL) NOT INSIDE (OR SRBLK SRINGBLK NODRC)
}
COVER_S_2++++++++++++++++++++++

@ Space between metal pad and metal line  >= 2.5um
   SETLAYER RDLLINE = ALPA WITH WIDTH < 35
   SETLAYER RDLPAD = ALPA NOT RDLLINE
   OUTLAYER ((EXT RDLPAD RDLLINE < 2.5 ABUT<90 SINGULAR REGION) NOT INDALL) NOT INSIDE NODRC
   OUTLAYER ((EXT RDLPAD RDLLINE < 2.5 - 0.002 ABUT<90 SINGULAR REGION) AND INDALL) NOT INSIDE NODRC
}
CHIPEDGE_EN_1++++++++++++++++++++++

@ Border layer must enclose all chip layout patterns (all chip design, excluding SRINGBLK, SRBLK marking layer)
@ This rule is not applicable if customers insert seal ring by themselves
@ This rule checking layer are DNW, ACT, NW1, PSUB, NVT3, PVT3, NVT1, PVT1, DGOX, TGOX, PO, NP, PP, NPR, HRP, ESD1, SAB, CT, Mn(n = 1-8), Vn(n = 1-7), T4V1, T4V2, T4M1, T4M2, T2V1, T2V2, T2M1, T2M2, PA, RV, BCB2, RDL, FUSE, ACTDUM, PODUM, MnDUM(n = 1-8), T4M1DUM, T4M2DUM, T2M1DUM, T2M2DUM. >= 0.37um

SETLAYER BD_EXTENT_OTHER_temp = EXTENT DRAWN DNWi ACTi NW1i PSUBi NVT3 PVT3 NVT1 PVT1 DGOX TGOX POLYi NPi PPi NPR HRPi ESD1 SABi CTi CTbar MET1o MET2o MET3o MET4o MET5o MET6o MET7o MET8o VIA1i VIA2i VIA3i VIA4i VIA5i VIA6i VIA7i VIA1bar VIA2bar VIA3bar VIA4bar VIA5bar VIA6bar VIA7bar T4V1i T4V2i T4V1bar T4V2bar T4M1o T4M2o T2V1i T2V2i T2V1bar T2V2bar T2M1o T2M2o T8V1i T8V2i T8V1bar T8V2bar T8M1o T8M2o CBi RV COVER RDLi FUTR ACTdmi POLYdmi MET1dmi MET2dmi MET3dmi MET4dmi MET5dmi MET6dmi MET7dmi MET8dmi T4M1dmi T4M2dmi T2M1dmi T2M2dmi T8M1dmi T8M2dmi IGNORE CHIPBLK SRINGBLK SRBLK  
OUTLAYER (ENC BD_EXTENT_OTHER_temp CHIPEDGE < 0.37 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
CHIPEDGE_EN_2++++++++++++++++++++++

@ Enclosure of DNW by the chip edge (CHIPEDGE layer) if it need XXXX to add seal ring. >= 6.0um
OUTLAYER (ENC DNW CHIPEDGE < 6 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
CHIPEDGE_EN_3++++++++++++++++++++++

@ Enclosure of seal ring outer ring outline edge by CHIPEDGE layer if seal ring has been added by designers. >= 1.5
OUTLAYER (ENC MS_OUT CHIPEDGE < 1.5 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
CHIPEDGE_R_3++++++++++++++++++++++

@ CHIPEDGE layer size should exactly same as chip window size in tape out information file
 OUTLAYER XOR CHIP CHIPEDGE
}
DEUPAD_R_2++++++++++++++++++++++

@  DEUPAD must fully enclose COVER
OUTLAYER  ((MD INTERACT DEUPAD) NOT DEUPAD) NOT INSIDE NODRC
}
DEUPAD_R_3++++++++++++++++++++++

@ Two top metal layers (TM and TM-1) are needed between DEUPAD and device, where the metal design must be solid.
OUTLAYER ( padarea ENCLOSE (padarea NOT [lindex $metal_all end])) NOT INSIDE NODRC
OUTLAYER ( padarea ENCLOSE (padarea NOT [lindex $metal_all end-1])) NOT INSIDE NODRC
}
DEUPAD_R_5++++++++++++++++++++++

@ ALPADres, MOMLVS1, INDALL, Resistor of TM or TM-1 must be outside of DEUPAD area.
SETLAYER X1 = (ALPAR OR MOMLVS1) OR INDALL
SETLAYER X2 = ([lindex $metal_all end]R AND [lindex $metal_all end]) OR ([lindex $metal_all end-1]R AND [lindex $metal_all end-1])
OUTLAYER  ((X1 OR X2) AND padarea) NOT INSIDE NODRC
}
DEUPAD_R_6++++++++++++++++++++++

@ For one top metal process: TV-1 pattern is not allowed under the DEUPAD opening area
@ For two top metal process: T4V1 patterns are not allowed under the DEUPAD opening area
OUTLAYER (padarea AND [lindex $via_all end-1]) NOT INSIDE NODRC
}
DEUPAD_R_7++++++++++++++++++++++

@ DEUPAD area must have top via array between (top metal and the top metal directly underneath top metal) 
@ two vias which space is within 0.51um are considerd to be same array
  SETLAYER VIA_ARRAY_S_REG = EXT [lindex $via_all end-1] <= 0.51 SINGULAR REGION
  SETLAYER VIA_ARRAY = [lindex $via_all end-1] INTERACT VIA_ARRAY_S_REG
  OUTLAYER padarea NOT INTERACT VIA_ARRAY
}
SRCK_7_RDL++++++++++++++++++++++

@ RDL Clearance to window edge  >= 4.5
 OUTLAYER ENC  RDLS_OUTER DRC:1 < 4.5 ABUT < 90 SINGULAR REGION
}
SRCK_8_RDL++++++++++++++++++++++

@ RDL width in seal ring  >= 5.5
 OUTLAYER INT RDLS < 5.498 ABUT < 90 SINGULAR REGION
}
SRCK_9_RV++++++++++++++++++++++

@ RV clearance to Window edge >= 6
OUTLAYER  ENC RDLVIAS DRC:1 < 6 ABUT <90 SINGULAR REGION
}
SRCK_10_RV++++++++++++++++++++++

@ RV slot width = 3
OUTLAYER INT  RDLVIAS  < 2.97 ABUT <90 SINGULAR REGION
OUTLAYER RDLVIAS WITH WIDTH > 3.03 
}
SRCK_11_COVER++++++++++++++++++++++

@ Cover(Passivation2) clearance to Window edge >= 6
OUTLAYER  ENC RDLPA2S DRC:1 < 6 ABUT <90 SINGULAR REGION
}
SRCK_12_COVER++++++++++++++++++++++

@ Cover(Passivation2) Slot width = 3
OUTLAYER  INT RDLPA2S < 2.97 ABUT <90 SINGULAR REGION
OUTLAYER  WITH WIDTH RDLPA2S > 3.03
}
SRCK_13a++++++++++++++++++++++

@ Fixed CT bar width = 0.09
@ NOTICE: It is a guidelines rule.
  SETLAYER X = INT CTS_SL < 0.089 ABUT<90 SINGULAR REGION
  SETLAYER Y = CTS_SL WITH WIDTH > 0.091
  OUTLAYER (X OR Y) NOT INSIDE NODRC
}
SRCK_13b++++++++++++++++++++++

@ Fixed Vn bar width (n=1~7) = 0.09
@ NOTICE: It is a guidelines rule.
foreach via $v_j_layer {
  OUTLAYER (INT NOTFOUNDS_SL < 0.089 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
  OUTLAYER (NOTFOUNDS_SL WITH WIDTH > 0.091) NOT INSIDE NODRC
}
}
SRCK_14a++++++++++++++++++++++

@ Fixed square CT width and length = 0.09
@ NOTICE: It is a guidelines rule.
  OUTLAYER NOT RECTANGLE CTS == 0.09  BY == 0.09
}
SRCK_14b_14c++++++++++++++++++++++

@ Fixed Vn width and length (n=1~7) is 0.09
@ NOTICE: It is a guidelines rule.
foreach via $v_j_layer {
  OUTLAYER (NOT RECTANGLE NOTFOUNDS  == 0.09 BY == 0.09) NOT INSIDE NODRC
}
}
SRCK_15a_CT++++++++++++++++++++++
 
@ Metal enclosure of CT bar >= 0.375
  OUTLAYER (ENC CTS_SL M1S < 0.375 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
SRCK_15b_V1++++++++++++++++++++++

@ Metal enclosure of via bar >= 0.375
  OUTLAYER (ENC V1S_SL M1S < 0.375 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
  OUTLAYER (ENC V1S_SL M2S < 0.375 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
SRCK_15b_15c++++++++++++++++++++++

@ Via bar enclosure by Mn (n=2~7) is 0.375/0.5
@ NOTICE: It is a guidelines rule.
for { set j 2 } { $j <= [lindex $v_j end] } { incr j } {
  SETLAYER ENC5_VNOTFOUND = VNOTFOUNDS_SL INTERACT ((ENC VNOTFOUNDS_SL MNOTFOUNDS < 0.5 ABUT < 90 SINGULAR REGION) OR (ENC VNOTFOUNDS_SL M[expr $j+1]S < 0.5 ABUT < 90 SINGULAR REGION))
  OUTLAYER (ENC ENC5_VNOTFOUND MNOTFOUNDS < 0.375 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
  OUTLAYER (ENC ENC5_VNOTFOUND M[expr $j +1]S < 0.375 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}
SRCK_15d_15e_15f++++++++++++++++++++++

@ Min T2M1/T2M2 enclosure of T2V1/T2V2 bar is 0.52
@ Min T4M1/T4M2 enclosure of T4V1/T4V2 bar is 0.44
@ Min T8M1/T8M2 enclosure of T8V1/T8V2 bar is 0.44
@ NOTICE: It is a guidelines rule.
if { ([set CHECK_T2V2] == 1) && ([set CHECK_T2M2] == 1) } {
  OUTLAYER (ENC [lindex $top_v_m_list 0]S_SL [lindex $top_v_m_list 1]S < 0.52 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
if { [llength $top_v_m_list] == 4 } {
  OUTLAYER (ENC [lindex $top_v_m_list 2]S_SL [lindex $top_v_m_list 3]S < 0.52 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}  
}

if { ([set CHECK_T2V2] == 0)} {
  OUTLAYER (ENC [lindex $top_v_m_list 0]S_SL [lindex $top_v_m_list 1]S < 0.44 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
if { [llength $top_v_m_list] == 4 } {
  OUTLAYER (ENC [lindex $top_v_m_list 2]S_SL [lindex $top_v_m_list 3]S < 0.44 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}
}
SRCK_16a_CT++++++++++++++++++++++

@ Square CT enclosure by M1 in SRINGBLK outer ring covered areas is 0.405
@ NOTICE: It is a guidelines rule.
  OUTLAYER (ENC CTS_SQ M1S_OUTER < 0.405 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
SRCK_16b_v1++++++++++++++++++++++

@ Square via enclosure by M1 in SRINGBLK outer ring is 0.405
@ NOTICE: It is a guidelines rule.
  OUTLAYER (ENC V1S_SQ M1S_OUTER < 0.405 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
SRCK_16b_16c++++++++++++++++++++++

@ Square via enclosure by Mn in SRINGBLK outer ring (n=2~7) is 0.405
@ NOTICE: It is a guidelines rule.
for { set j 2 } { $j <= [lindex $v_j end] } { incr j } {
  OUTLAYER (ENC VNOTFOUNDS_SQ MNOTFOUNDS_OUTER < 0.405 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}
SRCK_16d_16e_16f++++++++++++++++++++++

@ Min T2M1/T2M2 enclosure of T2V1/T2V2 in SRINGBLK outer ring is 0.48
@ Min T4M1/T4M2 enclosure of T4V1/T4V2 in SRINGBLK outer ring is 0.24
@ Min T8M1/T8M2 enclosure of T8V1/T8V2 in SRINGBLK outer ring is 0.24
@ NOTICE: It is a guidelines rule.
if { ([set CHECK_T2V2] == 1) && ([set CHECK_T2M2] == 1) } {
OUTLAYER (ENC [lindex $top_v_m_list 0]S [lindex $top_v_m_list 1]S < 0.48 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC

if { [llength $top_v_m_list] == 4 } {
  OUTLAYER (ENC [lindex $top_v_m_list 0]S [lindex $top_v_m_list 1]S < 0.48 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}

if { ([set CHECK_T2V2] == 0)} {
OUTLAYER (ENC [lindex $top_v_m_list 0]S [lindex $top_v_m_list 1]S < 0.24 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
if { [llength $top_v_m_list] == 4 } {
  OUTLAYER (ENC [lindex $top_v_m_list 2]S [lindex $top_v_m_list 3]S < 0.24 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}
}
SRCK_17a++++++++++++++++++++++

@ Minimum space between square contact and its bar is 0.74
@ NOTICE: It is a guidelines rule.
  OUTLAYER (EXT CTS_SL CTS_SQ < 0.74 ABUT < 90 OPPOSITE REGION) NOT INSIDE NODRC
}
SRCK_17b_17c++++++++++++++++++++++

@ Minimum space between square via and its bar is 0.6/0.74
@ NOTICE: It is a guidelines rule.
foreach via $v_j_layer {
  SETLAYER SPACE_074_NOTFOUNDS_SL = NOTFOUNDS_SL INTERACT (EXT NOTFOUNDS_SL NOTFOUNDS_SQ < 0.74 ABUT < 90 OPPOSITE REGION)
  OUTLAYER (EXT SPACE_074_NOTFOUNDS_SL NOTFOUNDS_SQ < 0.6 ABUT < 90 OPPOSITE REGION) NOT INSIDE NODRC
}
}
SRCK_17d_17e_17f++++++++++++++++++++++

@ Minimum space between square TV and its bar is 0.6
@ NOTICE: It is a guidelines rule.
foreach t_v_list_layer $t_v_j {
  OUTLAYER (EXT T2V1_T2V2_T4V1_T4V2_T8V1_T8V2S_SL T2V1_T2V2_T4V1_T4V2_T8V1_T8V2S_SQ < 0.6 ABUT < 90 OPPOSITE REGION) NOT INSIDE NODRC
}
}
SRCK_18a_19a++++++++++++++++++++++

@ CT space perpendicular to the direction of seal ring >=0.21
@ CT space along the sealring direction in the same colum >= 0.6
SETLAYER CHECK_CT = CTS OR (EXT CTS_SQ <0.6 OPPOSITE REGION)
OUTLAYER EXT CHECK_CT < 0.21 OPPOSITE REGION
}
SRCK_18b_18c_19b_19c++++++++++++++++++++++

@ Vn space perpendicular to the direction of seal ring >=0.21
@ Vn+1 space along the sealring direction in the same colum >= 0.6
foreach via $v_j_layer {
SETLAYER CHECK_NOTFOUNDS = NOTFOUNDS OR (EXT NOTFOUNDS_SQ <0.6 OPPOSITE REGION)
OUTLAYER EXT CHECK_NOTFOUNDS < 0.21 OPPOSITE REGION
}
}
SL_W_1_L_1++++++++++++++++++++++

@ Width of metal lot >= 2um
@ Length of metal lot >= 4.5um
foreach j [concat $metal_all ] {
OUTLAYER (NOT RECTANGLE NOTFOUNDslot >= 2 BY >= 4.5) NOT INSIDE NODRC
}
}
SL_S_1++++++++++++++++++++++

@ Space of metal lot >= 3um
foreach j [concat $metal_all ] {
OUTLAYER (EXT NOTFOUNDslot <3 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
}
SL_R_1++++++++++++++++++++++

@ The top-metal slot overlap CB is not allowed
foreach j [concat $metal_all ] {
OUTLAYER NOTFOUNDslot AND PA
}
}
ACTDUM_W_1++++++++++++++++++++++

@ ACTDUM SIZE = 3x3, 1x1, 0.467x0.467
OUTLAYER ((AADUM NOT AADUM_3_3) NOT AADUM_1_1) NOT AADUM_0p5_0p5
}
ACTDUM_S_1++++++++++++++++++++++

@ ACTDUM space if ACTDUM size is 3um*3um >= 2
OUTLAYER EXT  AADUM_3_3 < 2 ABUT <90 SINGULAR REGION
}
ACTDUM_S_2++++++++++++++++++++++

@ ACTDUM space if ACTDUM size is 1um*1um >= 0.6
OUTLAYER EXT  AADUM_1_1 < 0.6 ABUT <90 SINGULAR REGION
}
ACTDUM_S_3++++++++++++++++++++++

@ ACTDUM space if ACTDUM size is 0.467um*0.467um >= 0.28
OUTLAYER EXT  AADUM_0p5_0p5 < 0.28 ABUT <90 SINGULAR REGION
}
ACTDUM_S_4++++++++++++++++++++++

@ Space between ACTDUM and ACT, ACTDUM can not overlap with ACT  >= 1.6
OUTLAYER EXT  AADUM AA < 1.6 ABUT <90 SINGULAR REGION
OUTLAYER AADUM AND AA
}
ACTDUM_S_5++++++++++++++++++++++

@ Space between ACTDUM and Poly, ACTDUM can not overlap with Poly >= 1.6
OUTLAYER EXT  AADUM PO < 1.6 ABUT <90 SINGULAR REGION
OUTLAYER AADUM AND PO
}
ACTDUM_S_6++++++++++++++++++++++

@ Space between ACTDUM and NW1 boundary >= 0.3
OUTLAYER EXT AADUM NW < 0.3 ABUT < 90 SINGULAR REGION
OUTLAYER ENC AADUM NW < 0.3 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_7++++++++++++++++++++++

@ Space between ACTDUM and FUSEALL >= 2
OUTLAYER EXT AADUM FUSEALL < 2 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_8++++++++++++++++++++++

@ Space between ACTDUM and NW1res >= 0.6
OUTLAYER EXT AADUM NW1res < 0.6 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_9++++++++++++++++++++++

@ Space between ACTDUM and LOGO >= 0.1
OUTLAYER EXT AADUM LOGO < 0.1 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_10++++++++++++++++++++++

@ Space between ACTDUM and INDALL >= 2
OUTLAYER EXT AADUM INDALL < 2 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_11++++++++++++++++++++++

@ Space between ACTDUM and Frame boundary >= 0.6
OUTLAYER EXT AADUM CHIPBLK < 0.6 ABUT < 90 SINGULAR REGION
OUTLAYER ENC AADUM CHIPBLK < 0.6 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_12++++++++++++++++++++++

@ Space between ACTDUM and ACTDUMB >= 2
OUTLAYER EXT AADUM AADUMB < 2 ABUT < 90 SINGULAR REGION
}
ACTDUM_S_13++++++++++++++++++++++

@ Space between ACTDUM and DMYBLK >= 2
OUTLAYER EXT AADUM DMYBLK < 2 ABUT < 90 SINGULAR REGION
}
ACTDUM_R_1++++++++++++++++++++++

@ ACTDUM can not overlap with CT
OUTLAYER AADUM AND CT 
}
ACTDUM_R_2++++++++++++++++++++++

@ ACTDUM must be covered by ACTDUMB layer
OUTLAYER AADUM NOT AADUMB 
}
PODUM_W_1++++++++++++++++++++++

@ PODUM SIZE = 2.4x2.4, 0.92x0.92, 0.38x0.38
OUTLAYER ((PODUM NOT PODUM_2p4_2p4) NOT PODUM_0p92_0p92) NOT PODUM_0p38_0p38
}
PODUM_S_1++++++++++++++++++++++

@ PODUM space if PODUM size is 2.4um*2.4um >= 2.6
OUTLAYER EXT PODUM_2p4_2p4 < 2.6 ABUT <90 SINGULAR REGION
}
PODUM_S_2++++++++++++++++++++++

@ PODUM space if PODUM size is 0.92um*0.92um >= 0.68
OUTLAYER EXT PODUM_0p92_0p92 < 0.68 ABUT <90 SINGULAR REGION
}
PODUM_S_3++++++++++++++++++++++

@ PODUM space if PODUM size is 0.38um*0.38um >= 0.36
OUTLAYER EXT PODUM_0p38_0p38 < 0.36 ABUT <90 SINGULAR REGION
}
PODUM_S_4++++++++++++++++++++++

@ Space between PODUM and ACT, PODUM can not overlap with ACT  >= 0.8
OUTLAYER EXT PODUM AA < 0.8 ABUT <90 SINGULAR REGION
OUTLAYER PODUM AND AA
}
PODUM_S_5++++++++++++++++++++++

@ Space between PODUM and Poly, PODUM can not overlap with Poly >= 0.8
OUTLAYER EXT  PODUM PO < 0.8 ABUT <90 SINGULAR REGION
OUTLAYER PODUM AND PO
}
PODUM_S_6++++++++++++++++++++++

@ Space between PODUM and NW1 boundary >= 0.3
OUTLAYER EXT PODUM NW < 0.3 ABUT < 90 SINGULAR REGION
OUTLAYER ENC PODUM NW < 0.3 ABUT < 90 SINGULAR REGION
}
PODUM_S_7++++++++++++++++++++++

@ Space between PODUM and NW1res >= 0.6
OUTLAYER EXT PODUM NW1res < 0.6 ABUT < 90 SINGULAR REGION
}
PODUM_S_8++++++++++++++++++++++

@ Space between PODUM and LOGO >= 0.1
OUTLAYER EXT PODUM LOGO < 0.1 ABUT < 90 SINGULAR REGION
}
PODUM_S_9++++++++++++++++++++++

@ Space between PODUM and INDALL >= 2
OUTLAYER EXT PODUM INDALL < 2 ABUT < 90 SINGULAR REGION
}
PODUM_S_10++++++++++++++++++++++

@ Space between PODUM and CHIPBLK >= 0.6
OUTLAYER EXT PODUM CHIPBLK < 0.6 ABUT < 90 SINGULAR REGION
OUTLAYER ENC PODUM CHIPBLK < 0.3 ABUT < 90 SINGULAR REGION
}
PODUM_S_11++++++++++++++++++++++

@ Space between PODUM and PODUMB >= 2
OUTLAYER EXT PODUM PODUMB < 2 ABUT < 90 SINGULAR REGION
}
PODUM_S_12++++++++++++++++++++++

@ Space between PODUM and DMYBLK >= 2
OUTLAYER EXT PODUM DMYBLK < 2 ABUT < 90 SINGULAR REGION
}
PODUM_R_1++++++++++++++++++++++

@ PODUM can not overlap with CT
OUTLAYER PODUM AND CT 
}
PODUM_R_2++++++++++++++++++++++

@ PODUM must be covered by PODUMB layer
OUTLAYER PODUM NOT PODUMB 
}
ESDN_1_SEDP_1++++++++++++++++++++++

@ Minimum ACT extnsion of CT on SOURCE >= 0.15
OUTLAYER (ENC ECT_S EMOS_S < 0.15 ABUT < 90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_2_ESDP_2++++++++++++++++++++++

@ Minimum CT to Poly space on SOURCE >= 0.15
OUTLAYER (EXT ECT_S EGATE < 0.15 ABUT < 90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_4_ESDP_4++++++++++++++++++++++

@ Minimum SAB overlap Poly on Drain >= 0.05
OUTLAYER (INTERNAL ESAB EGATE < 0.05 ABUT < 90 SINGULAR REGION) NOT INSIDE NODRC
}
ESDN_5_ESDP_5++++++++++++++++++++++

@ Minimum SAB to Poly on Drain space >= 1.29
 OUTLAYER (EXT ESAB_HO_RAW EGATE < 1.29 OPPOSITE REGION) NOT INSIDE EDGE NODRC
}
ESDN_6_ESDP_6++++++++++++++++++++++

@ Minimum SAB to CT on Drain space >= 0.21
 OUTLAYER (ENC ECT_D ESAB_HO_RAW  < 0.21 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_7_ESDP_7++++++++++++++++++++++

@ Minimum SAB to ACT space >= 0.21
 OUTLAYER (ENC ENMOS_DRAIN (ESAB OR ESAB_HO_RAW)  < 0.21 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
 OUTLAYER (ENC EPMOS_DRAIN (ESAB OR ESAB_HO_RAW)  < 0.21 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_8_ESDP_8++++++++++++++++++++++

@ Minimum SAB overlap ACT >= 1
 OUTLAYER (ENC ESAB_HO_RAW ENMOS_DRAIN < 1 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
 OUTLAYER (ENC ESAB_HO_RAW EPMOS_DRAIN < 1 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_9++++++++++++++++++++++

@ Minimum ESD implant to Poly space >= 0.4
 OUTLAYER (EXT ESD1 EGATE < 0.4 OPPOSITE REGION) NOT INSIDE EDGE NODRC
}
ESDN_10++++++++++++++++++++++

@ Minimum ESD implant to ACT space >= 0.4
 OUTLAYER (ENC ESD1 ENMOS_DRAIN < 0.4 ABUT <90 SINGULAR REGION) NOT INSIDE EDGE NODRC
}
ESDN_11++++++++++++++++++++++

@ ESD implant can't overlap Poly
 OUTLAYER (ESD1 AND EGATE_POLY) NOT INSIDE EDGE NODRC
}
ESDN_12++++++++++++++++++++++

@ Unit finger width (F) of NMOS for ESD protection device >= 30um
@ <= 40um
 OUTLAYER (LENGTH (EGATE_W INSIDE EDGE ENMOS) < 30) NOT INSIDE EDGE NODRC
 OUTLAYER (LENGTH (EGATE_W INSIDE EDGE ENMOS) > 40) NOT INSIDE EDGE NODRC
}
ESDP_9++++++++++++++++++++++

@ Unit finger width (F) of PMOS for ESD protection device >= 30um
@ <= 40um
 OUTLAYER (LENGTH (EGATE_W INSIDE EDGE EPMOS) < 30) NOT INSIDE EDGE NODRC
 OUTLAYER (LENGTH (EGATE_W INSIDE EDGE EPMOS) > 40) NOT INSIDE EDGE NODRC
}
ESDN_13_R++++++++++++++++++++++

@ Total channel width of ESD NMOS. The total channel width is calculated by the ESD MOS in the same Drain connection. The connectivity can be formed by all metal, via, ALPA, PA and MD but not broken by resistors. SAB is used for drain recognition in DRC runset
@ Channel width (W) of NMOS for ESD protection device (Channel width = Finger width x Finger No.) >= 150um
   SETLAYER X = NET AREA RATIO ENGATE_D_EMPTY ESD3C_EMPTY \[AREA(ESD3C_EMPTY)/0.001\] < 150
   OUTLAYER ((X INTERACT ENGATE) NOT INTERACT EGATE_NOSAB) NOT INSIDE NODRC
}
ESDP_10_R++++++++++++++++++++++

@ Total channel width of ESD PMOS. The total channel width is calculated by the ESD MOS in the same Drain connection. The connectivity can be formed by all metal, via, ALPA, PA and MD but not broken by resistors. SAB is used for drain recognition in DRC runset
@ Channel width (W) of PMOS for ESD protection device (Channel width = Finger width x Finger No.) >= 300um
   SETLAYER X = NET AREA RATIO EPGATE_D_EMPTY ESD3C_EMPTY \[AREA(ESD3C_EMPTY)/0.001\] < 300
   OUTLAYER ((X INTERACT EPGATE) NOT INTERACT EGATE_NOSAB) NOT INSIDE NODRC
}
ESDN_3++++++++++++++++++++++

@ Channel length of 3.3V I/O NMOS for protection device. >= 0.5um
 SETLAYER X = (EGATEHV AND ENGATE) COIN EDGE EGATE_L
 OUTLAYER (LENGTH X < 0.5) NOT INSIDE EDGE NODRC
}
ESDP_3++++++++++++++++++++++

@ Channel length of 3.3V I/O PMOS for protection device. >= 0.4um, <=0.5 
 SETLAYER X = (EGATEHV AND EPGATE) COIN EDGE EGATE_L
 SETLAYER GOOD =  (LENGTH X >= 0.4 <= 0.5) NOT INSIDE EDGE NODRC
 OUTLAYER ((EGATEHV AND EPGATE) NOT WITH EDGE GOOD) NOT INSIDE EDGE NODRC
}
ESD_W_1++++++++++++++++++++++

@ ESD1 width >= 0.47um

OUTLAYER (INT ESD1 < 0.47 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
ESD_S_1++++++++++++++++++++++

@ Space between two ESD1s. Merge if space is less than this value. >= 0.47um
OUTLAYER (EXT ESD1 < 0.47 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
ESD_A_1++++++++++++++++++++++

@ ESD1 area >= 0.6um2 
OUTLAYER (AREA ESD1 < 0.6) NOT INSIDE NODRC
}
ESD_A_2++++++++++++++++++++++

@ ESD1 enclosed area >= 0.6um2
OUTLAYER (AREA ((HOLES ESD1 INNER) NOT ESD1) < 0.6) NOT INSIDE NODRC
}
LU_R_2++++++++++++++++++++++

@ Guard ring should be used to surround ACT injector or a group of ACT injectors which are connected to an I/O pad
@ N+ injector must be surrounded by a P+ guard-ring
@ P+ injector must be surrounded by a N+ guard-ring
@ NW/PW pickups rings can be used as guard rings. DRC check the nearest guard-ring which surrounds AA injector or a group of AA injector
 OUTLAYER (((NAA_IO_PAD TOUCH PO) NOT PGUARDRING) NOT INSIDE (LATCHUP OR SRINGBLK)) NOT INSIDE NODRC
 OUTLAYER (((PAA_IO_PAD TOUCH PO) NOT NGUARDRING) NOT INSIDE (LATCHUP OR SRINGBLK)) NOT INSIDE NODRC
}
LU_W_1++++++++++++++++++++++

@ Guard-ring width for ACT injector connected to an I/O pad
@ Guard-ring definition please refers to LU.1. >= 0.12um
OUTLAYER (INT ((DONUT NTAP) TOUCH ((HOLES NTAP INNER) ENCLOSE PAA_IO_PAD)) < 0.12 ABUT<90 SINGULAR REGION) NOT INSIDE (OR SRINGBLK LATCHUP NODRC)
OUTLAYER (INT ((DONUT PTAP) TOUCH ((HOLES PTAP INNER) ENCLOSE NAA_IO_PAD)) < 0.12 ABUT<90 SINGULAR REGION) NOT INSIDE (OR SRINGBLK LATCHUP NODRC)
}
LU_S_1a++++++++++++++++++++++

@ LU.3a-LU.3d define minimum space (S1) between NMOS and PMOS with either one of NMOS or PMOS ACT connected to I/O pad. (Fig.1).
@ For core N/PMOS connected to an I/O pad
@ Spacing between NMOS and PMOS. >= 2um
 SETLAYER X = NMOS_IO_PAD ENCLOSE GATELV
 SETLAYER Y = PMOS_IO_PAD ENCLOSE GATELV
 SETLAYER M = NMOS ENCLOSE GATELV
 SETLAYER N = PMOS ENCLOSE GATELV
 OUTLAYER ((EXT X N < 2 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)
 OUTLAYER ((EXT M Y < 2 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)
}
LU_S_1b++++++++++++++++++++++

@ LU.3a-LU.3d define minimum space (S1) between NMOS and PMOS with either one of NMOS or PMOS ACT connected to I/O pad. (Fig.1).
@ For 1.8V N/PMOS ACT connected to an I/O pad
@ Spacing between 1.8V NMOS and 1.8V/Core PMOS and Spacing between 1.8V PMOS and 1.8V/Core NMOS. >= 2.3um
 SETLAYER X = NMOS_IO_PAD ENCLOSE GATEMV
 SETLAYER Y = PMOS_IO_PAD ENCLOSE GATEMV
 SETLAYER M = NMOS ENCLOSE (GATELV OR GATEMV)
 SETLAYER N = PMOS ENCLOSE (GATELV OR GATEMV)
 OUTLAYER ((EXT M Y < 2.3 ABUT<90 SINGULAR REGION) NOT SRINGBLK ) NOT INSIDE (OR LATCHUP NODRC)
 OUTLAYER ((EXT X N < 2.3 ABUT<90 SINGULAR REGION) NOT SRINGBLK ) NOT INSIDE (OR LATCHUP NODRC)
}
LU_S_1c++++++++++++++++++++++

@ LU.3a-LU.3d define minimum space (S1) between NMOS and PMOS with either one of NMOS or PMOS ACT connected to I/O pad. (Fig.1).
@ For 2.5V N/PMOS ACT connected to an I/O pad
@ Spacing between 2.5V NMOS and 2.5V/Core PMOS and Spacing between 2.5V PMOS and 2.5V/Core NMOS. >= 3.2um
 SETLAYER X = NMOS_IO_PAD ENCLOSE GATEHV
 SETLAYER Y = PMOS_IO_PAD ENCLOSE GATEHV
 SETLAYER M = NMOS ENCLOSE (GATELV OR GATEHV )
 SETLAYER N = PMOS ENCLOSE (GATELV OR GATEHV)
 OUTLAYER ((EXT M Y < 3.2 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)
 OUTLAYER ((EXT X N < 3.2 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)
}
LU_S_1d++++++++++++++++++++++

@ LU.3a-LU.3d define minimum space (S1) between NMOS and PMOS with either one of NMOS or PMOS ACT connected to I/O pad. (Fig.1).
@ For 3.3 V N/PMOS ACT (2.5V overdrive) connected to an I/O pad
@ Spacing between 3.3V NMOS and 3.3V/Core PMOS and Spacing between 3.3V PMOS and 3.3V/Core NMOS >= 5.0um.
 SETLAYER X = NMOS_IO_PAD ENCLOSE (GATEHV AND OD)
 SETLAYER Y = PMOS_IO_PAD ENCLOSE (GATEHV AND OD)
 SETLAYER M = NMOS ENCLOSE (GATELV OR (GATEHV AND OD))
 SETLAYER N = PMOS ENCLOSE (GATELV OR (GATEHV AND OD))
 OUTLAYER ((EXT X N < 5 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)
 OUTLAYER ((EXT Y M < 5 ABUT<90 SINGULAR REGION) NOT SRINGBLK) NOT INSIDE (OR LATCHUP NODRC)

}
LU_S_2_NTAP++++++++++++++++++++++

@ Space (S2) from any point within the Source/Drain region to the nearest pickup ACT region inside the same well for I/O and internal circuits. (Fig.2). 
@ For native device, DRC check the pickup ACT inside the PSUB butted PW area, and PW is still treated as connection by substrate even one NW ring inserted. <= 35um
 SETLAYER NW_MINUS_NTAP_0 = SIZE NTAP BY 5 INSIDE OF NW STEP 0.38 BEVEL 4
 SETLAYER MAYBE_BAD_b = NW NOT NW_MINUS_NTAP_0
 SETLAYER NW_FILTER = NW INTERACT MAYBE_BAD_b
 SETLAYER NW_MINUS_NTAP_1 = NW_MINUS_NTAP_0 AND NW_FILTER
 SETLAYER NW_MINUS_NTAP = SIZE NW_MINUS_NTAP_1 BY 30 INSIDE OF NW_FILTER STEP 0.38 BEVEL 4
 SETLAYER X = PMOS1 AND NW_FILTER
 OUTLAYER ((OUTSIDE EDGE X NW_MINUS_NTAP) NOT INSIDE EDGE SRINGBLK) NOT INSIDE EDGE NODRC
}
LU_S_2_PTAP++++++++++++++++++++++

@ Space (S2) from any point within the Source/Drain region to the nearest pickup ACT region inside the same well for I/O and internal circuits.(Fig. 7.3.14-2) 
@ For native device, DRC check the pickup ACT inside the PSUB butted PW area, and PW is still treated as connection by substrate even one NW ring inserted. <= 35um
SETLAYER PW_MINUS_PTAP_0 = SIZE PTAP BY 5 INSIDE OF PW STEP 0.38 BEVEL 4
 SETLAYER MAYBE_BAD_b = PW NOT PW_MINUS_PTAP_0
 SETLAYER PW_FILTER = PW INTERACT MAYBE_BAD_b
 SETLAYER PW_MINUS_PTAP_1 = PW_MINUS_PTAP_0 AND PW_FILTER
 SETLAYER PW_MINUS_PTAP = SIZE PW_MINUS_PTAP_1 BY 30 INSIDE OF PW_FILTER STEP 0.38 BEVEL 4
 SETLAYER X = NMOS1 AND PW_FILTER
 OUTLAYER ((OUTSIDE EDGE X PW_MINUS_PTAP) NOT INSIDE EDGE SRINGBLK) NOT INSIDE EDGE NODRC

 SETLAYER SIZE_REGION = OR PW PSUB NW
 SETLAYER SIZE_PTAP_NOT_DNW = PTAP NOT (DNW NOT INTERACT PSUB) 
 SETLAYER PW_SIZE_a = SIZE SIZE_PTAP_NOT_DNW BY 5 INSIDE OF SIZE_REGION STEP 0.38 BEVEL 4
 SETLAYER MAYBE_BAD_PSUB_a = SIZE_REGION NOT PW_SIZE_a
 SETLAYER PW_FILTER_PSUB_a = SIZE_REGION INTERACT MAYBE_BAD_PSUB_a
 SETLAYER PW_MINUS_PTAP_PSUB_a = PW_SIZE_a AND PW_FILTER_PSUB_a
 SETLAYER PW_SIZE_1 = SIZE PW_MINUS_PTAP_PSUB_a BY 30 INSIDE OF PW_FILTER_PSUB_a STEP 0.38 BEVEL 4
 SETLAYER NMOS_PSUB_a = ((NMOS1 AND PSUB) NOT INTERACT DNW) AND PW_FILTER_PSUB_a
 OUTLAYER ((OUTSIDE EDGE NMOS_PSUB_a PW_SIZE_1) NOT INSIDE EDGE SRINGBLK) NOT INSIDE EDGE NODRC

 SETLAYER SIZE_PTAP_AND_DNW = (PTAP AND (PW INTERACT PSUB)) INTERACT DNW 
 SETLAYER PW_SIZE_b = SIZE SIZE_PTAP_AND_DNW BY 5 INSIDE OF SIZE_REGION STEP 0.38 BEVEL 4
 SETLAYER MAYBE_BAD_PSUB_b = SIZE_REGION NOT PW_SIZE_b
 SETLAYER PW_FILTER_PSUB_b = SIZE_REGION INTERACT MAYBE_BAD_PSUB_b
 SETLAYER PW_MINUS_PTAP_PSUB_b = PW_SIZE_b AND PW_FILTER_PSUB_b
 SETLAYER PW_SIZE_2 = SIZE PW_MINUS_PTAP_PSUB_b BY 30 INSIDE OF PW_FILTER_PSUB_b STEP 0.38 BEVEL 4
 SETLAYER NMOS_PSUB_b = ((NMOS1 AND PSUB) INTERACT DNW) AND PW_FILTER_PSUB_b
 OUTLAYER ((OUTSIDE EDGE NMOS_PSUB_b PW_SIZE_2) NOT INSIDE EDGE SRINGBLK) NOT INSIDE EDGE NODRC

}
MOM_R_1++++++++++++++++++++++

@ It is not allowed:
@ 1) V1 in M1MOM
@ 2) Vn/Vn-1 in MOMMKn (n = 2~8), whereVn-1 is the via underneath Mn, and Vn is the via above Mn. Vn can be inter-via or T4V1/T2V1 or T4V2/T2V2
for {set i 1} { $i < [expr [llength $v_j] +1 ] } {incr i 1} {
OUTLAYER (VNOTFOUND AND MNOTFOUNDMOM) NOT INSIDE NODRC
OUTLAYER (VNOTFOUND AND M[expr NOTFOUND +1]MOM) NOT INSIDE NODRC
set top_inner_mk M[expr NOTFOUND +1]MOM
}
set topvia [lindex $top_v_m_list 0]
OUTLAYER ($topvia AND $top_inner_mk) NOT INSIDE NODRC
}
MOM_S_1++++++++++++++++++++++

@ The space between (Mn AND MOMMKn AND MOMLVS1) and Vn/Vn-1 (n = 1~8) outside of MOMLVS1, whereVn-1 is the via underneath Mn, and Vn is the via above Mn. Vn can be inter-via or T4V1 or T4V2. >= 0.11um
for {set i 1} { $i < [expr [llength $v_j] +1 ] } {incr i 1} {
OUTLAYER (EXT (VNOTFOUND OUTSIDE MOMLVS1) ((MNOTFOUND AND MNOTFOUNDMOM) AND MOMLVS1) < 0.11 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
OUTLAYER (EXT (VNOTFOUND OUTSIDE MOMLVS1) ((M[expr NOTFOUND +1] AND M[expr NOTFOUND +1]MOM) AND MOMLVS1) < 0.11 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
set top_inner_mk M[expr NOTFOUND +1]MOM
set top_inner_metal M[expr NOTFOUND +1]
}
set topvia [lindex $top_v_m_list 0]
OUTLAYER (EXT ($topvia OUTSIDE MOMLVS1) (($top_inner_metal AND $top_inner_mk) AND MOMLVS1) < 0.11 ABUT<90 SINGULAR REGION) NOT INSIDE NODRC
}
MOM_R_2++++++++++++++++++++++

@ MOMLVS1 and MOMMKn layers are must for MOM device. DRC checking is based on the label text by MOMLVS1 layer. Possible label texts and related MOMMKn follow the Table-1. DRC need flag the stacked MOM structure

set MOMMK_list { M1MOM, M2MOM, M3MOM, M4MOM, M5MOM, M6MOM, M7MOM, M8MOM }
set momcap_list { 12 13 14 15 16 17 18 23 24 25 26 27 28 34 35 36 37 38 45 46 47 48 56 57 58 67 68 78 }

foreach k $momcap_list {
SETLAYER  M1MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M1MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M2MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M2MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M3MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M3MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M4MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M4MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M5MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M5MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M6MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M6MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M7MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M7MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M8MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = M8MOM INTERACT (MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
}

foreach k $momcap_list {
SETLAYER  M1MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M1MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M2MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M2MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M3MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M3MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M4MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M4MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M5MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M5MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M6MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M6MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M7MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M7MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
SETLAYER  M8MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = M8MOM INTERACT (MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1)
}

foreach k $momcap_list {
SETLAYER  MOMLVS1_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78 = MOMLVS1 WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1
SETLAYER  MOMLVS1_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78_no = MOMLVS1 NOT WITH TEXT \"momcap12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78\" MOMLVS1
}

########## can't be marked with M1MOM
  set momcap_list1 [lrange $momcap_list 7 end]
#RULECHECK T1 {
foreach k $momcap_list1 {
OUTLAYER  (M1MOM AND M1MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M2MOM
  set momcap_list2 [lrange $momcap_list 13 end]
#RULECHECK T2 {
foreach k $momcap_list2 {
OUTLAYER  (M2MOM AND M2MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M3MOM
  set momcap_list3 [lrange $momcap_list 18 end]
#RULECHECK T3 {
OUTLAYER  (M3MOM AND M3MOM_12) NOT SRINGBLK
foreach k $momcap_list3 {
OUTLAYER  (M3MOM AND M3MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M4MOM
set momcap_list4 [lrange $momcap_list 22 end]
#RULECHECK T4 {
OUTLAYER  (M4MOM AND M4MOM_12) NOT SRINGBLK 
OUTLAYER  (M4MOM AND M4MOM_13) NOT SRINGBLK 
OUTLAYER  (M4MOM AND M4MOM_23) NOT SRINGBLK 
foreach k $momcap_list4 {
OUTLAYER  (M4MOM AND M4MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M5MOM
set momcap_list5 [lrange $momcap_list 25 end]
#RULECHECK T5 {
OUTLAYER  (M5MOM AND M5MOM_12) NOT SRINGBLK 
OUTLAYER  (M5MOM AND M5MOM_13) NOT SRINGBLK 
OUTLAYER  (M5MOM AND M5MOM_14) NOT SRINGBLK 
OUTLAYER  (M5MOM AND M5MOM_23) NOT SRINGBLK 
OUTLAYER  (M5MOM AND M5MOM_24) NOT SRINGBLK 
OUTLAYER  (M5MOM AND M5MOM_34) NOT SRINGBLK 
foreach k $momcap_list5 {
OUTLAYER  (M5MOM AND M5MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M6MOM
set momcap_list6 { 12 13 14 15 23 24 25 34 35 45 78 }
#RULECHECK T6 {
foreach k $momcap_list6 {
OUTLAYER  (M6MOM AND M6MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M7MOM
set momcap_list7 { 12 13 14 15 16 23 24 25 26 34 35 36 45 46 56 }
#RULECHECK T7 {
foreach k $momcap_list7 {
OUTLAYER  (M7MOM AND M7MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}

########## can't be marked with M8MOM
set momcap_list8 { 12 13 14 15 16 17 23 24 25 26 27 34 35 36 37 45 46 47 56 57 67 }
#RULECHECK T8 {
foreach k $momcap_list8 {
OUTLAYER  (M8MOM AND M8MOM_12_13_14_15_16_17_18_23_24_25_26_27_28_34_35_36_37_38_45_46_47_48_56_57_58_67_68_78) NOT SRINGBLK
}
#}
#############################################################################################


########## should be but not be marked with M1MOM
#RULECHECK Y12 {
SETLAYER  X12 = (MOMLVS1_12 INTERACT M1MOM) INTERACT M2MOM
OUTLAYER  (MOMLVS1_12 NOT X12) NOT SRINGBLK
#}

#RULECHECK Y13 {
SETLAYER  X13 = ((MOMLVS1_13 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM
OUTLAYER  (MOMLVS1_13 NOT X13) NOT SRINGBLK
#}

#RULECHECK Y14 {
SETLAYER  X14 = (((MOMLVS1_14 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM
OUTLAYER  (MOMLVS1_14 NOT X14) NOT SRINGBLK
#}

#RULECHECK Y15 {
SETLAYER  X15 = ((((MOMLVS1_15 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM
OUTLAYER  (MOMLVS1_15 NOT X15) NOT SRINGBLK
#}

#RULECHECK Y16 {
SETLAYER  X16 = (((((MOMLVS1_16 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM
OUTLAYER  (MOMLVS1_16 NOT X16) NOT SRINGBLK
#}

#RULECHECK Y17 {
SETLAYER  X17 = ((((((MOMLVS1_17 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_17 NOT X17) NOT SRINGBLK
#}

#RULECHECK Y18 {
SETLAYER  X18 = (((((((MOMLVS1_18 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_18 NOT X18) NOT SRINGBLK
#}

#RULECHECK Y23 {
SETLAYER  X23 = (MOMLVS1_23 INTERACT M2MOM) INTERACT M3MOM 
OUTLAYER  (MOMLVS1_23 NOT X23) NOT SRINGBLK
#}

#RULECHECK Y24 {
SETLAYER  X24 = ((MOMLVS1_24 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM
OUTLAYER  (MOMLVS1_24 NOT X24) NOT SRINGBLK
#}

#RULECHECK Y25 {
SETLAYER  X25 = (((MOMLVS1_25 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM
OUTLAYER  (MOMLVS1_25 NOT X25) NOT SRINGBLK
#}

#RULECHECK Y26 {
SETLAYER  X26 = ((((MOMLVS1_26 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM
OUTLAYER  (MOMLVS1_26 NOT X26) NOT SRINGBLK
#}

#RULECHECK Y27 {
SETLAYER  X27 = (((((MOMLVS1_27 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_27 NOT X27) NOT SRINGBLK
#}

#RULECHECK Y28 {
SETLAYER  X28 = ((((((MOMLVS1_28 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_28 NOT X28) NOT SRINGBLK
#}

#RULECHECK Y34 {
SETLAYER  X34 = (MOMLVS1_34 INTERACT M3MOM) INTERACT M4MOM
OUTLAYER  (MOMLVS1_34 NOT X34) NOT SRINGBLK
#}

#RULECHECK Y35 {
SETLAYER  X35 = ((MOMLVS1_35 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM
OUTLAYER  (MOMLVS1_35 NOT X35) NOT SRINGBLK
#}

#RULECHECK Y36 {
SETLAYER  X36 = (((MOMLVS1_36 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM
OUTLAYER  (MOMLVS1_36 NOT X36) NOT SRINGBLK
#}

#RULECHECK Y37 {
SETLAYER  X37 = ((((MOMLVS1_37 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_37 NOT X37) NOT SRINGBLK
#}

#RULECHECK Y38 {
SETLAYER  X38 = (((((MOMLVS1_38 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_38 NOT X38) NOT SRINGBLK
#}

#RULECHECK Y45 {
SETLAYER  X45 = (MOMLVS1_45 INTERACT M4MOM) INTERACT M5MOM
OUTLAYER  (MOMLVS1_45 NOT X45) NOT SRINGBLK
#}

#RULECHECK Y46 {
SETLAYER  X46 = ((MOMLVS1_46 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM
OUTLAYER  (MOMLVS1_46 NOT X46) NOT SRINGBLK
#}

#RULECHECK Y47 {
SETLAYER  X47 = (((MOMLVS1_47 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_47 NOT X47) NOT SRINGBLK
#}

#RULECHECK Y48 {
SETLAYER  X48 = ((((MOMLVS1_48 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_48 NOT X48) NOT SRINGBLK
#}

#RULECHECK Y56 {
SETLAYER  X56 = (MOMLVS1_56 INTERACT M5MOM) INTERACT M6MOM
OUTLAYER  (MOMLVS1_56 NOT X56) NOT SRINGBLK
#}

#RULECHECK Y57 {
SETLAYER  X57 = ((MOMLVS1_57 INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_57 NOT X57) NOT SRINGBLK
#}

#RULECHECK Y58 {
SETLAYER  X58 = (((MOMLVS1_58 INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_58 NOT X58) NOT SRINGBLK
#}

#RULECHECK Y67 {
SETLAYER  X67 = (MOMLVS1_67 INTERACT M6MOM) INTERACT M7MOM
OUTLAYER  (MOMLVS1_67 NOT X67) NOT SRINGBLK
#}

#RULECHECK Y68 {
SETLAYER  X68 = ((MOMLVS1_68 INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_68 NOT X68) NOT SRINGBLK
#}

#RULECHECK Y78 {
SETLAYER  X78 = (MOMLVS1_78 INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (MOMLVS1_78 NOT X78) NOT SRINGBLK
#}

######################################################################################

#########MOMLVS1 not with correspond text

SETLAYER  Z12 = ((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) NOT INTERACT (OR M3MOM M4MOM M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z12 NOT WITH TEXT \"momcap12\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z13 = (((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) NOT INTERACT (OR M4MOM M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z13 NOT WITH TEXT \"momcap13\" MOMLVS1) NOT SRINGBLK 

SETLAYER  Z14 = ((((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) NOT INTERACT (OR M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z14 NOT WITH TEXT \"momcap14\" MOMLVS1) NOT SRINGBLK 

SETLAYER  Z15 = (((((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) NOT INTERACT (OR M6MOM M7MOM M8MOM)
OUTLAYER  (Z15 NOT WITH TEXT \"momcap15\" MOMLVS1) NOT SRINGBLK  

SETLAYER  Z16 = ((((((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) NOT INTERACT (OR M7MOM M8MOM)
OUTLAYER  (Z16 NOT WITH TEXT \"momcap16\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z17 = (((((((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT M8MOM
OUTLAYER  (Z17 NOT WITH TEXT \"momcap17\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z18 = (((((((MOMLVS1 INTERACT M1MOM) INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM
OUTLAYER  (Z18 NOT WITH TEXT \"momcap18\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z23 = ((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) NOT INTERACT (OR M1MOM M4MOM M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z23 NOT WITH TEXT \"momcap23\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z24 = (((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) NOT INTERACT (OR M1MOM M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z24 NOT WITH TEXT \"momcap24\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z25 = ((((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) NOT INTERACT (OR M1MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z25 NOT WITH TEXT \"momcap25\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z26 = (((((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) NOT INTERACT (OR M1MOM M7MOM M8MOM)
OUTLAYER  (Z26 NOT WITH TEXT \"momcap26\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z27 = ((((((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT (OR M1MOM M8MOM)
OUTLAYER  (Z27 NOT WITH TEXT \"momcap27\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z28 = (((((((MOMLVS1 INTERACT M2MOM) INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT M1MOM
OUTLAYER  (Z28 NOT WITH TEXT \"momcap28\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z34 = ((MOMLVS1 INTERACT M3MOM) INTERACT M4MOM) NOT INTERACT (OR M1MOM M2MOM M5MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z34 NOT WITH TEXT \"momcap34\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z35 = (((MOMLVS1 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) NOT INTERACT (OR M1MOM M2MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z35 NOT WITH TEXT \"momcap35\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z36 = ((((MOMLVS1 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) NOT INTERACT (OR M1MOM M2MOM M7MOM M8MOM)
OUTLAYER  (Z36 NOT WITH TEXT \"momcap36\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z37 = (((((MOMLVS1 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT (OR M1MOM M2MOM M8MOM)
OUTLAYER  (Z37 NOT WITH TEXT \"momcap37\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z38 = ((((((MOMLVS1 INTERACT M3MOM) INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT (OR M1MOM M2MOM)
OUTLAYER  (Z38 NOT WITH TEXT \"momcap38\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z45 = ((MOMLVS1 INTERACT M4MOM) INTERACT M5MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M6MOM M7MOM M8MOM)
OUTLAYER  (Z45 NOT WITH TEXT \"momcap45\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z46 = (((MOMLVS1 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M7MOM M8MOM)
OUTLAYER  (Z46 NOT WITH TEXT \"momcap46\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z47 = ((((MOMLVS1 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M8MOM)
OUTLAYER  (Z47 NOT WITH TEXT \"momcap47\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z48 = (((((MOMLVS1 INTERACT M4MOM) INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM)
OUTLAYER  (Z48 NOT WITH TEXT \"momcap48\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z56 = ((MOMLVS1 INTERACT M5MOM) INTERACT M6MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM M7MOM M8MOM)
OUTLAYER  (Z56 NOT WITH TEXT \"momcap56\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z57 = (((MOMLVS1 INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM M8MOM)
OUTLAYER  (Z57 NOT WITH TEXT \"momcap57\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z58 = ((((MOMLVS1 INTERACT M5MOM) INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM)
OUTLAYER  (Z58 NOT WITH TEXT \"momcap58\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z67 = ((MOMLVS1 INTERACT M6MOM) INTERACT M7MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM M5MOM M8MOM)
OUTLAYER  (Z67 NOT WITH TEXT \"momcap67\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z68 = (((MOMLVS1 INTERACT M6MOM) INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM M5MOM)
OUTLAYER  (Z68 NOT WITH TEXT \"momcap68\" MOMLVS1) NOT SRINGBLK

SETLAYER  Z78 = ((MOMLVS1 INTERACT M7MOM) INTERACT M8MOM) NOT INTERACT (OR M1MOM M2MOM M3MOM M4MOM M5MOM M6MOM)
OUTLAYER  (Z78 NOT WITH TEXT \"momcap78\" MOMLVS1) NOT SRINGBLK
}
