Analysis & Synthesis report for Follower
Wed May 03 15:56:54 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|state
 10. State Machine - |Follower|barcode:iBC|cur_state
 11. State Machine - |Follower|uart_rcv:iCMD|state
 12. State Machine - |Follower|dig_core:iCORE|motion_cntrl:iMTN|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for Inferred Entity Instance: dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "A2D_intf:iA2D|SPI_mstr:iSPI"
 21. Port Connectivity Checks: "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU"
 22. Port Connectivity Checks: "dig_core:iCORE"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 15:56:54 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Follower                                    ;
; Top-level Entity Name              ; Follower                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 815                                         ;
;     Total combinational functions  ; 751                                         ;
;     Dedicated logic registers      ; 324                                         ;
; Total registers                    ; 324                                         ;
; Total pins                         ; 27                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Follower           ; Follower           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; alu [meng1].sv                   ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv                                                                                     ;         ;
; follower.v                       ; yes             ; User Verilog HDL File              ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v                                                                                         ;         ;
; cmd_cntrl.sv                     ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv                                                                                       ;         ;
; dig_core.sv                      ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv                                                                                        ;         ;
; UART_rcv.sv                      ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv                                                                                        ;         ;
; barcode.sv                       ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv                                                                                         ;         ;
; A2D_intf.sv                      ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv                                                                                        ;         ;
; motion_cntrl[meng].sv            ; yes             ; User SystemVerilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv                                                                              ;         ;
; motor_cntrl.v                    ; yes             ; Auto-Found Verilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v                                                                                      ;         ;
; pwm.v                            ; yes             ; Auto-Found Verilog HDL File        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v                                                                                              ;         ;
; spi_mstr.sv                      ; yes             ; Auto-Found SystemVerilog HDL File  ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv                                                                                        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/aglobal160.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_v5t.tdf                  ; yes             ; Auto-Generated Megafunction        ; I:/FINALGITHUBFOLDER/project_551/Project(Passed)/db/mult_v5t.tdf                                                                                    ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 815       ;
;                                             ;           ;
; Total combinational functions               ; 751       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 385       ;
;     -- 3 input functions                    ; 175       ;
;     -- <=2 input functions                  ; 191       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 622       ;
;     -- arithmetic mode                      ; 129       ;
;                                             ;           ;
; Total registers                             ; 324       ;
;     -- Dedicated logic registers            ; 324       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 324       ;
; Total fan-out                               ; 3743      ;
; Average fan-out                             ; 3.31      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name  ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+--------------+
; |Follower                                ; 751 (0)           ; 324 (2)      ; 0           ; 2            ; 0       ; 1         ; 27   ; 0            ; |Follower                                                                                     ; Follower     ; work         ;
;    |A2D_intf:iA2D|                       ; 67 (0)            ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|A2D_intf:iA2D                                                                       ; A2D_intf     ; work         ;
;       |SPI_mstr:iSPI|                    ; 67 (67)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI                                                         ; SPI_mstr     ; work         ;
;    |barcode:iBC|                         ; 86 (86)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|barcode:iBC                                                                         ; barcode      ; work         ;
;    |dig_core:iCORE|                      ; 474 (0)           ; 181 (0)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Follower|dig_core:iCORE                                                                      ; dig_core     ; work         ;
;       |cmd_cntrl:iCMD|                   ; 52 (52)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|dig_core:iCORE|cmd_cntrl:iCMD                                                       ; cmd_cntrl    ; work         ;
;       |motion_cntrl:iMTN|                ; 422 (181)         ; 157 (157)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Follower|dig_core:iCORE|motion_cntrl:iMTN                                                    ; motion_cntrl ; work         ;
;          |alu:THE_ALU|                   ; 241 (241)         ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU                                        ; alu          ; work         ;
;             |lpm_mult:Mult0|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0                         ; lpm_mult     ; work         ;
;                |mult_v5t:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0|mult_v5t:auto_generated ; mult_v5t     ; work         ;
;    |motor_cntrl:iMTR|                    ; 67 (32)           ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|motor_cntrl:iMTR                                                                    ; motor_cntrl  ; work         ;
;       |pwm:lft_pwm|                      ; 21 (21)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|motor_cntrl:iMTR|pwm:lft_pwm                                                        ; pwm          ; work         ;
;       |pwm:rht_pwm|                      ; 14 (14)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|motor_cntrl:iMTR|pwm:rht_pwm                                                        ; pwm          ; work         ;
;    |uart_rcv:iCMD|                       ; 57 (57)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Follower|uart_rcv:iCMD                                                                       ; uart_rcv     ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|state    ;
+------------------+------------+------------------+-------------+
; Name             ; state.IDLE ; state.BACK_PORCH ; state.START ;
+------------------+------------+------------------+-------------+
; state.IDLE       ; 0          ; 0                ; 0           ;
; state.START      ; 1          ; 0                ; 1           ;
; state.BACK_PORCH ; 1          ; 1                ; 0           ;
+------------------+------------+------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |Follower|barcode:iBC|cur_state                                                                     ;
+----------------------+------------------+----------------+------------------+----------------+----------------------+
; Name                 ; cur_state.SAMPLE ; cur_state.WAIT ; cur_state.PERIOD ; cur_state.IDLE ; cur_state.VALIDATION ;
+----------------------+------------------+----------------+------------------+----------------+----------------------+
; cur_state.IDLE       ; 0                ; 0              ; 0                ; 0              ; 0                    ;
; cur_state.PERIOD     ; 0                ; 0              ; 1                ; 1              ; 0                    ;
; cur_state.WAIT       ; 0                ; 1              ; 0                ; 1              ; 0                    ;
; cur_state.SAMPLE     ; 1                ; 0              ; 0                ; 1              ; 0                    ;
; cur_state.VALIDATION ; 0                ; 0              ; 0                ; 1              ; 1                    ;
+----------------------+------------------+----------------+------------------+----------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |Follower|uart_rcv:iCMD|state                ;
+-----------------+------------+-----------------+-------------+
; Name            ; state.IDLE ; state.RECEIVING ; state.START ;
+-----------------+------------+-----------------+-------------+
; state.IDLE      ; 0          ; 0               ; 0           ;
; state.START     ; 1          ; 0               ; 1           ;
; state.RECEIVING ; 1          ; 1               ; 0           ;
+-----------------+------------+-----------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Follower|dig_core:iCORE|motion_cntrl:iMTN|state                                                                                                                                                                                             ;
+-----------------+--------------+--------------+--------------+--------------+-------------+-------------+------------+---------------+-------------+---------------+-----------------+---------------+-------------+---------------+------------+------------+
; Name            ; state.MRT_L2 ; state.MRT_L1 ; state.MRT_R2 ; state.MRT_R1 ; state.PTERM ; state.ITERM ; state.INTG ; state.OUTER_L ; state.MID_L ; state.INNER_L ; state.SHRT_WAIT ; state.OUTER_R ; state.MID_R ; state.INNER_R ; state.STTL ; state.IDLE ;
+-----------------+--------------+--------------+--------------+--------------+-------------+-------------+------------+---------------+-------------+---------------+-----------------+---------------+-------------+---------------+------------+------------+
; state.IDLE      ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 0          ;
; state.STTL      ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 1          ; 1          ;
; state.INNER_R   ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 1             ; 0          ; 1          ;
; state.MID_R     ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 1           ; 0             ; 0          ; 1          ;
; state.OUTER_R   ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 1             ; 0           ; 0             ; 0          ; 1          ;
; state.SHRT_WAIT ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 1               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.INNER_L   ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 1             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.MID_L     ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 1           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.OUTER_L   ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 1             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.INTG      ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.ITERM     ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.PTERM     ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.MRT_R1    ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.MRT_R2    ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.MRT_L1    ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
; state.MRT_L2    ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0          ; 0             ; 0           ; 0             ; 0               ; 0             ; 0           ; 0             ; 0          ; 1          ;
+-----------------+--------------+--------------+--------------+--------------+-------------+-------------+------------+---------------+-------------+---------------+-----------------+---------------+-------------+---------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                  ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                   ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------+------------------------+
; A2D_intf:iA2D|SPI_mstr:iSPI|MOSI                    ; A2D_intf:iA2D|SPI_mstr:iSPI|sendMOSI  ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[4]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[2]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[3]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[1]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[0]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[11]             ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[9]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[10]             ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[8]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[7]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[6]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; A2D_intf:iA2D|SPI_mstr:iSPI|rd_data[5]              ; A2D_intf:iA2D|SPI_mstr:iSPI|Selector0 ; yes                    ;
; motor_cntrl:iMTR|pwm:rht_pwm|set                    ; GND                                   ; yes                    ;
; motor_cntrl:iMTR|pwm:rht_pwm|reset                  ; motor_cntrl:iMTR|pwm:rht_pwm|Equal0   ; yes                    ;
; motor_cntrl:iMTR|pwm:lft_pwm|set                    ; GND                                   ; yes                    ;
; motor_cntrl:iMTR|pwm:lft_pwm|reset                  ; motor_cntrl:iMTR|pwm:rht_pwm|Equal0   ; yes                    ;
; uart_rcv:iCMD|rx_data[6]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[7]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; motor_cntrl:iMTR|rht_sig[0]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[1]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[2]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[3]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[4]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[5]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[6]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[7]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[8]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|rht_sig[9]                         ; motor_cntrl:iMTR|Equal1               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[0]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[1]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[2]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[3]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[4]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[5]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[6]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[7]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[8]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; motor_cntrl:iMTR|lft_sig[9]                         ; motor_cntrl:iMTR|Equal0               ; yes                    ;
; uart_rcv:iCMD|rx_data[0]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[1]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[2]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[3]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[4]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; uart_rcv:iCMD|rx_data[5]                            ; uart_rcv:iCMD|done                    ; yes                    ;
; Number of user-specified and inferred latches = 45  ;                                       ;                        ;
+-----------------------------------------------------+---------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+------------------------------------------+-------------------------------------------------+
; Register name                            ; Reason for Removal                              ;
+------------------------------------------+-------------------------------------------------+
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[9]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[9] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[8]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[8] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[7]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[7] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[6]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[6] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[5]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[5] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[4]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[4] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[3]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[3] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[2]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[2] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[1]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[1] ;
; motor_cntrl:iMTR|pwm:rht_pwm|cnt[0]      ; Merged with motor_cntrl:iMTR|pwm:lft_pwm|cnt[0] ;
; barcode:iBC|cur_state~4                  ; Lost fanout                                     ;
; barcode:iBC|cur_state~5                  ; Lost fanout                                     ;
; dig_core:iCORE|motion_cntrl:iMTN|state~4 ; Lost fanout                                     ;
; dig_core:iCORE|motion_cntrl:iMTN|state~5 ; Lost fanout                                     ;
; dig_core:iCORE|motion_cntrl:iMTN|state~6 ; Lost fanout                                     ;
; dig_core:iCORE|motion_cntrl:iMTN|state~7 ; Lost fanout                                     ;
; A2D_intf:iA2D|SPI_mstr:iSPI|dcount[1]    ; Stuck at GND due to stuck port data_in          ;
; Total Number of Removed Registers = 17   ;                                                 ;
+------------------------------------------+-------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 324   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 324   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 204   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; A2D_intf:iA2D|SPI_mstr:iSPI|SCLK_FF1   ; 6       ;
; A2D_intf:iA2D|SPI_mstr:iSPI|SCLK_FF2   ; 4       ;
; A2D_intf:iA2D|SPI_mstr:iSPI|SCLK_FF3   ; 2       ;
; uart_rcv:iCMD|RX_FF1                   ; 14      ;
; uart_rcv:iCMD|RX_FF2                   ; 13      ;
; barcode:iBC|BC_FF1                     ; 5       ;
; barcode:iBC|BC_FF2                     ; 4       ;
; Total number of inverted registers = 7 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|int_dec[1]               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|rht_reg[5]               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|lft_reg[7]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Follower|barcode:iBC|cycle_cnt[0]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|dcount[0]                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|timer[9]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|cycles[5]                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Follower|dig_core:iCORE|cmd_cntrl:iCMD|buzz_cnt[2]                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Follower|barcode:iBC|half_period_cnt[14]                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Follower|barcode:iBC|sample_cnt[7]                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Follower|uart_rcv:iCMD|shift_reg[5]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|Accum[1]                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|Fwd[8]                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|shift_reg[5]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|shift_reg[11]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|PWM_cnt[7]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Follower|A2D_intf:iA2D|SPI_mstr:iSPI|counter[1]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|src0sel[2]               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|src1sel[0]               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|chnnl[2]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Follower|barcode:iBC|i_sample_cnt                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src0[3]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src0[12] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src1[8]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|dst[12]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src0[9]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src1[6]  ;
; 6:1                ; 13 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|src0[7]      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|rip_src1[1]  ;
; 6:1                ; 12 bits   ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |Follower|dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|dst[3]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHB                                     ; 15           ; Untyped                                      ;
; LPM_WIDTHP                                     ; 30           ; Untyped                                      ;
; LPM_WIDTHR                                     ; 30           ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_v5t     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                      ;
+---------------------------------------+-------------------------------------------------------------+
; Name                                  ; Value                                                       ;
+---------------------------------------+-------------------------------------------------------------+
; Number of entity instances            ; 1                                                           ;
; Entity Instance                       ; dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                                          ;
;     -- LPM_WIDTHB                     ; 15                                                          ;
;     -- LPM_WIDTHP                     ; 30                                                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                          ;
;     -- USE_EAB                        ; OFF                                                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                          ;
+---------------------------------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2D_intf:iA2D|SPI_mstr:iSPI"                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cmd[15..14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[10..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU" ;
+---------------+-------+----------+---------------------------------------+
; Port          ; Type  ; Severity ; Details                               ;
+---------------+-------+----------+---------------------------------------+
; Pterm[13..12] ; Input ; Info     ; Stuck at VCC                          ;
; Pterm[10..9]  ; Input ; Info     ; Stuck at VCC                          ;
; Pterm[6..0]   ; Input ; Info     ; Stuck at GND                          ;
; Pterm[11]     ; Input ; Info     ; Stuck at GND                          ;
; Pterm[8]      ; Input ; Info     ; Stuck at GND                          ;
; Pterm[7]      ; Input ; Info     ; Stuck at VCC                          ;
; Iterm[7..0]   ; Input ; Info     ; Stuck at GND                          ;
; Iterm[11]     ; Input ; Info     ; Stuck at GND                          ;
; Iterm[10]     ; Input ; Info     ; Stuck at VCC                          ;
; Iterm[9]      ; Input ; Info     ; Stuck at GND                          ;
; Iterm[8]      ; Input ; Info     ; Stuck at VCC                          ;
+---------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dig_core:iCORE"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; go   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 324                         ;
;     CLR               ; 108                         ;
;     CLR SCLR          ; 12                          ;
;     ENA CLR           ; 142                         ;
;     ENA CLR SCLR      ; 62                          ;
; cycloneiii_lcell_comb ; 752                         ;
;     arith             ; 129                         ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 17                          ;
;     normal            ; 623                         ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 64                          ;
;         3 data inputs ; 158                         ;
;         4 data inputs ; 385                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.30                       ;
; Average LUT depth     ; 5.09                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed May 03 15:55:53 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Follower -c Follower
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file alu [meng1].sv
    Info (12023): Found entity 1: alu File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file follower.v
    Info (12023): Found entity 1: Follower File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmd_cntrl.sv
    Info (12023): Found entity 1: cmd_cntrl File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/cmd_cntrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dig_core.sv
    Info (12023): Found entity 1: dig_core File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rcv.sv
    Info (12023): Found entity 1: uart_rcv File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file barcode.sv
    Info (12023): Found entity 1: barcode File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/barcode.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file motion_cntrl[meng].sv
    Info (12023): Found entity 1: motion_cntrl File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at follower.v(55): created implicit net for "go" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 55
Info (12127): Elaborating entity "Follower" for the top level hierarchy
Info (12128): Elaborating entity "dig_core" for hierarchy "dig_core:iCORE" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 56
Info (12128): Elaborating entity "cmd_cntrl" for hierarchy "dig_core:iCORE|cmd_cntrl:iCMD" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv Line: 33
Info (12128): Elaborating entity "motion_cntrl" for hierarchy "dig_core:iCORE|motion_cntrl:iMTN" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/dig_core.sv Line: 40
Warning (10230): Verilog HDL assignment warning at motion_cntrl[meng].sv(279): truncated value with size 32 to match size of target (2) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 279
Warning (10230): Verilog HDL assignment warning at motion_cntrl[meng].sv(291): truncated value with size 32 to match size of target (1) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 291
Info (12128): Elaborating entity "alu" for hierarchy "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 80
Warning (10230): Verilog HDL assignment warning at alu [meng1].sv(70): truncated value with size 16 to match size of target (12) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv Line: 70
Info (12128): Elaborating entity "uart_rcv" for hierarchy "uart_rcv:iCMD" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 62
Info (10041): Inferred latch for "rx_data[0]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[1]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[2]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[3]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[4]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[5]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[6]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Info (10041): Inferred latch for "rx_data[7]" at UART_rcv.sv(96) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/UART_rcv.sv Line: 96
Warning (12125): Using design file motor_cntrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: motor_cntrl File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 1
Info (12128): Elaborating entity "motor_cntrl" for hierarchy "motor_cntrl:iMTR" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 68
Warning (10240): Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable "lft_sig", which holds its previous value in one or more paths through the always construct File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at motor_cntrl.v(48): inferring latch(es) for variable "rht_sig", which holds its previous value in one or more paths through the always construct File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 48
Info (10041): Inferred latch for "rht_sig[0]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[1]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[2]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[3]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[4]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[5]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[6]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[7]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[8]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "rht_sig[9]" at motor_cntrl.v(72) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
Info (10041): Inferred latch for "lft_sig[0]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[1]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[2]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[3]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[4]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[5]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[6]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[7]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[8]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Info (10041): Inferred latch for "lft_sig[9]" at motor_cntrl.v(53) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
Warning (12125): Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pwm File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 1
Info (12128): Elaborating entity "pwm" for hierarchy "motor_cntrl:iMTR|pwm:lft_pwm" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 22
Warning (10230): Verilog HDL assignment warning at pwm.v(18): truncated value with size 32 to match size of target (10) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable "set", which holds its previous value in one or more paths through the always construct File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at pwm.v(23): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 23
Info (10041): Inferred latch for "reset" at pwm.v(25) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 25
Info (10041): Inferred latch for "set" at pwm.v(25) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 25
Info (12128): Elaborating entity "barcode" for hierarchy "barcode:iBC" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 74
Info (12128): Elaborating entity "A2D_intf" for hierarchy "A2D_intf:iA2D" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/follower.v Line: 80
Warning (12125): Using design file spi_mstr.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SPI_mstr File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 1
Info (12128): Elaborating entity "SPI_mstr" for hierarchy "A2D_intf:iA2D|SPI_mstr:iSPI" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/A2D_intf.sv Line: 21
Warning (10230): Verilog HDL assignment warning at spi_mstr.sv(113): truncated value with size 32 to match size of target (1) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 113
Warning (10230): Verilog HDL assignment warning at spi_mstr.sv(114): truncated value with size 32 to match size of target (1) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 114
Info (10041): Inferred latch for "MOSI" at spi_mstr.sv(116) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 116
Info (10041): Inferred latch for "rd_data[0]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[1]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[2]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[3]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[4]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[5]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[6]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[7]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[8]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[9]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[10]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[11]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[12]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[13]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[14]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (10041): Inferred latch for "rd_data[15]" at spi_mstr.sv(115) File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 115
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|Mult0" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv Line: 77
Info (12130): Elaborated megafunction instantiation "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0" File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv Line: 77
Info (12133): Instantiated megafunction "dig_core:iCORE|motion_cntrl:iMTN|alu:THE_ALU|lpm_mult:Mult0" with the following parameter: File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/alu [meng1].sv Line: 77
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf
    Info (12023): Found entity 1: mult_v5t File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/db/mult_v5t.tdf Line: 29
Warning (13012): Latch motor_cntrl:iMTR|pwm:rht_pwm|reset has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal motor_cntrl:iMTR|pwm:lft_pwm|cnt[0] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 18
Warning (13012): Latch motor_cntrl:iMTR|pwm:lft_pwm|reset has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal motor_cntrl:iMTR|pwm:lft_pwm|cnt[0] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/pwm.v Line: 18
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[0] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[1] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[1] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[2] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[2] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[3] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[3] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[4] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[4] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[5] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[5] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[6] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[6] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[7] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[7] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[8] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[8] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[9] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|rht_sig[9] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 72
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|rht_reg[10] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 264
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[0] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[1] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[1] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[2] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[2] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[3] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[3] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[4] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[4] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[5] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[5] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[6] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[6] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[7] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[7] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[8] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[8] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[9] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Warning (13012): Latch motor_cntrl:iMTR|lft_sig[9] has unsafe behavior File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motor_cntrl.v Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal dig_core:iCORE|motion_cntrl:iMTN|lft_reg[10] File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/motion_cntrl[meng].sv Line: 252
Info (13000): Registers with preset signals will power-up high File: I:/FINALGITHUBFOLDER/project_551/Project(Passed)/spi_mstr.sv Line: 34
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 880 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 851 logic cells
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 883 megabytes
    Info: Processing ended: Wed May 03 15:56:54 2017
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/FINALGITHUBFOLDER/project_551/Project(Passed)/Follower.map.smsg.


