Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Sep  1 15:09:28 2021
| Host         : ENGR-ECE302PC27 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.930        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.930        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.963ns (23.838%)  route 3.077ns (76.162%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.095     9.225    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.124     9.349 r  CD/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.349    CD/DivCnt_0[17]
    SLICE_X3Y74          FDRE                                         r  CD/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.011    CD/Clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CD/DivCnt_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.029    15.279    CD/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.963ns (23.756%)  route 3.091ns (76.244%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.109     9.239    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.124     9.363 r  CD/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.363    CD/DivCnt_0[16]
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.590    15.013    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[16]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.031    15.305    CD/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.963ns (23.786%)  route 3.086ns (76.214%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.104     9.234    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.124     9.358 r  CD/DivCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.358    CD/DivCnt_0[13]
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.590    15.013    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[13]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.029    15.303    CD/DivCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.989ns (24.325%)  route 3.077ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.095     9.225    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.150     9.375 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.375    CD/DivCnt_0[22]
    SLICE_X3Y74          FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.588    15.011    CD/Clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y74          FDRE (Setup_fdre_C_D)        0.075    15.325    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.991ns (24.279%)  route 3.091ns (75.721%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.109     9.239    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.152     9.391 r  CD/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.391    CD/DivCnt_0[23]
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.590    15.013    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.075    15.349    CD/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.391    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.989ns (24.272%)  route 3.086ns (75.728%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.104     9.234    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y73          LUT3 (Prop_lut3_I1_O)        0.150     9.384 r  CD/DivCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.384    CD/DivCnt_0[18]
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.590    15.013    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[18]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.075    15.349    CD/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 2.126ns (54.798%)  route 1.754ns (45.202%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.712     5.315    CD/Clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           0.753     6.487    CD/DivCnt[5]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.299 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.869 r  CD/DivCnt0_carry__4/O[0]
                         net (fo=1, routed)           1.000     8.869    CD/data0[21]
    SLICE_X3Y72          LUT3 (Prop_lut3_I2_O)        0.325     9.194 r  CD/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.194    CD/DivCnt_0[21]
    SLICE_X3Y72          FDRE                                         r  CD/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.591    15.014    CD/Clk_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  CD/DivCnt_reg[21]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X3Y72          FDRE (Setup_fdre_C_D)        0.075    15.328    CD/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 2.242ns (58.178%)  route 1.612ns (41.822%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.712     5.315    CD/Clk_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  CD/DivCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  CD/DivCnt_reg[5]/Q
                         net (fo=2, routed)           0.753     6.487    CD/DivCnt[5]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.299 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    CD/DivCnt0_carry__0_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    CD/DivCnt0_carry__1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    CD/DivCnt0_carry__2_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    CD/DivCnt0_carry__3_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.767 r  CD/DivCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     7.776    CD/DivCnt0_carry__4_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.995 r  CD/DivCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.849     8.844    CD/data0[25]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.324     9.168 r  CD/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.168    CD/DivCnt_0[25]
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.590    15.013    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y73          FDRE (Setup_fdre_C_D)        0.075    15.327    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.963ns (25.284%)  route 2.846ns (74.716%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.864     8.994    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     9.118 r  CD/DivCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.118    CD/DivCnt_0[2]
    SLICE_X3Y69          FDRE                                         r  CD/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.594    15.017    CD/Clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  CD/DivCnt_reg[2]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.031    15.287    CD/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.963ns (25.311%)  route 2.842ns (74.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.707     5.310    CD/Clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.419     5.729 f  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           1.027     6.756    CD/DivCnt[23]
    SLICE_X4Y73          LUT4 (Prop_lut4_I2_O)        0.296     7.052 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.955     8.007    CD/DivCnt[25]_i_4_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124     8.131 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          0.860     8.990    CD/DivCnt[25]_i_2_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.124     9.114 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     9.114    CD/ClkOut_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.594    15.017    CD/Clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029    15.285    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    TDD/cnt_reg_n_0_[10]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.796    TDD/cnt_reg_n_0_[14]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  TDD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    TDD/cnt_reg[12]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    TDD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.798    TDD/cnt_reg_n_0_[6]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  TDD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    TDD/cnt_reg[4]_i_1_n_5
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[6]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CD/ClkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.515    CD/Clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  CD/ClkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CD/ClkOut_reg/Q
                         net (fo=8, routed)           0.168     1.825    CD/I2
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.870 r  CD/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     1.870    CD/ClkOut_i_1_n_0
    SLICE_X3Y69          FDRE                                         r  CD/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     2.032    CD/Clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  CD/ClkOut_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y69          FDRE (Hold_fdre_C_D)         0.091     1.606    CD/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    TDD/Clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TDD/cnt_reg[18]/Q
                         net (fo=19, routed)          0.139     1.819    TDD/sel0[1]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  TDD/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.929    TDD/cnt_reg[16]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.033    TDD/Clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[18]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.650    TDD/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    TDD/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.797    TDD/cnt_reg_n_0_[10]
    SLICE_X2Y66          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.943 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    TDD/Clk_IBUF_BUFG
    SLICE_X2Y66          FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y66          FDRE (Hold_fdre_C_D)         0.134     1.652    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    TDD/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.796    TDD/cnt_reg_n_0_[14]
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.942 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    TDD/Clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.134     1.651    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.798    TDD/cnt_reg_n_0_[6]
    SLICE_X2Y65          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.944 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    TDD/Clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    TDD/Clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  TDD/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  TDD/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     1.846    TDD/cnt_reg_n_0_[0]
    SLICE_X2Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  TDD/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.891    TDD/cnt[0]_i_2_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.961 r  TDD/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    TDD/cnt_reg[0]_i_1_n_7
    SLICE_X2Y64          FDRE                                         r  TDD/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    TDD/Clk_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  TDD/cnt_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.134     1.653    TDD/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.310ns (69.087%)  route 0.139ns (30.913%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    TDD/Clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  TDD/cnt_reg[18]/Q
                         net (fo=19, routed)          0.139     1.819    TDD/sel0[1]
    SLICE_X2Y68          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.965 r  TDD/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.965    TDD/cnt_reg[16]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.033    TDD/Clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  TDD/cnt_reg[19]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y68          FDRE (Hold_fdre_C_D)         0.134     1.650    TDD/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.315    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y69     CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y70     CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y71     CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y72     CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y73     CD/DivCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     CD/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     CD/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     CD/DivCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     CD/DivCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y72     CD/DivCnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74     CD/DivCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     CD/DivCnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y73     CD/DivCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     CD/DivCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     TDD/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     TDD/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     TDD/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     TDD/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     TDD/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     TDD/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     TDD/cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     TDD/cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     CD/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70     CD/DivCnt_reg[0]/C



