\t (00:00:01) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:01)     Journal start - Wed Dec 05 10:08:45 2018
\t (00:00:01)         Host=WYU User=wyu08 Pid=21164 CPUs=4
\t (00:00:01) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:01) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:03) Opening existing design...
\d (00:00:04) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalFEB/Allegro/SDHCalFEB.brd
\t (00:00:05) Grids are drawn 8.00, 8.00 apart for enhanced viewability.
\i (00:00:05) trapsize 538
\i (00:00:05) trapsize 528
\i (00:00:05) trapsize 540
\i (00:00:05) trapsize 544
\i (00:00:06) trapsize 556
\t (00:00:06) Grids are drawn 8.00, 8.00 apart for enhanced viewability.
\i (00:00:06) trapsize 556
\i (00:00:07) generaledit 
\i (00:00:13) open 
\i (00:02:15) fillin "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\FEE_DAQ_Library\PadReadoutArray1V1.dra"
\i (00:02:15) cd "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\FEE_DAQ_Library"
\t (00:02:15) Opening existing design...
\i (00:02:15) trapsize 1267
\i (00:02:15) trapsize 1229
\i (00:02:15) trapsize 1256
\i (00:02:15) trapsize 1254
\i (00:02:16) trapsize 1254
\t (00:02:16)     Journal end - Wed Dec 05 10:10:59 2018
