<stg><name>adi_Pipeline_VITIS_LOOP_41_2</name>


<trans_list>

<trans id="13066" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10605" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10606" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10607" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10608" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10609" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10610" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10611" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10612" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10613" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10614" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10615" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10616" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10617" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10618" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10619" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10620" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10621" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10622" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10623" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10624" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10625" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10626" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10627" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10628" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10629" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10630" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10631" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10632" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10633" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10634" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10635" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10636" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10637" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10638" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10639" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10640" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10641" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10642" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10643" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10644" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10645" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10646" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10647" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10648" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10649" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10650" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10651" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10652" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10653" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10654" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10655" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10656" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10657" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10658" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10659" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10660" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10661" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10662" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10663" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10664" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10665" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10666" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10667" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10668" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10669" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10670" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10671" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10672" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10673" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10674" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10675" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10676" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10677" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10678" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10679" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10680" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10681" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10682" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10683" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10684" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10685" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10686" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10687" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10688" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10689" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10690" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10691" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10692" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10693" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10694" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10695" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10696" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10697" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10698" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10699" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10700" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10701" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10702" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10703" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10704" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10705" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10706" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10707" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10708" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10709" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10710" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10711" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10712" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10713" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10714" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10715" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10716" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10717" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10718" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10719" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10720" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10721" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10722" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10723" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10724" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10725" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10726" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10727" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10728" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10729" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10730" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10731" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10732" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10733" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10734" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10735" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10736" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10737" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10738" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10739" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10740" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10741" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10742" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10743" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10744" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10745" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10746" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10747" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10748" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10749" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10750" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10751" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10752" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10753" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10754" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10755" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10756" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10757" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10758" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10759" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10760" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10761" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10762" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10763" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10764" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10765" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10766" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10767" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10768" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10769" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10770" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10771" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10772" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10773" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10774" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10775" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10776" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10777" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10778" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10779" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10780" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10781" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10782" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10783" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10784" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10785" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10786" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10787" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10788" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10789" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10790" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10791" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10792" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10793" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10794" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10795" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10796" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10797" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10798" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10799" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10800" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10801" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10802" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10803" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10804" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10805" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10806" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10807" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10808" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10809" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10810" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10811" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10812" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10813" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10814" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10815" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10816" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10817" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10818" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10819" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10820" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10821" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10822" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10823" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10824" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10825" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10826" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10827" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10828" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10829" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10830" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10831" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10832" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10833" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10834" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10835" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10836" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10837" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10838" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10839" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10840" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10841" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10842" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10843" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10844" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10845" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10846" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10847" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10848" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10849" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10850" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10851" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10852" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10853" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10854" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10855" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10856" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10857" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10858" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10859" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10860" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10861" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10862" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10863" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10864" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10865" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10866" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10867" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10868" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10869" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10870" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10871" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10872" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10873" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10874" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10875" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10876" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10877" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10878" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10879" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10880" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10881" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10882" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10883" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10884" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10885" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10886" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10887" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10888" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10889" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10890" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10891" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10892" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10893" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10894" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10895" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10896" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10897" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10898" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10899" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10900" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10901" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10902" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10903" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10904" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10905" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10906" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10907" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10908" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10909" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10910" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10911" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10912" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10913" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10914" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10915" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10916" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10917" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10918" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10919" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10920" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10921" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10922" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10923" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10924" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10925" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10926" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10927" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10928" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10929" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10930" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10931" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10932" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10933" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10934" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10935" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10936" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10937" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10938" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10939" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10940" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10941" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10942" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10943" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10944" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10945" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10946" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10947" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10948" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10949" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10950" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10951" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10952" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10953" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10954" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10955" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10956" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10957" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10958" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10959" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10960" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10961" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10962" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10963" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10964" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10965" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10966" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10967" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10968" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10969" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10970" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10971" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10972" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10973" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10974" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10975" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10976" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10977" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10978" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10979" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10980" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10981" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10982" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10983" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10984" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10985" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10986" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10987" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10988" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10989" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10990" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10991" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10992" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10993" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10994" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10995" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10996" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10997" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10998" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="10999" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11000" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11001" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11002" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11003" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11004" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11005" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11006" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11007" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11008" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11009" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11010" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11011" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11012" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11013" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11014" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11015" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11016" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11017" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11018" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11019" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11020" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11021" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11022" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11023" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11024" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11025" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11026" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11027" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11028" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11029" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11030" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11031" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11032" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11033" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11034" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11035" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11036" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11037" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11038" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11039" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11040" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11041" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11042" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11043" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11044" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11045" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11046" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11047" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11048" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11049" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11050" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11051" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11052" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11053" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11054" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11055" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11056" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11057" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11058" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11059" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11060" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11061" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11062" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11063" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11064" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11065" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11066" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11067" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11068" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11069" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11070" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11071" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11072" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11073" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11074" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11075" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11076" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11077" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11078" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11079" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11080" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11081" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11082" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11083" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11084" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11085" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11086" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11087" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11088" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11089" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11090" from="487" to="488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11091" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11092" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11093" from="490" to="491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11094" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11095" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11096" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11097" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11098" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11099" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11100" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11101" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11102" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11103" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11104" from="501" to="502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11105" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11106" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11107" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11108" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11109" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11110" from="507" to="508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11111" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11112" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11113" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11114" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11115" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11116" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11117" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11118" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11119" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11120" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11121" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11122" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11123" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11124" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11125" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11126" from="523" to="524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11127" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11128" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11129" from="526" to="527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11130" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11131" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11132" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11133" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11134" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11135" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11136" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11137" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11138" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11139" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11140" from="537" to="538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11141" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11142" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11143" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11144" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11145" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11146" from="543" to="544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11147" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11148" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11149" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11150" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11151" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11152" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11153" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11154" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11155" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11156" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11157" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11158" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11159" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11160" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11161" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11162" from="559" to="560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11163" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11164" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11165" from="562" to="563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11166" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11167" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11168" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11169" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11170" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11171" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11172" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11173" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11174" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11175" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11176" from="573" to="574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11177" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11178" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11179" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11180" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11181" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11182" from="579" to="580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11183" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11184" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11185" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11186" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11187" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11188" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11189" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11190" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11191" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11192" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11193" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11194" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11195" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11196" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11197" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11198" from="595" to="596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11199" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11200" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11201" from="598" to="599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11202" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11203" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11204" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11205" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11206" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11207" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11208" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11209" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11210" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11211" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11212" from="609" to="610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11213" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11214" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11215" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11216" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11217" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11218" from="615" to="616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11219" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11220" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11221" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11222" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11223" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11224" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11225" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11226" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11227" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11228" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11229" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11230" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11231" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11232" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11233" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11234" from="631" to="632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11235" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11236" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11237" from="634" to="635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11238" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11239" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11240" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11241" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11242" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11243" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11244" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11245" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11246" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11247" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11248" from="645" to="646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11249" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11250" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11251" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11252" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11253" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11254" from="651" to="652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11255" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11256" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11257" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11258" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11259" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11260" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11261" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11262" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11263" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11264" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11265" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11266" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11267" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11268" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11269" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11270" from="667" to="668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11271" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11272" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11273" from="670" to="671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11274" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11275" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11276" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11277" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11278" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11279" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11280" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11281" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11282" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11283" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11284" from="681" to="682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11285" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11286" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11287" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11288" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11289" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11290" from="687" to="688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11291" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11292" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11293" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11294" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11295" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11296" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11297" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11298" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11299" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11300" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11301" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11302" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11303" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11304" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11305" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11306" from="703" to="704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11307" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11308" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11309" from="706" to="707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11310" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11311" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11312" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11313" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11314" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11315" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11316" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11317" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11318" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11319" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11320" from="717" to="718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11321" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11322" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11323" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11324" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11325" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11326" from="723" to="724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11327" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11328" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11329" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11330" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11331" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11332" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11333" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11334" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11335" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11336" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11337" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11338" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11339" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11340" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11341" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11342" from="739" to="740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11343" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11344" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11345" from="742" to="743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11346" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11347" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11348" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11349" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11350" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11351" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11352" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11353" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11354" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11355" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11356" from="753" to="754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11357" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11358" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11359" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11360" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11361" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11362" from="759" to="760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11363" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11364" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11365" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11366" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11367" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11368" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11369" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11370" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11371" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11372" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11373" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11374" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11375" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11376" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11377" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11378" from="775" to="776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11379" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11380" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11381" from="778" to="779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11382" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11383" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11384" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11385" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11386" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11387" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11388" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11389" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11390" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11391" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11392" from="789" to="790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11393" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11394" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11395" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11396" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11397" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11398" from="795" to="796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11399" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11400" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11401" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11402" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11403" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11404" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11405" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11406" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11407" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11408" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11409" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11410" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11411" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11412" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11413" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11414" from="811" to="812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11415" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11416" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11417" from="814" to="815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11418" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11419" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11420" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11421" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11422" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11423" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11424" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11425" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11426" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11427" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11428" from="825" to="826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11429" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11430" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11431" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11432" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11433" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11434" from="831" to="832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11435" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11436" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11437" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11438" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11439" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11440" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11441" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11442" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11443" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11444" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11445" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11446" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11447" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11448" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11449" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11450" from="847" to="848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11451" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11452" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11453" from="850" to="851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11454" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11455" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11456" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11457" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11458" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11459" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11460" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11461" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11462" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11463" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11464" from="861" to="862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11465" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11466" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11467" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11468" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11469" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11470" from="867" to="868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11471" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11472" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11473" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11474" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11475" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11476" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11477" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11478" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11479" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11480" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11481" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11482" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11483" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11484" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11485" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11486" from="883" to="884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11487" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11488" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11489" from="886" to="887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11490" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11491" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11492" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11493" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11494" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11495" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11496" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11497" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11498" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11499" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11500" from="897" to="898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11501" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11502" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11503" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11504" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11505" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11506" from="903" to="904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11507" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11508" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11509" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11510" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11511" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11512" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11513" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11514" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11515" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11516" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11517" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11518" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11519" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11520" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11521" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11522" from="919" to="920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11523" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11524" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11525" from="922" to="923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11526" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11527" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11528" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11529" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11530" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11531" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11532" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11533" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11534" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11535" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11536" from="933" to="934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11537" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11538" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11539" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11540" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11541" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11542" from="939" to="940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11543" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11544" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11545" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11546" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11547" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11548" from="945" to="946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11549" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11550" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11551" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11552" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11553" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11554" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11555" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11556" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11557" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11558" from="955" to="956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11559" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11560" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11561" from="958" to="959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11562" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11563" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11564" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11565" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11566" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11567" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11568" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11569" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11570" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11571" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11572" from="969" to="970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11573" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11574" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11575" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11576" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11577" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11578" from="975" to="976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11579" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11580" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11581" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11582" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11583" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11584" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11585" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11586" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11587" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11588" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11589" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11590" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11591" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11592" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11593" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11594" from="991" to="992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11595" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11596" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11597" from="994" to="995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11598" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11599" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11600" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11601" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11602" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11603" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11604" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11605" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11606" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11607" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11608" from="1005" to="1006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11609" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11610" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11611" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11612" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11613" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11614" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11615" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11616" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11617" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11618" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11619" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11620" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11621" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11622" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11623" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11624" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11625" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11626" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11627" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11628" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11629" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11630" from="1027" to="1028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11631" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11632" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11633" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11634" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11635" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11636" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11637" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11638" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11639" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11640" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11641" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11642" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11643" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11644" from="1041" to="1042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11645" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11646" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11647" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11648" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11649" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11650" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11651" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11652" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11653" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11654" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11655" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11656" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11657" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11658" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11659" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11660" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11661" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11662" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11663" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11664" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11665" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11666" from="1063" to="1064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11667" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11668" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11669" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11670" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11671" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11672" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11673" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11674" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11675" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11676" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11677" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11678" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11679" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11680" from="1077" to="1078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11681" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11682" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11683" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11684" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11685" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11686" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11687" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11688" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11689" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11690" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11691" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11692" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11693" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11694" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11695" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11696" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11697" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11698" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11699" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11700" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11701" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11702" from="1099" to="1100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11703" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11704" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11705" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11706" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11707" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11708" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11709" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11710" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11711" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11712" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11713" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11714" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11715" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11716" from="1113" to="1114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11717" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11718" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11719" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11720" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11721" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11722" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11723" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11724" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11725" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11726" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11727" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11728" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11729" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11730" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11731" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11732" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11733" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11734" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11735" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11736" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11737" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11738" from="1135" to="1136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11739" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11740" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11741" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11742" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11743" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11744" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11745" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11746" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11747" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11748" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11749" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11750" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11751" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11752" from="1149" to="1150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11753" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11754" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11755" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11756" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11757" from="1154" to="1155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11758" from="1155" to="1156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11759" from="1156" to="1157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11760" from="1157" to="1158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11761" from="1158" to="1159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11762" from="1159" to="1160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11763" from="1160" to="1161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11764" from="1161" to="1162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11765" from="1162" to="1163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11766" from="1163" to="1164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11767" from="1164" to="1165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11768" from="1165" to="1166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11769" from="1166" to="1167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11770" from="1167" to="1168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11771" from="1168" to="1169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11772" from="1169" to="1170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11773" from="1170" to="1171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11774" from="1171" to="1172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11775" from="1172" to="1173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11776" from="1173" to="1174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11777" from="1174" to="1175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11778" from="1175" to="1176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11779" from="1176" to="1177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11780" from="1177" to="1178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11781" from="1178" to="1179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11782" from="1179" to="1180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11783" from="1180" to="1181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11784" from="1181" to="1182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11785" from="1182" to="1183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11786" from="1183" to="1184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11787" from="1184" to="1185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11788" from="1185" to="1186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11789" from="1186" to="1187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11790" from="1187" to="1188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11791" from="1188" to="1189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11792" from="1189" to="1190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11793" from="1190" to="1191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11794" from="1191" to="1192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11795" from="1192" to="1193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11796" from="1193" to="1194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11797" from="1194" to="1195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11798" from="1195" to="1196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11799" from="1196" to="1197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11800" from="1197" to="1198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11801" from="1198" to="1199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11802" from="1199" to="1200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11803" from="1200" to="1201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11804" from="1201" to="1202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11805" from="1202" to="1203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11806" from="1203" to="1204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11807" from="1204" to="1205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11808" from="1205" to="1206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11809" from="1206" to="1207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11810" from="1207" to="1208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11811" from="1208" to="1209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11812" from="1209" to="1210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11813" from="1210" to="1211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11814" from="1211" to="1212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11815" from="1212" to="1213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11816" from="1213" to="1214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11817" from="1214" to="1215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11818" from="1215" to="1216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11819" from="1216" to="1217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11820" from="1217" to="1218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11821" from="1218" to="1219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11822" from="1219" to="1220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11823" from="1220" to="1221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11824" from="1221" to="1222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11825" from="1222" to="1223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11826" from="1223" to="1224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11827" from="1224" to="1225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11828" from="1225" to="1226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11829" from="1226" to="1227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11830" from="1227" to="1228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11831" from="1228" to="1229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11832" from="1229" to="1230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11833" from="1230" to="1231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11834" from="1231" to="1232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11835" from="1232" to="1233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11836" from="1233" to="1234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11837" from="1234" to="1235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11838" from="1235" to="1236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11839" from="1236" to="1237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11840" from="1237" to="1238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11841" from="1238" to="1239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11842" from="1239" to="1240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11843" from="1240" to="1241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11844" from="1241" to="1242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11845" from="1242" to="1243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11846" from="1243" to="1244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11847" from="1244" to="1245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11848" from="1245" to="1246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11849" from="1246" to="1247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11850" from="1247" to="1248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11851" from="1248" to="1249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11852" from="1249" to="1250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11853" from="1250" to="1251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11854" from="1251" to="1252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11855" from="1252" to="1253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11856" from="1253" to="1254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11857" from="1254" to="1255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11858" from="1255" to="1256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11859" from="1256" to="1257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11860" from="1257" to="1258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11861" from="1258" to="1259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11862" from="1259" to="1260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11863" from="1260" to="1261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11864" from="1261" to="1262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11865" from="1262" to="1263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11866" from="1263" to="1264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11867" from="1264" to="1265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11868" from="1265" to="1266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11869" from="1266" to="1267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11870" from="1267" to="1268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11871" from="1268" to="1269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11872" from="1269" to="1270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11873" from="1270" to="1271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11874" from="1271" to="1272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11875" from="1272" to="1273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11876" from="1273" to="1274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11877" from="1274" to="1275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11878" from="1275" to="1276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11879" from="1276" to="1277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11880" from="1277" to="1278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11881" from="1278" to="1279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11882" from="1279" to="1280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11883" from="1280" to="1281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11884" from="1281" to="1282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11885" from="1282" to="1283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11886" from="1283" to="1284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11887" from="1284" to="1285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11888" from="1285" to="1286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11889" from="1286" to="1287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11890" from="1287" to="1288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11891" from="1288" to="1289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11892" from="1289" to="1290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11893" from="1290" to="1291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11894" from="1291" to="1292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11895" from="1292" to="1293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11896" from="1293" to="1294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11897" from="1294" to="1295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11898" from="1295" to="1296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11899" from="1296" to="1297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11900" from="1297" to="1298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11901" from="1298" to="1299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11902" from="1299" to="1300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11903" from="1300" to="1301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11904" from="1301" to="1302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11905" from="1302" to="1303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11906" from="1303" to="1304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11907" from="1304" to="1305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11908" from="1305" to="1306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11909" from="1306" to="1307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11910" from="1307" to="1308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11911" from="1308" to="1309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11912" from="1309" to="1310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11913" from="1310" to="1311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11914" from="1311" to="1312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11915" from="1312" to="1313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11916" from="1313" to="1314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11917" from="1314" to="1315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11918" from="1315" to="1316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11919" from="1316" to="1317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11920" from="1317" to="1318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11921" from="1318" to="1319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11922" from="1319" to="1320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11923" from="1320" to="1321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11924" from="1321" to="1322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11925" from="1322" to="1323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11926" from="1323" to="1324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11927" from="1324" to="1325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11928" from="1325" to="1326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11929" from="1326" to="1327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11930" from="1327" to="1328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11931" from="1328" to="1329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11932" from="1329" to="1330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11933" from="1330" to="1331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11934" from="1331" to="1332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11935" from="1332" to="1333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11936" from="1333" to="1334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11937" from="1334" to="1335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11938" from="1335" to="1336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11939" from="1336" to="1337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11940" from="1337" to="1338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11941" from="1338" to="1339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11942" from="1339" to="1340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11943" from="1340" to="1341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11944" from="1341" to="1342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11945" from="1342" to="1343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11946" from="1343" to="1344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11947" from="1344" to="1345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11948" from="1345" to="1346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11949" from="1346" to="1347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11950" from="1347" to="1348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11951" from="1348" to="1349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11952" from="1349" to="1350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11953" from="1350" to="1351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11954" from="1351" to="1352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11955" from="1352" to="1353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11956" from="1353" to="1354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11957" from="1354" to="1355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11958" from="1355" to="1356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11959" from="1356" to="1357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11960" from="1357" to="1358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11961" from="1358" to="1359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11962" from="1359" to="1360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11963" from="1360" to="1361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11964" from="1361" to="1362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11965" from="1362" to="1363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11966" from="1363" to="1364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11967" from="1364" to="1365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11968" from="1365" to="1366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11969" from="1366" to="1367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11970" from="1367" to="1368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11971" from="1368" to="1369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11972" from="1369" to="1370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11973" from="1370" to="1371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11974" from="1371" to="1372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11975" from="1372" to="1373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11976" from="1373" to="1374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11977" from="1374" to="1375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11978" from="1375" to="1376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11979" from="1376" to="1377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11980" from="1377" to="1378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11981" from="1378" to="1379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11982" from="1379" to="1380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11983" from="1380" to="1381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11984" from="1381" to="1382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11985" from="1382" to="1383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11986" from="1383" to="1384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11987" from="1384" to="1385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11988" from="1385" to="1386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11989" from="1386" to="1387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11990" from="1387" to="1388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11991" from="1388" to="1389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11992" from="1389" to="1390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11993" from="1390" to="1391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11994" from="1391" to="1392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11995" from="1392" to="1393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11996" from="1393" to="1394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11997" from="1394" to="1395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11998" from="1395" to="1396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="11999" from="1396" to="1397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12000" from="1397" to="1398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12001" from="1398" to="1399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12002" from="1399" to="1400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12003" from="1400" to="1401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12004" from="1401" to="1402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12005" from="1402" to="1403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12006" from="1403" to="1404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12007" from="1404" to="1405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12008" from="1405" to="1406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12009" from="1406" to="1407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12010" from="1407" to="1408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12011" from="1408" to="1409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12012" from="1409" to="1410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12013" from="1410" to="1411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12014" from="1411" to="1412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12015" from="1412" to="1413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12016" from="1413" to="1414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12017" from="1414" to="1415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12018" from="1415" to="1416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12019" from="1416" to="1417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12020" from="1417" to="1418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12021" from="1418" to="1419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12022" from="1419" to="1420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12023" from="1420" to="1421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12024" from="1421" to="1422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12025" from="1422" to="1423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12026" from="1423" to="1424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12027" from="1424" to="1425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12028" from="1425" to="1426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12029" from="1426" to="1427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12030" from="1427" to="1428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12031" from="1428" to="1429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12032" from="1429" to="1430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12033" from="1430" to="1431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12034" from="1431" to="1432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12035" from="1432" to="1433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12036" from="1433" to="1434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12037" from="1434" to="1435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12038" from="1435" to="1436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12039" from="1436" to="1437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12040" from="1437" to="1438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12041" from="1438" to="1439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12042" from="1439" to="1440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12043" from="1440" to="1441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12044" from="1441" to="1442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12045" from="1442" to="1443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12046" from="1443" to="1444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12047" from="1444" to="1445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12048" from="1445" to="1446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12049" from="1446" to="1447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12050" from="1447" to="1448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12051" from="1448" to="1449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12052" from="1449" to="1450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12053" from="1450" to="1451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12054" from="1451" to="1452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12055" from="1452" to="1453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12056" from="1453" to="1454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12057" from="1454" to="1455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12058" from="1455" to="1456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12059" from="1456" to="1457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12060" from="1457" to="1458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12061" from="1458" to="1459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12062" from="1459" to="1460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12063" from="1460" to="1461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12064" from="1461" to="1462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12065" from="1462" to="1463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12066" from="1463" to="1464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12067" from="1464" to="1465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12068" from="1465" to="1466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12069" from="1466" to="1467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12070" from="1467" to="1468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12071" from="1468" to="1469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12072" from="1469" to="1470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12073" from="1470" to="1471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12074" from="1471" to="1472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12075" from="1472" to="1473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12076" from="1473" to="1474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12077" from="1474" to="1475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12078" from="1475" to="1476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12079" from="1476" to="1477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12080" from="1477" to="1478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12081" from="1478" to="1479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12082" from="1479" to="1480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12083" from="1480" to="1481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12084" from="1481" to="1482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12085" from="1482" to="1483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12086" from="1483" to="1484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12087" from="1484" to="1485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12088" from="1485" to="1486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12089" from="1486" to="1487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12090" from="1487" to="1488">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12091" from="1488" to="1489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12092" from="1489" to="1490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12093" from="1490" to="1491">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12094" from="1491" to="1492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12095" from="1492" to="1493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12096" from="1493" to="1494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12097" from="1494" to="1495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12098" from="1495" to="1496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12099" from="1496" to="1497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12100" from="1497" to="1498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12101" from="1498" to="1499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12102" from="1499" to="1500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12103" from="1500" to="1501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12104" from="1501" to="1502">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12105" from="1502" to="1503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12106" from="1503" to="1504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12107" from="1504" to="1505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12108" from="1505" to="1506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12109" from="1506" to="1507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12110" from="1507" to="1508">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12111" from="1508" to="1509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12112" from="1509" to="1510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12113" from="1510" to="1511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12114" from="1511" to="1512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12115" from="1512" to="1513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12116" from="1513" to="1514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12117" from="1514" to="1515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12118" from="1515" to="1516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12119" from="1516" to="1517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12120" from="1517" to="1518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12121" from="1518" to="1519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12122" from="1519" to="1520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12123" from="1520" to="1521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12124" from="1521" to="1522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12125" from="1522" to="1523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12126" from="1523" to="1524">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12127" from="1524" to="1525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12128" from="1525" to="1526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12129" from="1526" to="1527">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12130" from="1527" to="1528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12131" from="1528" to="1529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12132" from="1529" to="1530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12133" from="1530" to="1531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12134" from="1531" to="1532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12135" from="1532" to="1533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12136" from="1533" to="1534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12137" from="1534" to="1535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12138" from="1535" to="1536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12139" from="1536" to="1537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12140" from="1537" to="1538">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12141" from="1538" to="1539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12142" from="1539" to="1540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12143" from="1540" to="1541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12144" from="1541" to="1542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12145" from="1542" to="1543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12146" from="1543" to="1544">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12147" from="1544" to="1545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12148" from="1545" to="1546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12149" from="1546" to="1547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12150" from="1547" to="1548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12151" from="1548" to="1549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12152" from="1549" to="1550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12153" from="1550" to="1551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12154" from="1551" to="1552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12155" from="1552" to="1553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12156" from="1553" to="1554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12157" from="1554" to="1555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12158" from="1555" to="1556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12159" from="1556" to="1557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12160" from="1557" to="1558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12161" from="1558" to="1559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12162" from="1559" to="1560">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12163" from="1560" to="1561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12164" from="1561" to="1562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12165" from="1562" to="1563">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12166" from="1563" to="1564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12167" from="1564" to="1565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12168" from="1565" to="1566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12169" from="1566" to="1567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12170" from="1567" to="1568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12171" from="1568" to="1569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12172" from="1569" to="1570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12173" from="1570" to="1571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12174" from="1571" to="1572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12175" from="1572" to="1573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12176" from="1573" to="1574">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12177" from="1574" to="1575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12178" from="1575" to="1576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12179" from="1576" to="1577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12180" from="1577" to="1578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12181" from="1578" to="1579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12182" from="1579" to="1580">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12183" from="1580" to="1581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12184" from="1581" to="1582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12185" from="1582" to="1583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12186" from="1583" to="1584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12187" from="1584" to="1585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12188" from="1585" to="1586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12189" from="1586" to="1587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12190" from="1587" to="1588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12191" from="1588" to="1589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12192" from="1589" to="1590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12193" from="1590" to="1591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12194" from="1591" to="1592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12195" from="1592" to="1593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12196" from="1593" to="1594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12197" from="1594" to="1595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12198" from="1595" to="1596">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12199" from="1596" to="1597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12200" from="1597" to="1598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12201" from="1598" to="1599">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12202" from="1599" to="1600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12203" from="1600" to="1601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12204" from="1601" to="1602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12205" from="1602" to="1603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12206" from="1603" to="1604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12207" from="1604" to="1605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12208" from="1605" to="1606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12209" from="1606" to="1607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12210" from="1607" to="1608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12211" from="1608" to="1609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12212" from="1609" to="1610">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12213" from="1610" to="1611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12214" from="1611" to="1612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12215" from="1612" to="1613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12216" from="1613" to="1614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12217" from="1614" to="1615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12218" from="1615" to="1616">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12219" from="1616" to="1617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12220" from="1617" to="1618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12221" from="1618" to="1619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12222" from="1619" to="1620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12223" from="1620" to="1621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12224" from="1621" to="1622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12225" from="1622" to="1623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12226" from="1623" to="1624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12227" from="1624" to="1625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12228" from="1625" to="1626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12229" from="1626" to="1627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12230" from="1627" to="1628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12231" from="1628" to="1629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12232" from="1629" to="1630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12233" from="1630" to="1631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12234" from="1631" to="1632">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12235" from="1632" to="1633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12236" from="1633" to="1634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12237" from="1634" to="1635">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12238" from="1635" to="1636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12239" from="1636" to="1637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12240" from="1637" to="1638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12241" from="1638" to="1639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12242" from="1639" to="1640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12243" from="1640" to="1641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12244" from="1641" to="1642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12245" from="1642" to="1643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12246" from="1643" to="1644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12247" from="1644" to="1645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12248" from="1645" to="1646">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12249" from="1646" to="1647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12250" from="1647" to="1648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12251" from="1648" to="1649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12252" from="1649" to="1650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12253" from="1650" to="1651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12254" from="1651" to="1652">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12255" from="1652" to="1653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12256" from="1653" to="1654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12257" from="1654" to="1655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12258" from="1655" to="1656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12259" from="1656" to="1657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12260" from="1657" to="1658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12261" from="1658" to="1659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12262" from="1659" to="1660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12263" from="1660" to="1661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12264" from="1661" to="1662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12265" from="1662" to="1663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12266" from="1663" to="1664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12267" from="1664" to="1665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12268" from="1665" to="1666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12269" from="1666" to="1667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12270" from="1667" to="1668">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12271" from="1668" to="1669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12272" from="1669" to="1670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12273" from="1670" to="1671">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12274" from="1671" to="1672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12275" from="1672" to="1673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12276" from="1673" to="1674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12277" from="1674" to="1675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12278" from="1675" to="1676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12279" from="1676" to="1677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12280" from="1677" to="1678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12281" from="1678" to="1679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12282" from="1679" to="1680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12283" from="1680" to="1681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12284" from="1681" to="1682">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12285" from="1682" to="1683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12286" from="1683" to="1684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12287" from="1684" to="1685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12288" from="1685" to="1686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12289" from="1686" to="1687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12290" from="1687" to="1688">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12291" from="1688" to="1689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12292" from="1689" to="1690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12293" from="1690" to="1691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12294" from="1691" to="1692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12295" from="1692" to="1693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12296" from="1693" to="1694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12297" from="1694" to="1695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12298" from="1695" to="1696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12299" from="1696" to="1697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12300" from="1697" to="1698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12301" from="1698" to="1699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12302" from="1699" to="1700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12303" from="1700" to="1701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12304" from="1701" to="1702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12305" from="1702" to="1703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12306" from="1703" to="1704">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12307" from="1704" to="1705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12308" from="1705" to="1706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12309" from="1706" to="1707">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12310" from="1707" to="1708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12311" from="1708" to="1709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12312" from="1709" to="1710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12313" from="1710" to="1711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12314" from="1711" to="1712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12315" from="1712" to="1713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12316" from="1713" to="1714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12317" from="1714" to="1715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12318" from="1715" to="1716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12319" from="1716" to="1717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12320" from="1717" to="1718">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12321" from="1718" to="1719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12322" from="1719" to="1720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12323" from="1720" to="1721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12324" from="1721" to="1722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12325" from="1722" to="1723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12326" from="1723" to="1724">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12327" from="1724" to="1725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12328" from="1725" to="1726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12329" from="1726" to="1727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12330" from="1727" to="1728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12331" from="1728" to="1729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12332" from="1729" to="1730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12333" from="1730" to="1731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12334" from="1731" to="1732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12335" from="1732" to="1733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12336" from="1733" to="1734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12337" from="1734" to="1735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12338" from="1735" to="1736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12339" from="1736" to="1737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12340" from="1737" to="1738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12341" from="1738" to="1739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12342" from="1739" to="1740">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12343" from="1740" to="1741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12344" from="1741" to="1742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12345" from="1742" to="1743">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12346" from="1743" to="1744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12347" from="1744" to="1745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12348" from="1745" to="1746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12349" from="1746" to="1747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12350" from="1747" to="1748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12351" from="1748" to="1749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12352" from="1749" to="1750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12353" from="1750" to="1751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12354" from="1751" to="1752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12355" from="1752" to="1753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12356" from="1753" to="1754">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12357" from="1754" to="1755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12358" from="1755" to="1756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12359" from="1756" to="1757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12360" from="1757" to="1758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12361" from="1758" to="1759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12362" from="1759" to="1760">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12363" from="1760" to="1761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12364" from="1761" to="1762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12365" from="1762" to="1763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12366" from="1763" to="1764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12367" from="1764" to="1765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12368" from="1765" to="1766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12369" from="1766" to="1767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12370" from="1767" to="1768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12371" from="1768" to="1769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12372" from="1769" to="1770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12373" from="1770" to="1771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12374" from="1771" to="1772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12375" from="1772" to="1773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12376" from="1773" to="1774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12377" from="1774" to="1775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12378" from="1775" to="1776">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12379" from="1776" to="1777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12380" from="1777" to="1778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12381" from="1778" to="1779">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12382" from="1779" to="1780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12383" from="1780" to="1781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12384" from="1781" to="1782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12385" from="1782" to="1783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12386" from="1783" to="1784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12387" from="1784" to="1785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12388" from="1785" to="1786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12389" from="1786" to="1787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12390" from="1787" to="1788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12391" from="1788" to="1789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12392" from="1789" to="1790">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12393" from="1790" to="1791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12394" from="1791" to="1792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12395" from="1792" to="1793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12396" from="1793" to="1794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12397" from="1794" to="1795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12398" from="1795" to="1796">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12399" from="1796" to="1797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12400" from="1797" to="1798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12401" from="1798" to="1799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12402" from="1799" to="1800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12403" from="1800" to="1801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12404" from="1801" to="1802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12405" from="1802" to="1803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12406" from="1803" to="1804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12407" from="1804" to="1805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12408" from="1805" to="1806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12409" from="1806" to="1807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12410" from="1807" to="1808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12411" from="1808" to="1809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12412" from="1809" to="1810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12413" from="1810" to="1811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12414" from="1811" to="1812">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12415" from="1812" to="1813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12416" from="1813" to="1814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12417" from="1814" to="1815">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12418" from="1815" to="1816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12419" from="1816" to="1817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12420" from="1817" to="1818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12421" from="1818" to="1819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12422" from="1819" to="1820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12423" from="1820" to="1821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12424" from="1821" to="1822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12425" from="1822" to="1823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12426" from="1823" to="1824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12427" from="1824" to="1825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12428" from="1825" to="1826">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12429" from="1826" to="1827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12430" from="1827" to="1828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12431" from="1828" to="1829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12432" from="1829" to="1830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12433" from="1830" to="1831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12434" from="1831" to="1832">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12435" from="1832" to="1833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12436" from="1833" to="1834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12437" from="1834" to="1835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12438" from="1835" to="1836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12439" from="1836" to="1837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12440" from="1837" to="1838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12441" from="1838" to="1839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12442" from="1839" to="1840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12443" from="1840" to="1841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12444" from="1841" to="1842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12445" from="1842" to="1843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12446" from="1843" to="1844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12447" from="1844" to="1845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12448" from="1845" to="1846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12449" from="1846" to="1847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12450" from="1847" to="1848">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12451" from="1848" to="1849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12452" from="1849" to="1850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12453" from="1850" to="1851">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12454" from="1851" to="1852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12455" from="1852" to="1853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12456" from="1853" to="1854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12457" from="1854" to="1855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12458" from="1855" to="1856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12459" from="1856" to="1857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12460" from="1857" to="1858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12461" from="1858" to="1859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12462" from="1859" to="1860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12463" from="1860" to="1861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12464" from="1861" to="1862">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12465" from="1862" to="1863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12466" from="1863" to="1864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12467" from="1864" to="1865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12468" from="1865" to="1866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12469" from="1866" to="1867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12470" from="1867" to="1868">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12471" from="1868" to="1869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12472" from="1869" to="1870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12473" from="1870" to="1871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12474" from="1871" to="1872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12475" from="1872" to="1873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12476" from="1873" to="1874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12477" from="1874" to="1875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12478" from="1875" to="1876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12479" from="1876" to="1877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12480" from="1877" to="1878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12481" from="1878" to="1879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12482" from="1879" to="1880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12483" from="1880" to="1881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12484" from="1881" to="1882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12485" from="1882" to="1883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12486" from="1883" to="1884">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12487" from="1884" to="1885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12488" from="1885" to="1886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12489" from="1886" to="1887">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12490" from="1887" to="1888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12491" from="1888" to="1889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12492" from="1889" to="1890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12493" from="1890" to="1891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12494" from="1891" to="1892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12495" from="1892" to="1893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12496" from="1893" to="1894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12497" from="1894" to="1895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12498" from="1895" to="1896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12499" from="1896" to="1897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12500" from="1897" to="1898">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12501" from="1898" to="1899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12502" from="1899" to="1900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12503" from="1900" to="1901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12504" from="1901" to="1902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12505" from="1902" to="1903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12506" from="1903" to="1904">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12507" from="1904" to="1905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12508" from="1905" to="1906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12509" from="1906" to="1907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12510" from="1907" to="1908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12511" from="1908" to="1909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12512" from="1909" to="1910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12513" from="1910" to="1911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12514" from="1911" to="1912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12515" from="1912" to="1913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12516" from="1913" to="1914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12517" from="1914" to="1915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12518" from="1915" to="1916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12519" from="1916" to="1917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12520" from="1917" to="1918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12521" from="1918" to="1919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12522" from="1919" to="1920">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12523" from="1920" to="1921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12524" from="1921" to="1922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12525" from="1922" to="1923">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12526" from="1923" to="1924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12527" from="1924" to="1925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12528" from="1925" to="1926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12529" from="1926" to="1927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12530" from="1927" to="1928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12531" from="1928" to="1929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12532" from="1929" to="1930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12533" from="1930" to="1931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12534" from="1931" to="1932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12535" from="1932" to="1933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12536" from="1933" to="1934">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12537" from="1934" to="1935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12538" from="1935" to="1936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12539" from="1936" to="1937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12540" from="1937" to="1938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12541" from="1938" to="1939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12542" from="1939" to="1940">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12543" from="1940" to="1941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12544" from="1941" to="1942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12545" from="1942" to="1943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12546" from="1943" to="1944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12547" from="1944" to="1945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12548" from="1945" to="1946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12549" from="1946" to="1947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12550" from="1947" to="1948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12551" from="1948" to="1949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12552" from="1949" to="1950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12553" from="1950" to="1951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12554" from="1951" to="1952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12555" from="1952" to="1953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12556" from="1953" to="1954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12557" from="1954" to="1955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12558" from="1955" to="1956">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12559" from="1956" to="1957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12560" from="1957" to="1958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12561" from="1958" to="1959">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12562" from="1959" to="1960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12563" from="1960" to="1961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12564" from="1961" to="1962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12565" from="1962" to="1963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12566" from="1963" to="1964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12567" from="1964" to="1965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12568" from="1965" to="1966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12569" from="1966" to="1967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12570" from="1967" to="1968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12571" from="1968" to="1969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12572" from="1969" to="1970">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12573" from="1970" to="1971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12574" from="1971" to="1972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12575" from="1972" to="1973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12576" from="1973" to="1974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12577" from="1974" to="1975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12578" from="1975" to="1976">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12579" from="1976" to="1977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12580" from="1977" to="1978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12581" from="1978" to="1979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12582" from="1979" to="1980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12583" from="1980" to="1981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12584" from="1981" to="1982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12585" from="1982" to="1983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12586" from="1983" to="1984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12587" from="1984" to="1985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12588" from="1985" to="1986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12589" from="1986" to="1987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12590" from="1987" to="1988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12591" from="1988" to="1989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12592" from="1989" to="1990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12593" from="1990" to="1991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12594" from="1991" to="1992">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12595" from="1992" to="1993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12596" from="1993" to="1994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12597" from="1994" to="1995">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12598" from="1995" to="1996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12599" from="1996" to="1997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12600" from="1997" to="1998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12601" from="1998" to="1999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12602" from="1999" to="2000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12603" from="2000" to="2001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12604" from="2001" to="2002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12605" from="2002" to="2003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12606" from="2003" to="2004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12607" from="2004" to="2005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12608" from="2005" to="2006">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12609" from="2006" to="2007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12610" from="2007" to="2008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12611" from="2008" to="2009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12612" from="2009" to="2010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12613" from="2010" to="2011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12614" from="2011" to="2012">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12615" from="2012" to="2013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12616" from="2013" to="2014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12617" from="2014" to="2015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12618" from="2015" to="2016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12619" from="2016" to="2017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12620" from="2017" to="2018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12621" from="2018" to="2019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12622" from="2019" to="2020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12623" from="2020" to="2021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12624" from="2021" to="2022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12625" from="2022" to="2023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12626" from="2023" to="2024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12627" from="2024" to="2025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12628" from="2025" to="2026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12629" from="2026" to="2027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12630" from="2027" to="2028">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12631" from="2028" to="2029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12632" from="2029" to="2030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12633" from="2030" to="2031">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12634" from="2031" to="2032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12635" from="2032" to="2033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12636" from="2033" to="2034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12637" from="2034" to="2035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12638" from="2035" to="2036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12639" from="2036" to="2037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12640" from="2037" to="2038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12641" from="2038" to="2039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12642" from="2039" to="2040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12643" from="2040" to="2041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12644" from="2041" to="2042">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12645" from="2042" to="2043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12646" from="2043" to="2044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12647" from="2044" to="2045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12648" from="2045" to="2046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12649" from="2046" to="2047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12650" from="2047" to="2048">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12651" from="2048" to="2049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12652" from="2049" to="2050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12653" from="2050" to="2051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12654" from="2051" to="2052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12655" from="2052" to="2053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12656" from="2053" to="2054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12657" from="2054" to="2055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12658" from="2055" to="2056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12659" from="2056" to="2057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12660" from="2057" to="2058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12661" from="2058" to="2059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12662" from="2059" to="2060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12663" from="2060" to="2061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12664" from="2061" to="2062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12665" from="2062" to="2063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12666" from="2063" to="2064">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12667" from="2064" to="2065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12668" from="2065" to="2066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12669" from="2066" to="2067">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12670" from="2067" to="2068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12671" from="2068" to="2069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12672" from="2069" to="2070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12673" from="2070" to="2071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12674" from="2071" to="2072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12675" from="2072" to="2073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12676" from="2073" to="2074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12677" from="2074" to="2075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12678" from="2075" to="2076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12679" from="2076" to="2077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12680" from="2077" to="2078">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12681" from="2078" to="2079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12682" from="2079" to="2080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12683" from="2080" to="2081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12684" from="2081" to="2082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12685" from="2082" to="2083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12686" from="2083" to="2084">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12687" from="2084" to="2085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12688" from="2085" to="2086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12689" from="2086" to="2087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12690" from="2087" to="2088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12691" from="2088" to="2089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12692" from="2089" to="2090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12693" from="2090" to="2091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12694" from="2091" to="2092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12695" from="2092" to="2093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12696" from="2093" to="2094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12697" from="2094" to="2095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12698" from="2095" to="2096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12699" from="2096" to="2097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12700" from="2097" to="2098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12701" from="2098" to="2099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12702" from="2099" to="2100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12703" from="2100" to="2101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12704" from="2101" to="2102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12705" from="2102" to="2103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12706" from="2103" to="2104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12707" from="2104" to="2105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12708" from="2105" to="2106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12709" from="2106" to="2107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12710" from="2107" to="2108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12711" from="2108" to="2109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12712" from="2109" to="2110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12713" from="2110" to="2111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12714" from="2111" to="2112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12715" from="2112" to="2113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12716" from="2113" to="2114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12717" from="2114" to="2115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12718" from="2115" to="2116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12719" from="2116" to="2117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12720" from="2117" to="2118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12721" from="2118" to="2119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12722" from="2119" to="2120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12723" from="2120" to="2121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12724" from="2121" to="2122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12725" from="2122" to="2123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12726" from="2123" to="2124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12727" from="2124" to="2125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12728" from="2125" to="2126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12729" from="2126" to="2127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12730" from="2127" to="2128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12731" from="2128" to="2129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12732" from="2129" to="2130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12733" from="2130" to="2131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12734" from="2131" to="2132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12735" from="2132" to="2133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12736" from="2133" to="2134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12737" from="2134" to="2135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12738" from="2135" to="2136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12739" from="2136" to="2137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12740" from="2137" to="2138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12741" from="2138" to="2139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12742" from="2139" to="2140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12743" from="2140" to="2141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12744" from="2141" to="2142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12745" from="2142" to="2143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12746" from="2143" to="2144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12747" from="2144" to="2145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12748" from="2145" to="2146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12749" from="2146" to="2147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12750" from="2147" to="2148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12751" from="2148" to="2149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12752" from="2149" to="2150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12753" from="2150" to="2151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12754" from="2151" to="2152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12755" from="2152" to="2153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12756" from="2153" to="2154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12757" from="2154" to="2155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12758" from="2155" to="2156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12759" from="2156" to="2157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12760" from="2157" to="2158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12761" from="2158" to="2159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12762" from="2159" to="2160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12763" from="2160" to="2161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12764" from="2161" to="2162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12765" from="2162" to="2163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12766" from="2163" to="2164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12767" from="2164" to="2165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12768" from="2165" to="2166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12769" from="2166" to="2167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12770" from="2167" to="2168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12771" from="2168" to="2169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12772" from="2169" to="2170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12773" from="2170" to="2171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12774" from="2171" to="2172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12775" from="2172" to="2173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12776" from="2173" to="2174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12777" from="2174" to="2175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12778" from="2175" to="2176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12779" from="2176" to="2177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12780" from="2177" to="2178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12781" from="2178" to="2179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12782" from="2179" to="2180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12783" from="2180" to="2181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12784" from="2181" to="2182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12785" from="2182" to="2183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12786" from="2183" to="2184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12787" from="2184" to="2185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12788" from="2185" to="2186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12789" from="2186" to="2187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12790" from="2187" to="2188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12791" from="2188" to="2189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12792" from="2189" to="2190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12793" from="2190" to="2191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12794" from="2191" to="2192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12795" from="2192" to="2193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12796" from="2193" to="2194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12797" from="2194" to="2195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12798" from="2195" to="2196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12799" from="2196" to="2197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12800" from="2197" to="2198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12801" from="2198" to="2199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12802" from="2199" to="2200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12803" from="2200" to="2201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12804" from="2201" to="2202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12805" from="2202" to="2203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12806" from="2203" to="2204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12807" from="2204" to="2205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12808" from="2205" to="2206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12809" from="2206" to="2207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12810" from="2207" to="2208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12811" from="2208" to="2209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12812" from="2209" to="2210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12813" from="2210" to="2211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12814" from="2211" to="2212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12815" from="2212" to="2213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12816" from="2213" to="2214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12817" from="2214" to="2215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12818" from="2215" to="2216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12819" from="2216" to="2217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12820" from="2217" to="2218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12821" from="2218" to="2219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12822" from="2219" to="2220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12823" from="2220" to="2221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12824" from="2221" to="2222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12825" from="2222" to="2223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12826" from="2223" to="2224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12827" from="2224" to="2225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12828" from="2225" to="2226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12829" from="2226" to="2227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12830" from="2227" to="2228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12831" from="2228" to="2229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12832" from="2229" to="2230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12833" from="2230" to="2231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12834" from="2231" to="2232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12835" from="2232" to="2233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12836" from="2233" to="2234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12837" from="2234" to="2235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12838" from="2235" to="2236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12839" from="2236" to="2237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12840" from="2237" to="2238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12841" from="2238" to="2239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12842" from="2239" to="2240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12843" from="2240" to="2241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12844" from="2241" to="2242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12845" from="2242" to="2243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12846" from="2243" to="2244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12847" from="2244" to="2245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12848" from="2245" to="2246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12849" from="2246" to="2247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12850" from="2247" to="2248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12851" from="2248" to="2249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12852" from="2249" to="2250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12853" from="2250" to="2251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12854" from="2251" to="2252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12855" from="2252" to="2253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12856" from="2253" to="2254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12857" from="2254" to="2255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12858" from="2255" to="2256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12859" from="2256" to="2257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12860" from="2257" to="2258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12861" from="2258" to="2259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12862" from="2259" to="2260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12863" from="2260" to="2261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12864" from="2261" to="2262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12865" from="2262" to="2263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12866" from="2263" to="2264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12867" from="2264" to="2265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12868" from="2265" to="2266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12869" from="2266" to="2267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12870" from="2267" to="2268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12871" from="2268" to="2269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12872" from="2269" to="2270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12873" from="2270" to="2271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12874" from="2271" to="2272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12875" from="2272" to="2273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12876" from="2273" to="2274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12877" from="2274" to="2275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12878" from="2275" to="2276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12879" from="2276" to="2277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12880" from="2277" to="2278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12881" from="2278" to="2279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12882" from="2279" to="2280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12883" from="2280" to="2281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12884" from="2281" to="2282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12885" from="2282" to="2283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12886" from="2283" to="2284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12887" from="2284" to="2285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12888" from="2285" to="2286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12889" from="2286" to="2287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12890" from="2287" to="2288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12891" from="2288" to="2289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12892" from="2289" to="2290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12893" from="2290" to="2291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12894" from="2291" to="2292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12895" from="2292" to="2293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12896" from="2293" to="2294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12897" from="2294" to="2295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12898" from="2295" to="2296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12899" from="2296" to="2297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12900" from="2297" to="2298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12901" from="2298" to="2299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12902" from="2299" to="2300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12903" from="2300" to="2301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12904" from="2301" to="2302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12905" from="2302" to="2303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12906" from="2303" to="2304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12907" from="2304" to="2305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12908" from="2305" to="2306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12909" from="2306" to="2307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12910" from="2307" to="2308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12911" from="2308" to="2309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12912" from="2309" to="2310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12913" from="2310" to="2311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12914" from="2311" to="2312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12915" from="2312" to="2313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12916" from="2313" to="2314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12917" from="2314" to="2315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12918" from="2315" to="2316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12919" from="2316" to="2317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12920" from="2317" to="2318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12921" from="2318" to="2319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12922" from="2319" to="2320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12923" from="2320" to="2321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12924" from="2321" to="2322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12925" from="2322" to="2323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12926" from="2323" to="2324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12927" from="2324" to="2325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12928" from="2325" to="2326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12929" from="2326" to="2327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12930" from="2327" to="2328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12931" from="2328" to="2329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12932" from="2329" to="2330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12933" from="2330" to="2331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12934" from="2331" to="2332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12935" from="2332" to="2333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12936" from="2333" to="2334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12937" from="2334" to="2335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12938" from="2335" to="2336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12939" from="2336" to="2337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12940" from="2337" to="2338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12941" from="2338" to="2339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12942" from="2339" to="2340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12943" from="2340" to="2341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12944" from="2341" to="2342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12945" from="2342" to="2343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12946" from="2343" to="2344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12947" from="2344" to="2345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12948" from="2345" to="2346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12949" from="2346" to="2347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12950" from="2347" to="2348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12951" from="2348" to="2349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12952" from="2349" to="2350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12953" from="2350" to="2351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12954" from="2351" to="2352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12955" from="2352" to="2353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12956" from="2353" to="2354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12957" from="2354" to="2355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12958" from="2355" to="2356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12959" from="2356" to="2357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12960" from="2357" to="2358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12961" from="2358" to="2359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12962" from="2359" to="2360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12963" from="2360" to="2361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12964" from="2361" to="2362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12965" from="2362" to="2363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12966" from="2363" to="2364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12967" from="2364" to="2365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12968" from="2365" to="2366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12969" from="2366" to="2367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12970" from="2367" to="2368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12971" from="2368" to="2369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12972" from="2369" to="2370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12973" from="2370" to="2371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12974" from="2371" to="2372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12975" from="2372" to="2373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12976" from="2373" to="2374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12977" from="2374" to="2375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12978" from="2375" to="2376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12979" from="2376" to="2377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12980" from="2377" to="2378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12981" from="2378" to="2379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12982" from="2379" to="2380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12983" from="2380" to="2381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12984" from="2381" to="2382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12985" from="2382" to="2383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12986" from="2383" to="2384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12987" from="2384" to="2385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12988" from="2385" to="2386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12989" from="2386" to="2387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12990" from="2387" to="2388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12991" from="2388" to="2389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12992" from="2389" to="2390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12993" from="2390" to="2391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12994" from="2391" to="2392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12995" from="2392" to="2393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12996" from="2393" to="2394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12997" from="2394" to="2395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12998" from="2395" to="2396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="12999" from="2396" to="2397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13000" from="2397" to="2398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13001" from="2398" to="2399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13002" from="2399" to="2400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13003" from="2400" to="2401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13004" from="2401" to="2402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13005" from="2402" to="2403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13006" from="2403" to="2404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13007" from="2404" to="2405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13008" from="2405" to="2406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13009" from="2406" to="2407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13010" from="2407" to="2408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13011" from="2408" to="2409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13012" from="2409" to="2410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13013" from="2410" to="2411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13014" from="2411" to="2412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13015" from="2412" to="2413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13016" from="2413" to="2414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13017" from="2414" to="2415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13018" from="2415" to="2416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13019" from="2416" to="2417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13020" from="2417" to="2418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13021" from="2418" to="2419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13022" from="2419" to="2420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13023" from="2420" to="2421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13024" from="2421" to="2422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13025" from="2422" to="2423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13026" from="2423" to="2424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13027" from="2424" to="2425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13028" from="2425" to="2426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13029" from="2426" to="2427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13030" from="2427" to="2428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13031" from="2428" to="2429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13032" from="2429" to="2430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13033" from="2430" to="2431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13034" from="2431" to="2432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13035" from="2432" to="2433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13036" from="2433" to="2434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13037" from="2434" to="2435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13038" from="2435" to="2436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13039" from="2436" to="2437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13040" from="2437" to="2438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13041" from="2438" to="2439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13042" from="2439" to="2440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13043" from="2440" to="2441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13044" from="2441" to="2442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13045" from="2442" to="2443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13046" from="2443" to="2444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13047" from="2444" to="2445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13048" from="2445" to="2446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13049" from="2446" to="2447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13050" from="2447" to="2448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13051" from="2448" to="2449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13052" from="2449" to="2450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13053" from="2450" to="2451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13054" from="2451" to="2452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13055" from="2452" to="2453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13056" from="2453" to="2454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13057" from="2454" to="2455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13058" from="2455" to="2456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13059" from="2456" to="2457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13060" from="2457" to="2458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13061" from="2458" to="2459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13062" from="2459" to="2460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="13063" from="2460" to="2461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="2464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="2465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %q, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %v, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %u, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="2469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="2470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_46_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3:0 %i_2 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="2472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_46_3:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2473" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_46_3:2 %icmp_ln41 = icmp_eq  i6 %i_2, i6 59

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="2474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_46_3:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 58, i64 58, i64 58

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_46_3:4 %br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_46_3.split, void %VITIS_LOOP_64_6.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:0 %i_cast = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="2477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:2 %zext_ln48_1 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="2478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:6 %zext_ln48_5 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48_5"/></StgValue>
</operation>

<operation id="2479" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:7 %add_ln48 = add i7 %zext_ln48_5, i7 60

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="2480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:8 %zext_ln48_6 = zext i7 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_6"/></StgValue>
</operation>

<operation id="2481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:9 %u_addr_2 = getelementptr i64 %u, i64 0, i64 %zext_ln48_6

]]></Node>
<StgValue><ssdm name="u_addr_2"/></StgValue>
</operation>

<operation id="2482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:201 %v_addr = getelementptr i64 %v, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="2483" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:202 %add_ln50 = add i11 %zext_ln48_1, i11 1492

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="2484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:203 %sext_ln50 = sext i11 %add_ln50

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="2485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:204 %zext_ln50 = zext i12 %sext_ln50

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="2486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:205 %v_addr_1 = getelementptr i64 %v, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="2487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:264 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_46_3.split:265 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:266 %zext_ln43 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="2490" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:267 %sub_ln43 = sub i12 %tmp_3, i12 %zext_ln43

]]></Node>
<StgValue><ssdm name="sub_ln43"/></StgValue>
</operation>

<operation id="2491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:268 %zext_ln43_1 = zext i12 %sub_ln43

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="2492" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:297 %add_ln47_6 = add i12 %sub_ln43, i12 10

]]></Node>
<StgValue><ssdm name="add_ln47_6"/></StgValue>
</operation>

<operation id="2493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:298 %zext_ln47_9 = zext i12 %add_ln47_6

]]></Node>
<StgValue><ssdm name="zext_ln47_9"/></StgValue>
</operation>

<operation id="2494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:299 %p_addr_11 = getelementptr i64 %p, i64 0, i64 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="p_addr_11"/></StgValue>
</operation>

<operation id="2495" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:300 %add_ln47_7 = add i12 %sub_ln43, i12 11

]]></Node>
<StgValue><ssdm name="add_ln47_7"/></StgValue>
</operation>

<operation id="2496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:301 %zext_ln47_10 = zext i12 %add_ln47_7

]]></Node>
<StgValue><ssdm name="zext_ln47_10"/></StgValue>
</operation>

<operation id="2497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:302 %p_addr_12 = getelementptr i64 %p, i64 0, i64 %zext_ln47_10

]]></Node>
<StgValue><ssdm name="p_addr_12"/></StgValue>
</operation>

<operation id="2498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:444 %q_addr = getelementptr i64 %q, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="q_addr"/></StgValue>
</operation>

<operation id="2499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:454 %q_addr_11 = getelementptr i64 %q, i64 0, i64 %zext_ln47_9

]]></Node>
<StgValue><ssdm name="q_addr_11"/></StgValue>
</operation>

<operation id="2500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:504 %store_ln42 = store i64 4607182418800017408, i12 %v_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="2501" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:506 %store_ln44 = store i64 4607182418800017408, i12 %q_addr

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="2502" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:507 %empty_10 = add i6 %i_2, i6 63

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="2503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:513 %zext_ln48_69 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_69"/></StgValue>
</operation>

<operation id="2504" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:514 %add_ln48_55 = add i7 %zext_ln48_69, i7 60

]]></Node>
<StgValue><ssdm name="add_ln48_55"/></StgValue>
</operation>

<operation id="2505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:515 %zext_ln48_70 = zext i7 %add_ln48_55

]]></Node>
<StgValue><ssdm name="zext_ln48_70"/></StgValue>
</operation>

<operation id="2506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:516 %u_addr_1 = getelementptr i64 %u, i64 0, i64 %zext_ln48_70

]]></Node>
<StgValue><ssdm name="u_addr_1"/></StgValue>
</operation>

<operation id="2507" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:910 %u_load = load i12 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="2508" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:913 %u_load_1 = load i12 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="2509" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1061 %store_ln47 = store i64 4606073987967735925, i12 %p_addr_11

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2510" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1078 %store_ln47 = store i64 4606116873898157064, i12 %p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2511" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1894 %store_ln50 = store i64 4607182418800017408, i12 %v_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="2512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:510 %zext_ln48_66 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_66"/></StgValue>
</operation>

<operation id="2513" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:517 %add_ln48_56 = add i8 %zext_ln48_66, i8 120

]]></Node>
<StgValue><ssdm name="add_ln48_56"/></StgValue>
</operation>

<operation id="2514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:518 %zext_ln48_71 = zext i8 %add_ln48_56

]]></Node>
<StgValue><ssdm name="zext_ln48_71"/></StgValue>
</operation>

<operation id="2515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:519 %u_addr_5 = getelementptr i64 %u, i64 0, i64 %zext_ln48_71

]]></Node>
<StgValue><ssdm name="u_addr_5"/></StgValue>
</operation>

<operation id="2516" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:708 %indvars_iv_next50 = add i6 %i_2, i6 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next50"/></StgValue>
</operation>

<operation id="2517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="7" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:714 %zext_ln48_133 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_133"/></StgValue>
</operation>

<operation id="2518" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:715 %add_ln48_110 = add i7 %zext_ln48_133, i7 60

]]></Node>
<StgValue><ssdm name="add_ln48_110"/></StgValue>
</operation>

<operation id="2519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:716 %zext_ln48_134 = zext i7 %add_ln48_110

]]></Node>
<StgValue><ssdm name="zext_ln48_134"/></StgValue>
</operation>

<operation id="2520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:717 %u_addr_3 = getelementptr i64 %u, i64 0, i64 %zext_ln48_134

]]></Node>
<StgValue><ssdm name="u_addr_3"/></StgValue>
</operation>

<operation id="2521" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:910 %u_load = load i12 %u_addr_1

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="2522" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:913 %u_load_1 = load i12 %u_addr_2

]]></Node>
<StgValue><ssdm name="u_load_1"/></StgValue>
</operation>

<operation id="2523" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:917 %u_load_2 = load i12 %u_addr_3

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="2524" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:926 %u_load_3 = load i12 %u_addr_5

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="2525" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2082 %p_load = load i12 %p_addr_12

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="2526" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2088 %p_load_1 = load i12 %p_addr_11

]]></Node>
<StgValue><ssdm name="p_load_1"/></StgValue>
</operation>

<operation id="2527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2168 %store_ln41 = store i6 %indvars_iv_next50, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="2528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:3 %zext_ln48_2 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="2529" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:10 %add_ln48_1 = add i8 %zext_ln48_2, i8 120

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="2530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:11 %zext_ln48_7 = zext i8 %add_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_7"/></StgValue>
</operation>

<operation id="2531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:12 %u_addr_6 = getelementptr i64 %u, i64 0, i64 %zext_ln48_7

]]></Node>
<StgValue><ssdm name="u_addr_6"/></StgValue>
</operation>

<operation id="2532" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:291 %add_ln47_4 = add i12 %sub_ln43, i12 8

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>

<operation id="2533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:292 %zext_ln47_7 = zext i12 %add_ln47_4

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="2534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:293 %p_addr_9 = getelementptr i64 %p, i64 0, i64 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="p_addr_9"/></StgValue>
</operation>

<operation id="2535" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:294 %add_ln47_5 = add i12 %sub_ln43, i12 9

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>

<operation id="2536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:295 %zext_ln47_8 = zext i12 %add_ln47_5

]]></Node>
<StgValue><ssdm name="zext_ln47_8"/></StgValue>
</operation>

<operation id="2537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:296 %p_addr_10 = getelementptr i64 %p, i64 0, i64 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="p_addr_10"/></StgValue>
</operation>

<operation id="2538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:452 %q_addr_9 = getelementptr i64 %q, i64 0, i64 %zext_ln47_7

]]></Node>
<StgValue><ssdm name="q_addr_9"/></StgValue>
</operation>

<operation id="2539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:453 %q_addr_10 = getelementptr i64 %q, i64 0, i64 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="q_addr_10"/></StgValue>
</operation>

<operation id="2540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:711 %zext_ln48_130 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_130"/></StgValue>
</operation>

<operation id="2541" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:718 %add_ln48_111 = add i8 %zext_ln48_130, i8 120

]]></Node>
<StgValue><ssdm name="add_ln48_111"/></StgValue>
</operation>

<operation id="2542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:719 %zext_ln48_135 = zext i8 %add_ln48_111

]]></Node>
<StgValue><ssdm name="zext_ln48_135"/></StgValue>
</operation>

<operation id="2543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:720 %u_addr_7 = getelementptr i64 %u, i64 0, i64 %zext_ln48_135

]]></Node>
<StgValue><ssdm name="u_addr_7"/></StgValue>
</operation>

<operation id="2544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:911 %bitcast_ln48 = bitcast i64 %u_load

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="2545" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:912 %mul1 = dmul i64 %bitcast_ln48, i64 45

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="2546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:914 %bitcast_ln48_1 = bitcast i64 %u_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln48_1"/></StgValue>
</operation>

<operation id="2547" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:915 %mul2 = dmul i64 %bitcast_ln48_1, i64 -89

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="2548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:917 %u_load_2 = load i12 %u_addr_3

]]></Node>
<StgValue><ssdm name="u_load_2"/></StgValue>
</operation>

<operation id="2549" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:926 %u_load_3 = load i12 %u_addr_5

]]></Node>
<StgValue><ssdm name="u_load_3"/></StgValue>
</operation>

<operation id="2550" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:929 %u_load_12 = load i12 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_12"/></StgValue>
</operation>

<operation id="2551" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:933 %u_load_58 = load i12 %u_addr_7

]]></Node>
<StgValue><ssdm name="u_load_58"/></StgValue>
</operation>

<operation id="2552" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1027 %store_ln47 = store i64 4605945887454650781, i12 %p_addr_9

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2553" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1044 %store_ln47 = store i64 4606018522329524059, i12 %p_addr_10

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2082 %p_load = load i12 %p_addr_12

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="2555" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2088 %p_load_1 = load i12 %p_addr_11

]]></Node>
<StgValue><ssdm name="p_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="2556" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:13 %add_ln48_2 = add i8 %zext_ln48_2, i8 180

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="2557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:14 %zext_ln48_8 = zext i8 %add_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln48_8"/></StgValue>
</operation>

<operation id="2558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:15 %u_addr_9 = getelementptr i64 %u, i64 0, i64 %zext_ln48_8

]]></Node>
<StgValue><ssdm name="u_addr_9"/></StgValue>
</operation>

<operation id="2559" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:520 %add_ln48_57 = add i8 %zext_ln48_66, i8 180

]]></Node>
<StgValue><ssdm name="add_ln48_57"/></StgValue>
</operation>

<operation id="2560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:521 %zext_ln48_72 = zext i8 %add_ln48_57

]]></Node>
<StgValue><ssdm name="zext_ln48_72"/></StgValue>
</operation>

<operation id="2561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:522 %u_addr_8 = getelementptr i64 %u, i64 0, i64 %zext_ln48_72

]]></Node>
<StgValue><ssdm name="u_addr_8"/></StgValue>
</operation>

<operation id="2562" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:912 %mul1 = dmul i64 %bitcast_ln48, i64 45

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="2563" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:915 %mul2 = dmul i64 %bitcast_ln48_1, i64 -89

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="2564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:918 %bitcast_ln48_2 = bitcast i64 %u_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln48_2"/></StgValue>
</operation>

<operation id="2565" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:919 %mul3 = dmul i64 %bitcast_ln48_2, i64 -45

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:927 %bitcast_ln48_13 = bitcast i64 %u_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln48_13"/></StgValue>
</operation>

<operation id="2567" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:928 %mul1_1 = dmul i64 %bitcast_ln48_13, i64 45

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="2568" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:929 %u_load_12 = load i12 %u_addr_6

]]></Node>
<StgValue><ssdm name="u_load_12"/></StgValue>
</operation>

<operation id="2569" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:933 %u_load_58 = load i12 %u_addr_7

]]></Node>
<StgValue><ssdm name="u_load_58"/></StgValue>
</operation>

<operation id="2570" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:943 %u_load_25 = load i12 %u_addr_8

]]></Node>
<StgValue><ssdm name="u_load_25"/></StgValue>
</operation>

<operation id="2571" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:946 %u_load_59 = load i12 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_59"/></StgValue>
</operation>

<operation id="2572" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2096 %p_load_2 = load i12 %p_addr_10

]]></Node>
<StgValue><ssdm name="p_load_2"/></StgValue>
</operation>

<operation id="2573" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2104 %p_load_3 = load i12 %p_addr_9

]]></Node>
<StgValue><ssdm name="p_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="2574" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:285 %add_ln47_2 = add i12 %sub_ln43, i12 6

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="2575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:286 %zext_ln47_5 = zext i12 %add_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="2576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:287 %p_addr_7 = getelementptr i64 %p, i64 0, i64 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="p_addr_7"/></StgValue>
</operation>

<operation id="2577" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:288 %add_ln47_3 = add i12 %sub_ln43, i12 7

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="2578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:289 %zext_ln47_6 = zext i12 %add_ln47_3

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="2579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:290 %p_addr_8 = getelementptr i64 %p, i64 0, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="p_addr_8"/></StgValue>
</operation>

<operation id="2580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:450 %q_addr_7 = getelementptr i64 %q, i64 0, i64 %zext_ln47_5

]]></Node>
<StgValue><ssdm name="q_addr_7"/></StgValue>
</operation>

<operation id="2581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:451 %q_addr_8 = getelementptr i64 %q, i64 0, i64 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="q_addr_8"/></StgValue>
</operation>

<operation id="2582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:511 %zext_ln48_67 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_67"/></StgValue>
</operation>

<operation id="2583" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:523 %add_ln48_58 = add i9 %zext_ln48_67, i9 240

]]></Node>
<StgValue><ssdm name="add_ln48_58"/></StgValue>
</operation>

<operation id="2584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:524 %zext_ln48_73 = zext i9 %add_ln48_58

]]></Node>
<StgValue><ssdm name="zext_ln48_73"/></StgValue>
</operation>

<operation id="2585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:525 %u_addr_11 = getelementptr i64 %u, i64 0, i64 %zext_ln48_73

]]></Node>
<StgValue><ssdm name="u_addr_11"/></StgValue>
</operation>

<operation id="2586" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:721 %add_ln48_112 = add i8 %zext_ln48_130, i8 180

]]></Node>
<StgValue><ssdm name="add_ln48_112"/></StgValue>
</operation>

<operation id="2587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:722 %zext_ln48_136 = zext i8 %add_ln48_112

]]></Node>
<StgValue><ssdm name="zext_ln48_136"/></StgValue>
</operation>

<operation id="2588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:723 %u_addr_10 = getelementptr i64 %u, i64 0, i64 %zext_ln48_136

]]></Node>
<StgValue><ssdm name="u_addr_10"/></StgValue>
</operation>

<operation id="2589" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:912 %mul1 = dmul i64 %bitcast_ln48, i64 45

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="2590" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:915 %mul2 = dmul i64 %bitcast_ln48_1, i64 -89

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="2591" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:919 %mul3 = dmul i64 %bitcast_ln48_2, i64 -45

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2592" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:928 %mul1_1 = dmul i64 %bitcast_ln48_13, i64 45

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="2593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:930 %bitcast_ln48_58 = bitcast i64 %u_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln48_58"/></StgValue>
</operation>

<operation id="2594" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:931 %mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="2595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:934 %bitcast_ln48_59 = bitcast i64 %u_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln48_59"/></StgValue>
</operation>

<operation id="2596" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:935 %mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="2597" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:943 %u_load_25 = load i12 %u_addr_8

]]></Node>
<StgValue><ssdm name="u_load_25"/></StgValue>
</operation>

<operation id="2598" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:946 %u_load_59 = load i12 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_59"/></StgValue>
</operation>

<operation id="2599" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:950 %u_load_60 = load i12 %u_addr_10

]]></Node>
<StgValue><ssdm name="u_load_60"/></StgValue>
</operation>

<operation id="2600" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:960 %u_load_38 = load i12 %u_addr_11

]]></Node>
<StgValue><ssdm name="u_load_38"/></StgValue>
</operation>

<operation id="2601" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:993 %store_ln47 = store i64 4605717657567466038, i12 %p_addr_7

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2602" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1010 %store_ln47 = store i64 4605849200606517191, i12 %p_addr_8

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2603" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2096 %p_load_2 = load i12 %p_addr_10

]]></Node>
<StgValue><ssdm name="p_load_2"/></StgValue>
</operation>

<operation id="2604" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2104 %p_load_3 = load i12 %p_addr_9

]]></Node>
<StgValue><ssdm name="p_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="2605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:4 %zext_ln48_3 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="2606" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:16 %add_ln48_3 = add i9 %zext_ln48_3, i9 240

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="2607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:17 %zext_ln48_9 = zext i9 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_9"/></StgValue>
</operation>

<operation id="2608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:18 %u_addr_12 = getelementptr i64 %u, i64 0, i64 %zext_ln48_9

]]></Node>
<StgValue><ssdm name="u_addr_12"/></StgValue>
</operation>

<operation id="2609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:712 %zext_ln48_131 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_131"/></StgValue>
</operation>

<operation id="2610" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:724 %add_ln48_113 = add i9 %zext_ln48_131, i9 240

]]></Node>
<StgValue><ssdm name="add_ln48_113"/></StgValue>
</operation>

<operation id="2611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:725 %zext_ln48_137 = zext i9 %add_ln48_113

]]></Node>
<StgValue><ssdm name="zext_ln48_137"/></StgValue>
</operation>

<operation id="2612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:726 %u_addr_13 = getelementptr i64 %u, i64 0, i64 %zext_ln48_137

]]></Node>
<StgValue><ssdm name="u_addr_13"/></StgValue>
</operation>

<operation id="2613" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:912 %mul1 = dmul i64 %bitcast_ln48, i64 45

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="2614" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:915 %mul2 = dmul i64 %bitcast_ln48_1, i64 -89

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="2615" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:919 %mul3 = dmul i64 %bitcast_ln48_2, i64 -45

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2616" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:928 %mul1_1 = dmul i64 %bitcast_ln48_13, i64 45

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="2617" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:931 %mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="2618" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:935 %mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="2619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:944 %bitcast_ln48_26 = bitcast i64 %u_load_25

]]></Node>
<StgValue><ssdm name="bitcast_ln48_26"/></StgValue>
</operation>

<operation id="2620" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:945 %mul1_2 = dmul i64 %bitcast_ln48_26, i64 45

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="2621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:947 %bitcast_ln48_61 = bitcast i64 %u_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln48_61"/></StgValue>
</operation>

<operation id="2622" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:948 %mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2623" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:950 %u_load_60 = load i12 %u_addr_10

]]></Node>
<StgValue><ssdm name="u_load_60"/></StgValue>
</operation>

<operation id="2624" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:960 %u_load_38 = load i12 %u_addr_11

]]></Node>
<StgValue><ssdm name="u_load_38"/></StgValue>
</operation>

<operation id="2625" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:963 %u_load_61 = load i12 %u_addr_12

]]></Node>
<StgValue><ssdm name="u_load_61"/></StgValue>
</operation>

<operation id="2626" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:967 %u_load_62 = load i12 %u_addr_13

]]></Node>
<StgValue><ssdm name="u_load_62"/></StgValue>
</operation>

<operation id="2627" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2112 %p_load_4 = load i12 %p_addr_8

]]></Node>
<StgValue><ssdm name="p_load_4"/></StgValue>
</operation>

<operation id="2628" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2120 %p_load_5 = load i12 %p_addr_7

]]></Node>
<StgValue><ssdm name="p_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="2629" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:19 %add_ln48_4 = add i9 %zext_ln48_3, i9 300

]]></Node>
<StgValue><ssdm name="add_ln48_4"/></StgValue>
</operation>

<operation id="2630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:20 %zext_ln48_10 = zext i9 %add_ln48_4

]]></Node>
<StgValue><ssdm name="zext_ln48_10"/></StgValue>
</operation>

<operation id="2631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:21 %u_addr_15 = getelementptr i64 %u, i64 0, i64 %zext_ln48_10

]]></Node>
<StgValue><ssdm name="u_addr_15"/></StgValue>
</operation>

<operation id="2632" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:279 %add_ln47 = add i12 %sub_ln43, i12 4

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="2633" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:280 %zext_ln47_3 = zext i12 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="2634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:281 %p_addr_5 = getelementptr i64 %p, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="p_addr_5"/></StgValue>
</operation>

<operation id="2635" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:282 %add_ln47_1 = add i12 %sub_ln43, i12 5

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="2636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:283 %zext_ln47_4 = zext i12 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="2637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:284 %p_addr_6 = getelementptr i64 %p, i64 0, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="p_addr_6"/></StgValue>
</operation>

<operation id="2638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:448 %q_addr_5 = getelementptr i64 %q, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="q_addr_5"/></StgValue>
</operation>

<operation id="2639" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:449 %q_addr_6 = getelementptr i64 %q, i64 0, i64 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="q_addr_6"/></StgValue>
</operation>

<operation id="2640" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:526 %add_ln48_59 = add i9 %zext_ln48_67, i9 300

]]></Node>
<StgValue><ssdm name="add_ln48_59"/></StgValue>
</operation>

<operation id="2641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:527 %zext_ln48_74 = zext i9 %add_ln48_59

]]></Node>
<StgValue><ssdm name="zext_ln48_74"/></StgValue>
</operation>

<operation id="2642" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:528 %u_addr_14 = getelementptr i64 %u, i64 0, i64 %zext_ln48_74

]]></Node>
<StgValue><ssdm name="u_addr_14"/></StgValue>
</operation>

<operation id="2643" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:912 %mul1 = dmul i64 %bitcast_ln48, i64 45

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="2644" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:915 %mul2 = dmul i64 %bitcast_ln48_1, i64 -89

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="2645" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:919 %mul3 = dmul i64 %bitcast_ln48_2, i64 -45

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2646" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:928 %mul1_1 = dmul i64 %bitcast_ln48_13, i64 45

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="2647" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:931 %mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="2648" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:935 %mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="2649" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:945 %mul1_2 = dmul i64 %bitcast_ln48_26, i64 45

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="2650" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:948 %mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:951 %bitcast_ln48_62 = bitcast i64 %u_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln48_62"/></StgValue>
</operation>

<operation id="2652" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:952 %mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2653" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:959 %store_ln47 = store i64 4605263739369775323, i12 %p_addr_5

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:961 %bitcast_ln48_39 = bitcast i64 %u_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln48_39"/></StgValue>
</operation>

<operation id="2655" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:962 %mul1_3 = dmul i64 %bitcast_ln48_39, i64 45

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="2656" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:963 %u_load_61 = load i12 %u_addr_12

]]></Node>
<StgValue><ssdm name="u_load_61"/></StgValue>
</operation>

<operation id="2657" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:967 %u_load_62 = load i12 %u_addr_13

]]></Node>
<StgValue><ssdm name="u_load_62"/></StgValue>
</operation>

<operation id="2658" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:976 %store_ln47 = store i64 4605533277088701788, i12 %p_addr_6

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2659" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:977 %u_load_4 = load i12 %u_addr_14

]]></Node>
<StgValue><ssdm name="u_load_4"/></StgValue>
</operation>

<operation id="2660" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:980 %u_load_63 = load i12 %u_addr_15

]]></Node>
<StgValue><ssdm name="u_load_63"/></StgValue>
</operation>

<operation id="2661" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2112 %p_load_4 = load i12 %p_addr_8

]]></Node>
<StgValue><ssdm name="p_load_4"/></StgValue>
</operation>

<operation id="2662" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2120 %p_load_5 = load i12 %p_addr_7

]]></Node>
<StgValue><ssdm name="p_load_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="2663" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:529 %add_ln48_60 = add i9 %zext_ln48_67, i9 360

]]></Node>
<StgValue><ssdm name="add_ln48_60"/></StgValue>
</operation>

<operation id="2664" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:530 %zext_ln48_75 = zext i9 %add_ln48_60

]]></Node>
<StgValue><ssdm name="zext_ln48_75"/></StgValue>
</operation>

<operation id="2665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:531 %u_addr_17 = getelementptr i64 %u, i64 0, i64 %zext_ln48_75

]]></Node>
<StgValue><ssdm name="u_addr_17"/></StgValue>
</operation>

<operation id="2666" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:727 %add_ln48_114 = add i9 %zext_ln48_131, i9 300

]]></Node>
<StgValue><ssdm name="add_ln48_114"/></StgValue>
</operation>

<operation id="2667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:728 %zext_ln48_138 = zext i9 %add_ln48_114

]]></Node>
<StgValue><ssdm name="zext_ln48_138"/></StgValue>
</operation>

<operation id="2668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:729 %u_addr_16 = getelementptr i64 %u, i64 0, i64 %zext_ln48_138

]]></Node>
<StgValue><ssdm name="u_addr_16"/></StgValue>
</operation>

<operation id="2669" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:916 %add1 = dadd i64 %mul1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2670" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:919 %mul3 = dmul i64 %bitcast_ln48_2, i64 -45

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="2671" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:928 %mul1_1 = dmul i64 %bitcast_ln48_13, i64 45

]]></Node>
<StgValue><ssdm name="mul1_1"/></StgValue>
</operation>

<operation id="2672" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:931 %mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="2673" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:935 %mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="2674" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:945 %mul1_2 = dmul i64 %bitcast_ln48_26, i64 45

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="2675" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:948 %mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2676" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:952 %mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2677" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:962 %mul1_3 = dmul i64 %bitcast_ln48_39, i64 45

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="2678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:964 %bitcast_ln48_64 = bitcast i64 %u_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln48_64"/></StgValue>
</operation>

<operation id="2679" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:965 %mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="2680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:968 %bitcast_ln48_65 = bitcast i64 %u_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln48_65"/></StgValue>
</operation>

<operation id="2681" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:969 %mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="2682" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:977 %u_load_4 = load i12 %u_addr_14

]]></Node>
<StgValue><ssdm name="u_load_4"/></StgValue>
</operation>

<operation id="2683" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:980 %u_load_63 = load i12 %u_addr_15

]]></Node>
<StgValue><ssdm name="u_load_63"/></StgValue>
</operation>

<operation id="2684" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:984 %u_load_64 = load i12 %u_addr_16

]]></Node>
<StgValue><ssdm name="u_load_64"/></StgValue>
</operation>

<operation id="2685" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:994 %u_load_5 = load i12 %u_addr_17

]]></Node>
<StgValue><ssdm name="u_load_5"/></StgValue>
</operation>

<operation id="2686" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2128 %p_load_6 = load i12 %p_addr_6

]]></Node>
<StgValue><ssdm name="p_load_6"/></StgValue>
</operation>

<operation id="2687" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2136 %p_load_7 = load i12 %p_addr_5

]]></Node>
<StgValue><ssdm name="p_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="2688" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:22 %add_ln48_5 = add i9 %zext_ln48_3, i9 360

]]></Node>
<StgValue><ssdm name="add_ln48_5"/></StgValue>
</operation>

<operation id="2689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:23 %zext_ln48_11 = zext i9 %add_ln48_5

]]></Node>
<StgValue><ssdm name="zext_ln48_11"/></StgValue>
</operation>

<operation id="2690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:24 %u_addr_18 = getelementptr i64 %u, i64 0, i64 %zext_ln48_11

]]></Node>
<StgValue><ssdm name="u_addr_18"/></StgValue>
</operation>

<operation id="2691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:273 %or_ln47_1 = or i12 %sub_ln43, i12 2

]]></Node>
<StgValue><ssdm name="or_ln47_1"/></StgValue>
</operation>

<operation id="2692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:274 %zext_ln47_1 = zext i12 %or_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="2693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:275 %p_addr_3 = getelementptr i64 %p, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="p_addr_3"/></StgValue>
</operation>

<operation id="2694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:276 %or_ln47_2 = or i12 %sub_ln43, i12 3

]]></Node>
<StgValue><ssdm name="or_ln47_2"/></StgValue>
</operation>

<operation id="2695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:277 %zext_ln47_2 = zext i12 %or_ln47_2

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="2696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:278 %p_addr_4 = getelementptr i64 %p, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="p_addr_4"/></StgValue>
</operation>

<operation id="2697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:446 %q_addr_3 = getelementptr i64 %q, i64 0, i64 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="q_addr_3"/></StgValue>
</operation>

<operation id="2698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:447 %q_addr_4 = getelementptr i64 %q, i64 0, i64 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="q_addr_4"/></StgValue>
</operation>

<operation id="2699" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:730 %add_ln48_115 = add i9 %zext_ln48_131, i9 360

]]></Node>
<StgValue><ssdm name="add_ln48_115"/></StgValue>
</operation>

<operation id="2700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:731 %zext_ln48_139 = zext i9 %add_ln48_115

]]></Node>
<StgValue><ssdm name="zext_ln48_139"/></StgValue>
</operation>

<operation id="2701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:732 %u_addr_19 = getelementptr i64 %u, i64 0, i64 %zext_ln48_139

]]></Node>
<StgValue><ssdm name="u_addr_19"/></StgValue>
</operation>

<operation id="2702" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:916 %add1 = dadd i64 %mul1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2703" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:925 %store_ln47 = store i64 4604124989459705302, i12 %p_addr_3

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2704" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:931 %mul2_1 = dmul i64 %bitcast_ln48_58, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_1"/></StgValue>
</operation>

<operation id="2705" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:935 %mul3_1 = dmul i64 %bitcast_ln48_59, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_1"/></StgValue>
</operation>

<operation id="2706" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:942 %store_ln47 = store i64 4604844482342317418, i12 %p_addr_4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2707" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:945 %mul1_2 = dmul i64 %bitcast_ln48_26, i64 45

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="2708" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:948 %mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2709" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:952 %mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2710" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:962 %mul1_3 = dmul i64 %bitcast_ln48_39, i64 45

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="2711" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:965 %mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="2712" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:969 %mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="2713" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:978 %bitcast_ln48_4 = bitcast i64 %u_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln48_4"/></StgValue>
</operation>

<operation id="2714" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:979 %mul1_4 = dmul i64 %bitcast_ln48_4, i64 45

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="2715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:981 %bitcast_ln48_67 = bitcast i64 %u_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln48_67"/></StgValue>
</operation>

<operation id="2716" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:982 %mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="2717" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:984 %u_load_64 = load i12 %u_addr_16

]]></Node>
<StgValue><ssdm name="u_load_64"/></StgValue>
</operation>

<operation id="2718" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:994 %u_load_5 = load i12 %u_addr_17

]]></Node>
<StgValue><ssdm name="u_load_5"/></StgValue>
</operation>

<operation id="2719" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:997 %u_load_65 = load i12 %u_addr_18

]]></Node>
<StgValue><ssdm name="u_load_65"/></StgValue>
</operation>

<operation id="2720" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1001 %u_load_66 = load i12 %u_addr_19

]]></Node>
<StgValue><ssdm name="u_load_66"/></StgValue>
</operation>

<operation id="2721" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2128 %p_load_6 = load i12 %p_addr_6

]]></Node>
<StgValue><ssdm name="p_load_6"/></StgValue>
</operation>

<operation id="2722" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2136 %p_load_7 = load i12 %p_addr_5

]]></Node>
<StgValue><ssdm name="p_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="2723" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:25 %add_ln48_6 = add i8 %zext_ln48_2, i8 164

]]></Node>
<StgValue><ssdm name="add_ln48_6"/></StgValue>
</operation>

<operation id="2724" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:26 %sext_ln48 = sext i8 %add_ln48_6

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="2725" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:27 %zext_ln48_12 = zext i9 %sext_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_12"/></StgValue>
</operation>

<operation id="2726" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:28 %u_addr_21 = getelementptr i64 %u, i64 0, i64 %zext_ln48_12

]]></Node>
<StgValue><ssdm name="u_addr_21"/></StgValue>
</operation>

<operation id="2727" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:532 %add_ln48_61 = add i8 %zext_ln48_66, i8 164

]]></Node>
<StgValue><ssdm name="add_ln48_61"/></StgValue>
</operation>

<operation id="2728" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:533 %sext_ln48_20 = sext i8 %add_ln48_61

]]></Node>
<StgValue><ssdm name="sext_ln48_20"/></StgValue>
</operation>

<operation id="2729" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:534 %zext_ln48_76 = zext i9 %sext_ln48_20

]]></Node>
<StgValue><ssdm name="zext_ln48_76"/></StgValue>
</operation>

<operation id="2730" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:535 %u_addr_20 = getelementptr i64 %u, i64 0, i64 %zext_ln48_76

]]></Node>
<StgValue><ssdm name="u_addr_20"/></StgValue>
</operation>

<operation id="2731" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:916 %add1 = dadd i64 %mul1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2732" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:932 %add1_1 = dadd i64 %mul1_1, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="2733" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:945 %mul1_2 = dmul i64 %bitcast_ln48_26, i64 45

]]></Node>
<StgValue><ssdm name="mul1_2"/></StgValue>
</operation>

<operation id="2734" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:948 %mul2_2 = dmul i64 %bitcast_ln48_61, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_2"/></StgValue>
</operation>

<operation id="2735" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:952 %mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2736" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:962 %mul1_3 = dmul i64 %bitcast_ln48_39, i64 45

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="2737" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:965 %mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="2738" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:969 %mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="2739" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:979 %mul1_4 = dmul i64 %bitcast_ln48_4, i64 45

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="2740" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:982 %mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="2741" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:985 %bitcast_ln48_68 = bitcast i64 %u_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln48_68"/></StgValue>
</operation>

<operation id="2742" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:986 %mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="2743" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:995 %bitcast_ln48_5 = bitcast i64 %u_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln48_5"/></StgValue>
</operation>

<operation id="2744" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:996 %mul1_5 = dmul i64 %bitcast_ln48_5, i64 45

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="2745" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:997 %u_load_65 = load i12 %u_addr_18

]]></Node>
<StgValue><ssdm name="u_load_65"/></StgValue>
</operation>

<operation id="2746" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1001 %u_load_66 = load i12 %u_addr_19

]]></Node>
<StgValue><ssdm name="u_load_66"/></StgValue>
</operation>

<operation id="2747" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1011 %u_load_6 = load i12 %u_addr_20

]]></Node>
<StgValue><ssdm name="u_load_6"/></StgValue>
</operation>

<operation id="2748" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1014 %u_load_67 = load i12 %u_addr_21

]]></Node>
<StgValue><ssdm name="u_load_67"/></StgValue>
</operation>

<operation id="2749" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2144 %p_load_8 = load i12 %p_addr_4

]]></Node>
<StgValue><ssdm name="p_load_8"/></StgValue>
</operation>

<operation id="2750" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2152 %p_load_9 = load i12 %p_addr_3

]]></Node>
<StgValue><ssdm name="p_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="2751" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:269 %p_addr = getelementptr i64 %p, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="2752" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:270 %or_ln47 = or i12 %sub_ln43, i12 1

]]></Node>
<StgValue><ssdm name="or_ln47"/></StgValue>
</operation>

<operation id="2753" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:271 %zext_ln47 = zext i12 %or_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="2754" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:272 %p_addr_2 = getelementptr i64 %p, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="p_addr_2"/></StgValue>
</operation>

<operation id="2755" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:445 %q_addr_2 = getelementptr i64 %q, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="q_addr_2"/></StgValue>
</operation>

<operation id="2756" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:505 %store_ln43 = store i64 0, i12 %p_addr

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="2757" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:512 %zext_ln48_68 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_68"/></StgValue>
</operation>

<operation id="2758" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:536 %add_ln48_62 = add i10 %zext_ln48_68, i10 480

]]></Node>
<StgValue><ssdm name="add_ln48_62"/></StgValue>
</operation>

<operation id="2759" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:537 %zext_ln48_77 = zext i10 %add_ln48_62

]]></Node>
<StgValue><ssdm name="zext_ln48_77"/></StgValue>
</operation>

<operation id="2760" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:538 %u_addr_23 = getelementptr i64 %u, i64 0, i64 %zext_ln48_77

]]></Node>
<StgValue><ssdm name="u_addr_23"/></StgValue>
</operation>

<operation id="2761" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:733 %add_ln48_116 = add i8 %zext_ln48_130, i8 164

]]></Node>
<StgValue><ssdm name="add_ln48_116"/></StgValue>
</operation>

<operation id="2762" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:734 %sext_ln48_40 = sext i8 %add_ln48_116

]]></Node>
<StgValue><ssdm name="sext_ln48_40"/></StgValue>
</operation>

<operation id="2763" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:735 %zext_ln48_140 = zext i9 %sext_ln48_40

]]></Node>
<StgValue><ssdm name="zext_ln48_140"/></StgValue>
</operation>

<operation id="2764" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:736 %u_addr_22 = getelementptr i64 %u, i64 0, i64 %zext_ln48_140

]]></Node>
<StgValue><ssdm name="u_addr_22"/></StgValue>
</operation>

<operation id="2765" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:909 %store_ln47 = store i64 4602629055640852763, i12 %p_addr_2

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2766" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:916 %add1 = dadd i64 %mul1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2767" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:932 %add1_1 = dadd i64 %mul1_1, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="2768" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:949 %add1_2 = dadd i64 %mul1_2, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2769" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:952 %mul3_2 = dmul i64 %bitcast_ln48_62, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_2"/></StgValue>
</operation>

<operation id="2770" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:962 %mul1_3 = dmul i64 %bitcast_ln48_39, i64 45

]]></Node>
<StgValue><ssdm name="mul1_3"/></StgValue>
</operation>

<operation id="2771" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:965 %mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="2772" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:969 %mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="2773" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:979 %mul1_4 = dmul i64 %bitcast_ln48_4, i64 45

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="2774" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:982 %mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="2775" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:986 %mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="2776" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:996 %mul1_5 = dmul i64 %bitcast_ln48_5, i64 45

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="2777" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:998 %bitcast_ln48_70 = bitcast i64 %u_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln48_70"/></StgValue>
</operation>

<operation id="2778" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:999 %mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="2779" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1002 %bitcast_ln48_71 = bitcast i64 %u_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln48_71"/></StgValue>
</operation>

<operation id="2780" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1003 %mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="2781" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1011 %u_load_6 = load i12 %u_addr_20

]]></Node>
<StgValue><ssdm name="u_load_6"/></StgValue>
</operation>

<operation id="2782" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1014 %u_load_67 = load i12 %u_addr_21

]]></Node>
<StgValue><ssdm name="u_load_67"/></StgValue>
</operation>

<operation id="2783" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1018 %u_load_68 = load i12 %u_addr_22

]]></Node>
<StgValue><ssdm name="u_load_68"/></StgValue>
</operation>

<operation id="2784" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1028 %u_load_7 = load i12 %u_addr_23

]]></Node>
<StgValue><ssdm name="u_load_7"/></StgValue>
</operation>

<operation id="2785" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2144 %p_load_8 = load i12 %p_addr_4

]]></Node>
<StgValue><ssdm name="p_load_8"/></StgValue>
</operation>

<operation id="2786" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2152 %p_load_9 = load i12 %p_addr_3

]]></Node>
<StgValue><ssdm name="p_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="2787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:5 %zext_ln48_4 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48_4"/></StgValue>
</operation>

<operation id="2788" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:29 %add_ln48_7 = add i10 %zext_ln48_4, i10 480

]]></Node>
<StgValue><ssdm name="add_ln48_7"/></StgValue>
</operation>

<operation id="2789" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:30 %zext_ln48_13 = zext i10 %add_ln48_7

]]></Node>
<StgValue><ssdm name="zext_ln48_13"/></StgValue>
</operation>

<operation id="2790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:31 %u_addr_24 = getelementptr i64 %u, i64 0, i64 %zext_ln48_13

]]></Node>
<StgValue><ssdm name="u_addr_24"/></StgValue>
</operation>

<operation id="2791" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:303 %add_ln47_8 = add i12 %sub_ln43, i12 12

]]></Node>
<StgValue><ssdm name="add_ln47_8"/></StgValue>
</operation>

<operation id="2792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:304 %zext_ln47_11 = zext i12 %add_ln47_8

]]></Node>
<StgValue><ssdm name="zext_ln47_11"/></StgValue>
</operation>

<operation id="2793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:305 %p_addr_13 = getelementptr i64 %p, i64 0, i64 %zext_ln47_11

]]></Node>
<StgValue><ssdm name="p_addr_13"/></StgValue>
</operation>

<operation id="2794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:713 %zext_ln48_132 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_132"/></StgValue>
</operation>

<operation id="2795" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:737 %add_ln48_117 = add i10 %zext_ln48_132, i10 480

]]></Node>
<StgValue><ssdm name="add_ln48_117"/></StgValue>
</operation>

<operation id="2796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:738 %zext_ln48_141 = zext i10 %add_ln48_117

]]></Node>
<StgValue><ssdm name="zext_ln48_141"/></StgValue>
</operation>

<operation id="2797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:739 %u_addr_25 = getelementptr i64 %u, i64 0, i64 %zext_ln48_141

]]></Node>
<StgValue><ssdm name="u_addr_25"/></StgValue>
</operation>

<operation id="2798" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:916 %add1 = dadd i64 %mul1, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="2799" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:932 %add1_1 = dadd i64 %mul1_1, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="2800" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:949 %add1_2 = dadd i64 %mul1_2, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2801" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:965 %mul2_3 = dmul i64 %bitcast_ln48_64, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_3"/></StgValue>
</operation>

<operation id="2802" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:969 %mul3_3 = dmul i64 %bitcast_ln48_65, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_3"/></StgValue>
</operation>

<operation id="2803" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:979 %mul1_4 = dmul i64 %bitcast_ln48_4, i64 45

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="2804" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:982 %mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="2805" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:986 %mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="2806" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:996 %mul1_5 = dmul i64 %bitcast_ln48_5, i64 45

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="2807" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:999 %mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="2808" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1003 %mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="2809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1012 %bitcast_ln48_6 = bitcast i64 %u_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln48_6"/></StgValue>
</operation>

<operation id="2810" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1013 %mul1_6 = dmul i64 %bitcast_ln48_6, i64 45

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="2811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1015 %bitcast_ln48_73 = bitcast i64 %u_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln48_73"/></StgValue>
</operation>

<operation id="2812" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1016 %mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="2813" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1018 %u_load_68 = load i12 %u_addr_22

]]></Node>
<StgValue><ssdm name="u_load_68"/></StgValue>
</operation>

<operation id="2814" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1028 %u_load_7 = load i12 %u_addr_23

]]></Node>
<StgValue><ssdm name="u_load_7"/></StgValue>
</operation>

<operation id="2815" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1031 %u_load_69 = load i12 %u_addr_24

]]></Node>
<StgValue><ssdm name="u_load_69"/></StgValue>
</operation>

<operation id="2816" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1035 %u_load_70 = load i12 %u_addr_25

]]></Node>
<StgValue><ssdm name="u_load_70"/></StgValue>
</operation>

<operation id="2817" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1095 %store_ln47 = store i64 4606150353808066114, i12 %p_addr_13

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2818" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2160 %p_load_10 = load i12 %p_addr_2

]]></Node>
<StgValue><ssdm name="p_load_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="2819" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:32 %add_ln48_8 = add i10 %zext_ln48_4, i10 540

]]></Node>
<StgValue><ssdm name="add_ln48_8"/></StgValue>
</operation>

<operation id="2820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:33 %zext_ln48_14 = zext i10 %add_ln48_8

]]></Node>
<StgValue><ssdm name="zext_ln48_14"/></StgValue>
</operation>

<operation id="2821" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:34 %u_addr_27 = getelementptr i64 %u, i64 0, i64 %zext_ln48_14

]]></Node>
<StgValue><ssdm name="u_addr_27"/></StgValue>
</operation>

<operation id="2822" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:306 %add_ln47_9 = add i12 %sub_ln43, i12 13

]]></Node>
<StgValue><ssdm name="add_ln47_9"/></StgValue>
</operation>

<operation id="2823" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:307 %zext_ln47_12 = zext i12 %add_ln47_9

]]></Node>
<StgValue><ssdm name="zext_ln47_12"/></StgValue>
</operation>

<operation id="2824" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:308 %p_addr_14 = getelementptr i64 %p, i64 0, i64 %zext_ln47_12

]]></Node>
<StgValue><ssdm name="p_addr_14"/></StgValue>
</operation>

<operation id="2825" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:309 %add_ln47_10 = add i12 %sub_ln43, i12 14

]]></Node>
<StgValue><ssdm name="add_ln47_10"/></StgValue>
</operation>

<operation id="2826" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:310 %zext_ln47_13 = zext i12 %add_ln47_10

]]></Node>
<StgValue><ssdm name="zext_ln47_13"/></StgValue>
</operation>

<operation id="2827" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:311 %p_addr_15 = getelementptr i64 %p, i64 0, i64 %zext_ln47_13

]]></Node>
<StgValue><ssdm name="p_addr_15"/></StgValue>
</operation>

<operation id="2828" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:539 %add_ln48_63 = add i10 %zext_ln48_68, i10 540

]]></Node>
<StgValue><ssdm name="add_ln48_63"/></StgValue>
</operation>

<operation id="2829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:540 %zext_ln48_78 = zext i10 %add_ln48_63

]]></Node>
<StgValue><ssdm name="zext_ln48_78"/></StgValue>
</operation>

<operation id="2830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:541 %u_addr_26 = getelementptr i64 %u, i64 0, i64 %zext_ln48_78

]]></Node>
<StgValue><ssdm name="u_addr_26"/></StgValue>
</operation>

<operation id="2831" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:920 %sub = dsub i64 %add1, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="2832" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:932 %add1_1 = dadd i64 %mul1_1, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="2833" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:949 %add1_2 = dadd i64 %mul1_2, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2834" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:966 %add1_3 = dadd i64 %mul1_3, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="2835" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:979 %mul1_4 = dmul i64 %bitcast_ln48_4, i64 45

]]></Node>
<StgValue><ssdm name="mul1_4"/></StgValue>
</operation>

<operation id="2836" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:982 %mul2_4 = dmul i64 %bitcast_ln48_67, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_4"/></StgValue>
</operation>

<operation id="2837" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:986 %mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="2838" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:996 %mul1_5 = dmul i64 %bitcast_ln48_5, i64 45

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="2839" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:999 %mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="2840" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1003 %mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="2841" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1013 %mul1_6 = dmul i64 %bitcast_ln48_6, i64 45

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="2842" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1016 %mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="2843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1019 %bitcast_ln48_74 = bitcast i64 %u_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln48_74"/></StgValue>
</operation>

<operation id="2844" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1020 %mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="2845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1029 %bitcast_ln48_7 = bitcast i64 %u_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln48_7"/></StgValue>
</operation>

<operation id="2846" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1030 %mul1_7 = dmul i64 %bitcast_ln48_7, i64 45

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="2847" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1031 %u_load_69 = load i12 %u_addr_24

]]></Node>
<StgValue><ssdm name="u_load_69"/></StgValue>
</operation>

<operation id="2848" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1035 %u_load_70 = load i12 %u_addr_25

]]></Node>
<StgValue><ssdm name="u_load_70"/></StgValue>
</operation>

<operation id="2849" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1045 %u_load_8 = load i12 %u_addr_26

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="2850" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1048 %u_load_71 = load i12 %u_addr_27

]]></Node>
<StgValue><ssdm name="u_load_71"/></StgValue>
</operation>

<operation id="2851" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1112 %store_ln47 = store i64 4606176687540342334, i12 %p_addr_14

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2852" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1129 %store_ln47 = store i64 4606197522930147475, i12 %p_addr_15

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2853" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2160 %p_load_10 = load i12 %p_addr_2

]]></Node>
<StgValue><ssdm name="p_load_10"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="2854" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:312 %add_ln47_11 = add i12 %sub_ln43, i12 15

]]></Node>
<StgValue><ssdm name="add_ln47_11"/></StgValue>
</operation>

<operation id="2855" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:313 %zext_ln47_14 = zext i12 %add_ln47_11

]]></Node>
<StgValue><ssdm name="zext_ln47_14"/></StgValue>
</operation>

<operation id="2856" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:314 %p_addr_16 = getelementptr i64 %p, i64 0, i64 %zext_ln47_14

]]></Node>
<StgValue><ssdm name="p_addr_16"/></StgValue>
</operation>

<operation id="2857" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:315 %add_ln47_12 = add i12 %sub_ln43, i12 16

]]></Node>
<StgValue><ssdm name="add_ln47_12"/></StgValue>
</operation>

<operation id="2858" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:316 %zext_ln47_15 = zext i12 %add_ln47_12

]]></Node>
<StgValue><ssdm name="zext_ln47_15"/></StgValue>
</operation>

<operation id="2859" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:317 %p_addr_17 = getelementptr i64 %p, i64 0, i64 %zext_ln47_15

]]></Node>
<StgValue><ssdm name="p_addr_17"/></StgValue>
</operation>

<operation id="2860" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:542 %add_ln48_64 = add i10 %zext_ln48_68, i10 600

]]></Node>
<StgValue><ssdm name="add_ln48_64"/></StgValue>
</operation>

<operation id="2861" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:543 %zext_ln48_79 = zext i10 %add_ln48_64

]]></Node>
<StgValue><ssdm name="zext_ln48_79"/></StgValue>
</operation>

<operation id="2862" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:544 %u_addr_29 = getelementptr i64 %u, i64 0, i64 %zext_ln48_79

]]></Node>
<StgValue><ssdm name="u_addr_29"/></StgValue>
</operation>

<operation id="2863" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:740 %add_ln48_118 = add i10 %zext_ln48_132, i10 540

]]></Node>
<StgValue><ssdm name="add_ln48_118"/></StgValue>
</operation>

<operation id="2864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:741 %zext_ln48_142 = zext i10 %add_ln48_118

]]></Node>
<StgValue><ssdm name="zext_ln48_142"/></StgValue>
</operation>

<operation id="2865" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:742 %u_addr_28 = getelementptr i64 %u, i64 0, i64 %zext_ln48_142

]]></Node>
<StgValue><ssdm name="u_addr_28"/></StgValue>
</operation>

<operation id="2866" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:920 %sub = dsub i64 %add1, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="2867" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:932 %add1_1 = dadd i64 %mul1_1, i64 %mul2_1

]]></Node>
<StgValue><ssdm name="add1_1"/></StgValue>
</operation>

<operation id="2868" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:949 %add1_2 = dadd i64 %mul1_2, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2869" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:966 %add1_3 = dadd i64 %mul1_3, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="2870" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:983 %add1_4 = dadd i64 %mul1_4, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="2871" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:986 %mul3_4 = dmul i64 %bitcast_ln48_68, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_4"/></StgValue>
</operation>

<operation id="2872" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:996 %mul1_5 = dmul i64 %bitcast_ln48_5, i64 45

]]></Node>
<StgValue><ssdm name="mul1_5"/></StgValue>
</operation>

<operation id="2873" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:999 %mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="2874" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1003 %mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="2875" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1013 %mul1_6 = dmul i64 %bitcast_ln48_6, i64 45

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="2876" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1016 %mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="2877" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1020 %mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="2878" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1030 %mul1_7 = dmul i64 %bitcast_ln48_7, i64 45

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="2879" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1032 %bitcast_ln48_76 = bitcast i64 %u_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln48_76"/></StgValue>
</operation>

<operation id="2880" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1033 %mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="2881" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1036 %bitcast_ln48_77 = bitcast i64 %u_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln48_77"/></StgValue>
</operation>

<operation id="2882" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1037 %mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="2883" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1045 %u_load_8 = load i12 %u_addr_26

]]></Node>
<StgValue><ssdm name="u_load_8"/></StgValue>
</operation>

<operation id="2884" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1048 %u_load_71 = load i12 %u_addr_27

]]></Node>
<StgValue><ssdm name="u_load_71"/></StgValue>
</operation>

<operation id="2885" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1052 %u_load_72 = load i12 %u_addr_28

]]></Node>
<StgValue><ssdm name="u_load_72"/></StgValue>
</operation>

<operation id="2886" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1062 %u_load_9 = load i12 %u_addr_29

]]></Node>
<StgValue><ssdm name="u_load_9"/></StgValue>
</operation>

<operation id="2887" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1146 %store_ln47 = store i64 4606214085050427019, i12 %p_addr_16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2888" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1163 %store_ln47 = store i64 4606227299200023632, i12 %p_addr_17

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="2889" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:35 %add_ln48_9 = add i10 %zext_ln48_4, i10 600

]]></Node>
<StgValue><ssdm name="add_ln48_9"/></StgValue>
</operation>

<operation id="2890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:36 %zext_ln48_15 = zext i10 %add_ln48_9

]]></Node>
<StgValue><ssdm name="zext_ln48_15"/></StgValue>
</operation>

<operation id="2891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:37 %u_addr_30 = getelementptr i64 %u, i64 0, i64 %zext_ln48_15

]]></Node>
<StgValue><ssdm name="u_addr_30"/></StgValue>
</operation>

<operation id="2892" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:318 %add_ln47_13 = add i12 %sub_ln43, i12 17

]]></Node>
<StgValue><ssdm name="add_ln47_13"/></StgValue>
</operation>

<operation id="2893" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:319 %zext_ln47_16 = zext i12 %add_ln47_13

]]></Node>
<StgValue><ssdm name="zext_ln47_16"/></StgValue>
</operation>

<operation id="2894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:320 %p_addr_18 = getelementptr i64 %p, i64 0, i64 %zext_ln47_16

]]></Node>
<StgValue><ssdm name="p_addr_18"/></StgValue>
</operation>

<operation id="2895" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:321 %add_ln47_14 = add i12 %sub_ln43, i12 18

]]></Node>
<StgValue><ssdm name="add_ln47_14"/></StgValue>
</operation>

<operation id="2896" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:322 %zext_ln47_17 = zext i12 %add_ln47_14

]]></Node>
<StgValue><ssdm name="zext_ln47_17"/></StgValue>
</operation>

<operation id="2897" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:323 %p_addr_19 = getelementptr i64 %p, i64 0, i64 %zext_ln47_17

]]></Node>
<StgValue><ssdm name="p_addr_19"/></StgValue>
</operation>

<operation id="2898" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:743 %add_ln48_119 = add i10 %zext_ln48_132, i10 600

]]></Node>
<StgValue><ssdm name="add_ln48_119"/></StgValue>
</operation>

<operation id="2899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:744 %zext_ln48_143 = zext i10 %add_ln48_119

]]></Node>
<StgValue><ssdm name="zext_ln48_143"/></StgValue>
</operation>

<operation id="2900" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:745 %u_addr_31 = getelementptr i64 %u, i64 0, i64 %zext_ln48_143

]]></Node>
<StgValue><ssdm name="u_addr_31"/></StgValue>
</operation>

<operation id="2901" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:920 %sub = dsub i64 %add1, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="2902" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:936 %sub_1 = dsub i64 %add1_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="2903" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:949 %add1_2 = dadd i64 %mul1_2, i64 %mul2_2

]]></Node>
<StgValue><ssdm name="add1_2"/></StgValue>
</operation>

<operation id="2904" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:966 %add1_3 = dadd i64 %mul1_3, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="2905" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:983 %add1_4 = dadd i64 %mul1_4, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="2906" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:999 %mul2_5 = dmul i64 %bitcast_ln48_70, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_5"/></StgValue>
</operation>

<operation id="2907" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1003 %mul3_5 = dmul i64 %bitcast_ln48_71, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_5"/></StgValue>
</operation>

<operation id="2908" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1013 %mul1_6 = dmul i64 %bitcast_ln48_6, i64 45

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="2909" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1016 %mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="2910" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1020 %mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="2911" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1030 %mul1_7 = dmul i64 %bitcast_ln48_7, i64 45

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="2912" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1033 %mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="2913" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1037 %mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="2914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1046 %bitcast_ln48_8 = bitcast i64 %u_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln48_8"/></StgValue>
</operation>

<operation id="2915" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1047 %mul1_8 = dmul i64 %bitcast_ln48_8, i64 45

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="2916" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1049 %bitcast_ln48_79 = bitcast i64 %u_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln48_79"/></StgValue>
</operation>

<operation id="2917" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1050 %mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="2918" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1052 %u_load_72 = load i12 %u_addr_28

]]></Node>
<StgValue><ssdm name="u_load_72"/></StgValue>
</operation>

<operation id="2919" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1062 %u_load_9 = load i12 %u_addr_29

]]></Node>
<StgValue><ssdm name="u_load_9"/></StgValue>
</operation>

<operation id="2920" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1065 %u_load_73 = load i12 %u_addr_30

]]></Node>
<StgValue><ssdm name="u_load_73"/></StgValue>
</operation>

<operation id="2921" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1069 %u_load_74 = load i12 %u_addr_31

]]></Node>
<StgValue><ssdm name="u_load_74"/></StgValue>
</operation>

<operation id="2922" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1180 %store_ln47 = store i64 4606237873357015944, i12 %p_addr_18

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2923" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1197 %store_ln47 = store i64 4606246354977996599, i12 %p_addr_19

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="2924" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:38 %add_ln48_10 = add i10 %zext_ln48_4, i10 660

]]></Node>
<StgValue><ssdm name="add_ln48_10"/></StgValue>
</operation>

<operation id="2925" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:39 %zext_ln48_16 = zext i10 %add_ln48_10

]]></Node>
<StgValue><ssdm name="zext_ln48_16"/></StgValue>
</operation>

<operation id="2926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:40 %u_addr_33 = getelementptr i64 %u, i64 0, i64 %zext_ln48_16

]]></Node>
<StgValue><ssdm name="u_addr_33"/></StgValue>
</operation>

<operation id="2927" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:324 %add_ln47_15 = add i12 %sub_ln43, i12 19

]]></Node>
<StgValue><ssdm name="add_ln47_15"/></StgValue>
</operation>

<operation id="2928" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:325 %zext_ln47_18 = zext i12 %add_ln47_15

]]></Node>
<StgValue><ssdm name="zext_ln47_18"/></StgValue>
</operation>

<operation id="2929" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:326 %p_addr_20 = getelementptr i64 %p, i64 0, i64 %zext_ln47_18

]]></Node>
<StgValue><ssdm name="p_addr_20"/></StgValue>
</operation>

<operation id="2930" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:327 %add_ln47_16 = add i12 %sub_ln43, i12 20

]]></Node>
<StgValue><ssdm name="add_ln47_16"/></StgValue>
</operation>

<operation id="2931" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:328 %zext_ln47_19 = zext i12 %add_ln47_16

]]></Node>
<StgValue><ssdm name="zext_ln47_19"/></StgValue>
</operation>

<operation id="2932" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:329 %p_addr_21 = getelementptr i64 %p, i64 0, i64 %zext_ln47_19

]]></Node>
<StgValue><ssdm name="p_addr_21"/></StgValue>
</operation>

<operation id="2933" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:545 %add_ln48_65 = add i10 %zext_ln48_68, i10 660

]]></Node>
<StgValue><ssdm name="add_ln48_65"/></StgValue>
</operation>

<operation id="2934" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:546 %zext_ln48_80 = zext i10 %add_ln48_65

]]></Node>
<StgValue><ssdm name="zext_ln48_80"/></StgValue>
</operation>

<operation id="2935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:547 %u_addr_32 = getelementptr i64 %u, i64 0, i64 %zext_ln48_80

]]></Node>
<StgValue><ssdm name="u_addr_32"/></StgValue>
</operation>

<operation id="2936" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:920 %sub = dsub i64 %add1, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="2937" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:936 %sub_1 = dsub i64 %add1_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="2938" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:953 %sub_2 = dsub i64 %add1_2, i64 %mul3_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="2939" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:966 %add1_3 = dadd i64 %mul1_3, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="2940" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:983 %add1_4 = dadd i64 %mul1_4, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="2941" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1000 %add1_5 = dadd i64 %mul1_5, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="2942" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1013 %mul1_6 = dmul i64 %bitcast_ln48_6, i64 45

]]></Node>
<StgValue><ssdm name="mul1_6"/></StgValue>
</operation>

<operation id="2943" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1016 %mul2_6 = dmul i64 %bitcast_ln48_73, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_6"/></StgValue>
</operation>

<operation id="2944" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1020 %mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="2945" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1030 %mul1_7 = dmul i64 %bitcast_ln48_7, i64 45

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="2946" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1033 %mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="2947" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1037 %mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="2948" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1047 %mul1_8 = dmul i64 %bitcast_ln48_8, i64 45

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="2949" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1050 %mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="2950" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1053 %bitcast_ln48_80 = bitcast i64 %u_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln48_80"/></StgValue>
</operation>

<operation id="2951" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1054 %mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="2952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1063 %bitcast_ln48_9 = bitcast i64 %u_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln48_9"/></StgValue>
</operation>

<operation id="2953" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1064 %mul1_9 = dmul i64 %bitcast_ln48_9, i64 45

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="2954" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1065 %u_load_73 = load i12 %u_addr_30

]]></Node>
<StgValue><ssdm name="u_load_73"/></StgValue>
</operation>

<operation id="2955" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1069 %u_load_74 = load i12 %u_addr_31

]]></Node>
<StgValue><ssdm name="u_load_74"/></StgValue>
</operation>

<operation id="2956" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1079 %u_load_10 = load i12 %u_addr_32

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>

<operation id="2957" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1082 %u_load_75 = load i12 %u_addr_33

]]></Node>
<StgValue><ssdm name="u_load_75"/></StgValue>
</operation>

<operation id="2958" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1214 %store_ln47 = store i64 4606253171066141462, i12 %p_addr_20

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2959" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1231 %store_ln47 = store i64 4606258657030529742, i12 %p_addr_21

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="2960" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:330 %add_ln47_17 = add i12 %sub_ln43, i12 21

]]></Node>
<StgValue><ssdm name="add_ln47_17"/></StgValue>
</operation>

<operation id="2961" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:331 %zext_ln47_20 = zext i12 %add_ln47_17

]]></Node>
<StgValue><ssdm name="zext_ln47_20"/></StgValue>
</operation>

<operation id="2962" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:332 %p_addr_22 = getelementptr i64 %p, i64 0, i64 %zext_ln47_20

]]></Node>
<StgValue><ssdm name="p_addr_22"/></StgValue>
</operation>

<operation id="2963" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:333 %add_ln47_18 = add i12 %sub_ln43, i12 22

]]></Node>
<StgValue><ssdm name="add_ln47_18"/></StgValue>
</operation>

<operation id="2964" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:334 %zext_ln47_21 = zext i12 %add_ln47_18

]]></Node>
<StgValue><ssdm name="zext_ln47_21"/></StgValue>
</operation>

<operation id="2965" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:335 %p_addr_23 = getelementptr i64 %p, i64 0, i64 %zext_ln47_21

]]></Node>
<StgValue><ssdm name="p_addr_23"/></StgValue>
</operation>

<operation id="2966" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:548 %add_ln48_66 = add i10 %zext_ln48_68, i10 720

]]></Node>
<StgValue><ssdm name="add_ln48_66"/></StgValue>
</operation>

<operation id="2967" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:549 %zext_ln48_81 = zext i10 %add_ln48_66

]]></Node>
<StgValue><ssdm name="zext_ln48_81"/></StgValue>
</operation>

<operation id="2968" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:550 %u_addr_35 = getelementptr i64 %u, i64 0, i64 %zext_ln48_81

]]></Node>
<StgValue><ssdm name="u_addr_35"/></StgValue>
</operation>

<operation id="2969" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:746 %add_ln48_120 = add i10 %zext_ln48_132, i10 660

]]></Node>
<StgValue><ssdm name="add_ln48_120"/></StgValue>
</operation>

<operation id="2970" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:747 %zext_ln48_144 = zext i10 %add_ln48_120

]]></Node>
<StgValue><ssdm name="zext_ln48_144"/></StgValue>
</operation>

<operation id="2971" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:748 %u_addr_34 = getelementptr i64 %u, i64 0, i64 %zext_ln48_144

]]></Node>
<StgValue><ssdm name="u_addr_34"/></StgValue>
</operation>

<operation id="2972" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:920 %sub = dsub i64 %add1, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="2973" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:936 %sub_1 = dsub i64 %add1_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="2974" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:953 %sub_2 = dsub i64 %add1_2, i64 %mul3_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="2975" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:966 %add1_3 = dadd i64 %mul1_3, i64 %mul2_3

]]></Node>
<StgValue><ssdm name="add1_3"/></StgValue>
</operation>

<operation id="2976" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:983 %add1_4 = dadd i64 %mul1_4, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="2977" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1000 %add1_5 = dadd i64 %mul1_5, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="2978" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1017 %add1_6 = dadd i64 %mul1_6, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="2979" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1020 %mul3_6 = dmul i64 %bitcast_ln48_74, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_6"/></StgValue>
</operation>

<operation id="2980" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1030 %mul1_7 = dmul i64 %bitcast_ln48_7, i64 45

]]></Node>
<StgValue><ssdm name="mul1_7"/></StgValue>
</operation>

<operation id="2981" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1033 %mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="2982" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1037 %mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="2983" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1047 %mul1_8 = dmul i64 %bitcast_ln48_8, i64 45

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="2984" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1050 %mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="2985" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1054 %mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="2986" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1064 %mul1_9 = dmul i64 %bitcast_ln48_9, i64 45

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="2987" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1066 %bitcast_ln48_82 = bitcast i64 %u_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln48_82"/></StgValue>
</operation>

<operation id="2988" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1067 %mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="2989" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1070 %bitcast_ln48_83 = bitcast i64 %u_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln48_83"/></StgValue>
</operation>

<operation id="2990" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1071 %mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="2991" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1079 %u_load_10 = load i12 %u_addr_32

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>

<operation id="2992" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1082 %u_load_75 = load i12 %u_addr_33

]]></Node>
<StgValue><ssdm name="u_load_75"/></StgValue>
</operation>

<operation id="2993" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1086 %u_load_76 = load i12 %u_addr_34

]]></Node>
<StgValue><ssdm name="u_load_76"/></StgValue>
</operation>

<operation id="2994" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1096 %u_load_11 = load i12 %u_addr_35

]]></Node>
<StgValue><ssdm name="u_load_11"/></StgValue>
</operation>

<operation id="2995" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1248 %store_ln47 = store i64 4606263077852865977, i12 %p_addr_22

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="2996" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1265 %store_ln47 = store i64 4606266643858555639, i12 %p_addr_23

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="2997" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:41 %add_ln48_11 = add i10 %zext_ln48_4, i10 720

]]></Node>
<StgValue><ssdm name="add_ln48_11"/></StgValue>
</operation>

<operation id="2998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:42 %zext_ln48_17 = zext i10 %add_ln48_11

]]></Node>
<StgValue><ssdm name="zext_ln48_17"/></StgValue>
</operation>

<operation id="2999" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:43 %u_addr_36 = getelementptr i64 %u, i64 0, i64 %zext_ln48_17

]]></Node>
<StgValue><ssdm name="u_addr_36"/></StgValue>
</operation>

<operation id="3000" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:336 %add_ln47_19 = add i12 %sub_ln43, i12 23

]]></Node>
<StgValue><ssdm name="add_ln47_19"/></StgValue>
</operation>

<operation id="3001" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:337 %zext_ln47_22 = zext i12 %add_ln47_19

]]></Node>
<StgValue><ssdm name="zext_ln47_22"/></StgValue>
</operation>

<operation id="3002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:338 %p_addr_24 = getelementptr i64 %p, i64 0, i64 %zext_ln47_22

]]></Node>
<StgValue><ssdm name="p_addr_24"/></StgValue>
</operation>

<operation id="3003" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:339 %add_ln47_20 = add i12 %sub_ln43, i12 24

]]></Node>
<StgValue><ssdm name="add_ln47_20"/></StgValue>
</operation>

<operation id="3004" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:340 %zext_ln47_23 = zext i12 %add_ln47_20

]]></Node>
<StgValue><ssdm name="zext_ln47_23"/></StgValue>
</operation>

<operation id="3005" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:341 %p_addr_25 = getelementptr i64 %p, i64 0, i64 %zext_ln47_23

]]></Node>
<StgValue><ssdm name="p_addr_25"/></StgValue>
</operation>

<operation id="3006" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:749 %add_ln48_121 = add i10 %zext_ln48_132, i10 720

]]></Node>
<StgValue><ssdm name="add_ln48_121"/></StgValue>
</operation>

<operation id="3007" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:750 %zext_ln48_145 = zext i10 %add_ln48_121

]]></Node>
<StgValue><ssdm name="zext_ln48_145"/></StgValue>
</operation>

<operation id="3008" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:751 %u_addr_37 = getelementptr i64 %u, i64 0, i64 %zext_ln48_145

]]></Node>
<StgValue><ssdm name="u_addr_37"/></StgValue>
</operation>

<operation id="3009" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:921 %sub1 = dadd i64 %sub, i64 90

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="3010" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:936 %sub_1 = dsub i64 %add1_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="3011" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:953 %sub_2 = dsub i64 %add1_2, i64 %mul3_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="3012" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:970 %sub_3 = dsub i64 %add1_3, i64 %mul3_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="3013" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:983 %add1_4 = dadd i64 %mul1_4, i64 %mul2_4

]]></Node>
<StgValue><ssdm name="add1_4"/></StgValue>
</operation>

<operation id="3014" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1000 %add1_5 = dadd i64 %mul1_5, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="3015" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1017 %add1_6 = dadd i64 %mul1_6, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="3016" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1033 %mul2_7 = dmul i64 %bitcast_ln48_76, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_7"/></StgValue>
</operation>

<operation id="3017" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1037 %mul3_7 = dmul i64 %bitcast_ln48_77, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_7"/></StgValue>
</operation>

<operation id="3018" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1047 %mul1_8 = dmul i64 %bitcast_ln48_8, i64 45

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="3019" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1050 %mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="3020" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1054 %mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="3021" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1064 %mul1_9 = dmul i64 %bitcast_ln48_9, i64 45

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="3022" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1067 %mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="3023" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1071 %mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="3024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1080 %bitcast_ln48_10 = bitcast i64 %u_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln48_10"/></StgValue>
</operation>

<operation id="3025" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1081 %mul1_s = dmul i64 %bitcast_ln48_10, i64 45

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="3026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1083 %bitcast_ln48_85 = bitcast i64 %u_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln48_85"/></StgValue>
</operation>

<operation id="3027" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1084 %mul2_s = dmul i64 %bitcast_ln48_85, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="3028" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1086 %u_load_76 = load i12 %u_addr_34

]]></Node>
<StgValue><ssdm name="u_load_76"/></StgValue>
</operation>

<operation id="3029" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1096 %u_load_11 = load i12 %u_addr_35

]]></Node>
<StgValue><ssdm name="u_load_11"/></StgValue>
</operation>

<operation id="3030" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1099 %u_load_77 = load i12 %u_addr_36

]]></Node>
<StgValue><ssdm name="u_load_77"/></StgValue>
</operation>

<operation id="3031" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1103 %u_load_78 = load i12 %u_addr_37

]]></Node>
<StgValue><ssdm name="u_load_78"/></StgValue>
</operation>

<operation id="3032" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1282 %store_ln47 = store i64 4606269522628299635, i12 %p_addr_24

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3033" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1299 %store_ln47 = store i64 4606271848100044557, i12 %p_addr_25

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="3034" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:44 %add_ln48_12 = add i9 %zext_ln48_3, i9 268

]]></Node>
<StgValue><ssdm name="add_ln48_12"/></StgValue>
</operation>

<operation id="3035" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:45 %sext_ln48_1 = sext i9 %add_ln48_12

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="3036" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:46 %zext_ln48_18 = zext i10 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48_18"/></StgValue>
</operation>

<operation id="3037" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:47 %u_addr_39 = getelementptr i64 %u, i64 0, i64 %zext_ln48_18

]]></Node>
<StgValue><ssdm name="u_addr_39"/></StgValue>
</operation>

<operation id="3038" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:342 %add_ln47_21 = add i12 %sub_ln43, i12 25

]]></Node>
<StgValue><ssdm name="add_ln47_21"/></StgValue>
</operation>

<operation id="3039" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:343 %zext_ln47_24 = zext i12 %add_ln47_21

]]></Node>
<StgValue><ssdm name="zext_ln47_24"/></StgValue>
</operation>

<operation id="3040" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:344 %p_addr_26 = getelementptr i64 %p, i64 0, i64 %zext_ln47_24

]]></Node>
<StgValue><ssdm name="p_addr_26"/></StgValue>
</operation>

<operation id="3041" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:345 %add_ln47_22 = add i12 %sub_ln43, i12 26

]]></Node>
<StgValue><ssdm name="add_ln47_22"/></StgValue>
</operation>

<operation id="3042" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:346 %zext_ln47_25 = zext i12 %add_ln47_22

]]></Node>
<StgValue><ssdm name="zext_ln47_25"/></StgValue>
</operation>

<operation id="3043" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:347 %p_addr_27 = getelementptr i64 %p, i64 0, i64 %zext_ln47_25

]]></Node>
<StgValue><ssdm name="p_addr_27"/></StgValue>
</operation>

<operation id="3044" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:551 %add_ln48_67 = add i9 %zext_ln48_67, i9 268

]]></Node>
<StgValue><ssdm name="add_ln48_67"/></StgValue>
</operation>

<operation id="3045" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:552 %sext_ln48_21 = sext i9 %add_ln48_67

]]></Node>
<StgValue><ssdm name="sext_ln48_21"/></StgValue>
</operation>

<operation id="3046" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:553 %zext_ln48_82 = zext i10 %sext_ln48_21

]]></Node>
<StgValue><ssdm name="zext_ln48_82"/></StgValue>
</operation>

<operation id="3047" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:554 %u_addr_38 = getelementptr i64 %u, i64 0, i64 %zext_ln48_82

]]></Node>
<StgValue><ssdm name="u_addr_38"/></StgValue>
</operation>

<operation id="3048" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:921 %sub1 = dadd i64 %sub, i64 90

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="3049" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:936 %sub_1 = dsub i64 %add1_1, i64 %mul3_1

]]></Node>
<StgValue><ssdm name="sub_1"/></StgValue>
</operation>

<operation id="3050" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:953 %sub_2 = dsub i64 %add1_2, i64 %mul3_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="3051" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:970 %sub_3 = dsub i64 %add1_3, i64 %mul3_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="3052" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:987 %sub_4 = dsub i64 %add1_4, i64 %mul3_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="3053" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1000 %add1_5 = dadd i64 %mul1_5, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="3054" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1017 %add1_6 = dadd i64 %mul1_6, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="3055" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1034 %add1_7 = dadd i64 %mul1_7, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="3056" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1047 %mul1_8 = dmul i64 %bitcast_ln48_8, i64 45

]]></Node>
<StgValue><ssdm name="mul1_8"/></StgValue>
</operation>

<operation id="3057" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1050 %mul2_8 = dmul i64 %bitcast_ln48_79, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_8"/></StgValue>
</operation>

<operation id="3058" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1054 %mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="3059" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1064 %mul1_9 = dmul i64 %bitcast_ln48_9, i64 45

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="3060" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1067 %mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="3061" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1071 %mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="3062" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1081 %mul1_s = dmul i64 %bitcast_ln48_10, i64 45

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="3063" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1084 %mul2_s = dmul i64 %bitcast_ln48_85, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="3064" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1087 %bitcast_ln48_86 = bitcast i64 %u_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln48_86"/></StgValue>
</operation>

<operation id="3065" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1088 %mul3_s = dmul i64 %bitcast_ln48_86, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="3066" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1097 %bitcast_ln48_11 = bitcast i64 %u_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln48_11"/></StgValue>
</operation>

<operation id="3067" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1098 %mul1_10 = dmul i64 %bitcast_ln48_11, i64 45

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="3068" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1099 %u_load_77 = load i12 %u_addr_36

]]></Node>
<StgValue><ssdm name="u_load_77"/></StgValue>
</operation>

<operation id="3069" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1103 %u_load_78 = load i12 %u_addr_37

]]></Node>
<StgValue><ssdm name="u_load_78"/></StgValue>
</operation>

<operation id="3070" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1113 %u_load_79 = load i12 %u_addr_38

]]></Node>
<StgValue><ssdm name="u_load_79"/></StgValue>
</operation>

<operation id="3071" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1116 %u_load_80 = load i12 %u_addr_39

]]></Node>
<StgValue><ssdm name="u_load_80"/></StgValue>
</operation>

<operation id="3072" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1316 %store_ln47 = store i64 4606273727593252573, i12 %p_addr_26

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3073" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1333 %store_ln47 = store i64 4606275247275338529, i12 %p_addr_27

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="3074" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:348 %add_ln47_23 = add i12 %sub_ln43, i12 27

]]></Node>
<StgValue><ssdm name="add_ln47_23"/></StgValue>
</operation>

<operation id="3075" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:349 %zext_ln47_26 = zext i12 %add_ln47_23

]]></Node>
<StgValue><ssdm name="zext_ln47_26"/></StgValue>
</operation>

<operation id="3076" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:350 %p_addr_28 = getelementptr i64 %p, i64 0, i64 %zext_ln47_26

]]></Node>
<StgValue><ssdm name="p_addr_28"/></StgValue>
</operation>

<operation id="3077" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:351 %add_ln47_24 = add i12 %sub_ln43, i12 28

]]></Node>
<StgValue><ssdm name="add_ln47_24"/></StgValue>
</operation>

<operation id="3078" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:352 %zext_ln47_27 = zext i12 %add_ln47_24

]]></Node>
<StgValue><ssdm name="zext_ln47_27"/></StgValue>
</operation>

<operation id="3079" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:353 %p_addr_29 = getelementptr i64 %p, i64 0, i64 %zext_ln47_27

]]></Node>
<StgValue><ssdm name="p_addr_29"/></StgValue>
</operation>

<operation id="3080" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:555 %add_ln48_68 = add i9 %zext_ln48_67, i9 328

]]></Node>
<StgValue><ssdm name="add_ln48_68"/></StgValue>
</operation>

<operation id="3081" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:556 %sext_ln48_22 = sext i9 %add_ln48_68

]]></Node>
<StgValue><ssdm name="sext_ln48_22"/></StgValue>
</operation>

<operation id="3082" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:557 %zext_ln48_83 = zext i10 %sext_ln48_22

]]></Node>
<StgValue><ssdm name="zext_ln48_83"/></StgValue>
</operation>

<operation id="3083" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:558 %u_addr_41 = getelementptr i64 %u, i64 0, i64 %zext_ln48_83

]]></Node>
<StgValue><ssdm name="u_addr_41"/></StgValue>
</operation>

<operation id="3084" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:752 %add_ln48_122 = add i9 %zext_ln48_131, i9 268

]]></Node>
<StgValue><ssdm name="add_ln48_122"/></StgValue>
</operation>

<operation id="3085" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:753 %sext_ln48_41 = sext i9 %add_ln48_122

]]></Node>
<StgValue><ssdm name="sext_ln48_41"/></StgValue>
</operation>

<operation id="3086" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:754 %zext_ln48_146 = zext i10 %sext_ln48_41

]]></Node>
<StgValue><ssdm name="zext_ln48_146"/></StgValue>
</operation>

<operation id="3087" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:755 %u_addr_40 = getelementptr i64 %u, i64 0, i64 %zext_ln48_146

]]></Node>
<StgValue><ssdm name="u_addr_40"/></StgValue>
</operation>

<operation id="3088" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:921 %sub1 = dadd i64 %sub, i64 90

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="3089" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:953 %sub_2 = dsub i64 %add1_2, i64 %mul3_2

]]></Node>
<StgValue><ssdm name="sub_2"/></StgValue>
</operation>

<operation id="3090" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:970 %sub_3 = dsub i64 %add1_3, i64 %mul3_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="3091" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:987 %sub_4 = dsub i64 %add1_4, i64 %mul3_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="3092" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1000 %add1_5 = dadd i64 %mul1_5, i64 %mul2_5

]]></Node>
<StgValue><ssdm name="add1_5"/></StgValue>
</operation>

<operation id="3093" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1017 %add1_6 = dadd i64 %mul1_6, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="3094" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1034 %add1_7 = dadd i64 %mul1_7, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="3095" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1051 %add1_8 = dadd i64 %mul1_8, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="3096" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1054 %mul3_8 = dmul i64 %bitcast_ln48_80, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_8"/></StgValue>
</operation>

<operation id="3097" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1064 %mul1_9 = dmul i64 %bitcast_ln48_9, i64 45

]]></Node>
<StgValue><ssdm name="mul1_9"/></StgValue>
</operation>

<operation id="3098" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1067 %mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="3099" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1071 %mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="3100" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1081 %mul1_s = dmul i64 %bitcast_ln48_10, i64 45

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="3101" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1084 %mul2_s = dmul i64 %bitcast_ln48_85, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="3102" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1088 %mul3_s = dmul i64 %bitcast_ln48_86, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="3103" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1098 %mul1_10 = dmul i64 %bitcast_ln48_11, i64 45

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="3104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1100 %bitcast_ln48_88 = bitcast i64 %u_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln48_88"/></StgValue>
</operation>

<operation id="3105" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1101 %mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="3106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1104 %bitcast_ln48_89 = bitcast i64 %u_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln48_89"/></StgValue>
</operation>

<operation id="3107" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1105 %mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="3108" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1113 %u_load_79 = load i12 %u_addr_38

]]></Node>
<StgValue><ssdm name="u_load_79"/></StgValue>
</operation>

<operation id="3109" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1116 %u_load_80 = load i12 %u_addr_39

]]></Node>
<StgValue><ssdm name="u_load_80"/></StgValue>
</operation>

<operation id="3110" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1120 %u_load_81 = load i12 %u_addr_40

]]></Node>
<StgValue><ssdm name="u_load_81"/></StgValue>
</operation>

<operation id="3111" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1130 %u_load_13 = load i12 %u_addr_41

]]></Node>
<StgValue><ssdm name="u_load_13"/></StgValue>
</operation>

<operation id="3112" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1350 %store_ln47 = store i64 4606276476445796144, i12 %p_addr_28

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3113" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1367 %store_ln47 = store i64 4606277470913515803, i12 %p_addr_29

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="3114" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:48 %add_ln48_13 = add i9 %zext_ln48_3, i9 328

]]></Node>
<StgValue><ssdm name="add_ln48_13"/></StgValue>
</operation>

<operation id="3115" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:49 %sext_ln48_2 = sext i9 %add_ln48_13

]]></Node>
<StgValue><ssdm name="sext_ln48_2"/></StgValue>
</operation>

<operation id="3116" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:50 %zext_ln48_19 = zext i10 %sext_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln48_19"/></StgValue>
</operation>

<operation id="3117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:51 %u_addr_42 = getelementptr i64 %u, i64 0, i64 %zext_ln48_19

]]></Node>
<StgValue><ssdm name="u_addr_42"/></StgValue>
</operation>

<operation id="3118" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:354 %add_ln47_25 = add i12 %sub_ln43, i12 29

]]></Node>
<StgValue><ssdm name="add_ln47_25"/></StgValue>
</operation>

<operation id="3119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:355 %zext_ln47_28 = zext i12 %add_ln47_25

]]></Node>
<StgValue><ssdm name="zext_ln47_28"/></StgValue>
</operation>

<operation id="3120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:356 %p_addr_30 = getelementptr i64 %p, i64 0, i64 %zext_ln47_28

]]></Node>
<StgValue><ssdm name="p_addr_30"/></StgValue>
</operation>

<operation id="3121" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:357 %add_ln47_26 = add i12 %sub_ln43, i12 30

]]></Node>
<StgValue><ssdm name="add_ln47_26"/></StgValue>
</operation>

<operation id="3122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:358 %zext_ln47_29 = zext i12 %add_ln47_26

]]></Node>
<StgValue><ssdm name="zext_ln47_29"/></StgValue>
</operation>

<operation id="3123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:359 %p_addr_31 = getelementptr i64 %p, i64 0, i64 %zext_ln47_29

]]></Node>
<StgValue><ssdm name="p_addr_31"/></StgValue>
</operation>

<operation id="3124" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:756 %add_ln48_123 = add i9 %zext_ln48_131, i9 328

]]></Node>
<StgValue><ssdm name="add_ln48_123"/></StgValue>
</operation>

<operation id="3125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:757 %sext_ln48_42 = sext i9 %add_ln48_123

]]></Node>
<StgValue><ssdm name="sext_ln48_42"/></StgValue>
</operation>

<operation id="3126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:758 %zext_ln48_147 = zext i10 %sext_ln48_42

]]></Node>
<StgValue><ssdm name="zext_ln48_147"/></StgValue>
</operation>

<operation id="3127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:759 %u_addr_43 = getelementptr i64 %u, i64 0, i64 %zext_ln48_147

]]></Node>
<StgValue><ssdm name="u_addr_43"/></StgValue>
</operation>

<operation id="3128" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:921 %sub1 = dadd i64 %sub, i64 90

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="3129" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:970 %sub_3 = dsub i64 %add1_3, i64 %mul3_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="3130" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:987 %sub_4 = dsub i64 %add1_4, i64 %mul3_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="3131" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1004 %sub_5 = dsub i64 %add1_5, i64 %mul3_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="3132" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1017 %add1_6 = dadd i64 %mul1_6, i64 %mul2_6

]]></Node>
<StgValue><ssdm name="add1_6"/></StgValue>
</operation>

<operation id="3133" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1034 %add1_7 = dadd i64 %mul1_7, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="3134" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1051 %add1_8 = dadd i64 %mul1_8, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="3135" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1067 %mul2_9 = dmul i64 %bitcast_ln48_82, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_9"/></StgValue>
</operation>

<operation id="3136" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1071 %mul3_9 = dmul i64 %bitcast_ln48_83, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_9"/></StgValue>
</operation>

<operation id="3137" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1081 %mul1_s = dmul i64 %bitcast_ln48_10, i64 45

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="3138" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1084 %mul2_s = dmul i64 %bitcast_ln48_85, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="3139" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1088 %mul3_s = dmul i64 %bitcast_ln48_86, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="3140" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1098 %mul1_10 = dmul i64 %bitcast_ln48_11, i64 45

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="3141" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1101 %mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="3142" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1105 %mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="3143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1114 %bitcast_ln48_12 = bitcast i64 %u_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln48_12"/></StgValue>
</operation>

<operation id="3144" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1115 %mul1_11 = dmul i64 %bitcast_ln48_12, i64 45

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="3145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1117 %bitcast_ln48_91 = bitcast i64 %u_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln48_91"/></StgValue>
</operation>

<operation id="3146" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1118 %mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="3147" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1120 %u_load_81 = load i12 %u_addr_40

]]></Node>
<StgValue><ssdm name="u_load_81"/></StgValue>
</operation>

<operation id="3148" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1130 %u_load_13 = load i12 %u_addr_41

]]></Node>
<StgValue><ssdm name="u_load_13"/></StgValue>
</operation>

<operation id="3149" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1133 %u_load_82 = load i12 %u_addr_42

]]></Node>
<StgValue><ssdm name="u_load_82"/></StgValue>
</operation>

<operation id="3150" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1137 %u_load_83 = load i12 %u_addr_43

]]></Node>
<StgValue><ssdm name="u_load_83"/></StgValue>
</operation>

<operation id="3151" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1384 %store_ln47 = store i64 4606278275672270801, i12 %p_addr_30

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3152" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1401 %store_ln47 = store i64 4606278927028803039, i12 %p_addr_31

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="3153" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:52 %add_ln48_14 = add i8 %zext_ln48_2, i8 132

]]></Node>
<StgValue><ssdm name="add_ln48_14"/></StgValue>
</operation>

<operation id="3154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:53 %sext_ln48_3 = sext i8 %add_ln48_14

]]></Node>
<StgValue><ssdm name="sext_ln48_3"/></StgValue>
</operation>

<operation id="3155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:54 %zext_ln48_20 = zext i10 %sext_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_20"/></StgValue>
</operation>

<operation id="3156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:55 %u_addr_45 = getelementptr i64 %u, i64 0, i64 %zext_ln48_20

]]></Node>
<StgValue><ssdm name="u_addr_45"/></StgValue>
</operation>

<operation id="3157" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:360 %add_ln47_27 = add i12 %sub_ln43, i12 31

]]></Node>
<StgValue><ssdm name="add_ln47_27"/></StgValue>
</operation>

<operation id="3158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:361 %zext_ln47_30 = zext i12 %add_ln47_27

]]></Node>
<StgValue><ssdm name="zext_ln47_30"/></StgValue>
</operation>

<operation id="3159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:362 %p_addr_32 = getelementptr i64 %p, i64 0, i64 %zext_ln47_30

]]></Node>
<StgValue><ssdm name="p_addr_32"/></StgValue>
</operation>

<operation id="3160" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:363 %add_ln47_28 = add i12 %sub_ln43, i12 32

]]></Node>
<StgValue><ssdm name="add_ln47_28"/></StgValue>
</operation>

<operation id="3161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:364 %zext_ln47_31 = zext i12 %add_ln47_28

]]></Node>
<StgValue><ssdm name="zext_ln47_31"/></StgValue>
</operation>

<operation id="3162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:365 %p_addr_33 = getelementptr i64 %p, i64 0, i64 %zext_ln47_31

]]></Node>
<StgValue><ssdm name="p_addr_33"/></StgValue>
</operation>

<operation id="3163" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:559 %add_ln48_69 = add i8 %zext_ln48_66, i8 132

]]></Node>
<StgValue><ssdm name="add_ln48_69"/></StgValue>
</operation>

<operation id="3164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:560 %sext_ln48_23 = sext i8 %add_ln48_69

]]></Node>
<StgValue><ssdm name="sext_ln48_23"/></StgValue>
</operation>

<operation id="3165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:561 %zext_ln48_84 = zext i10 %sext_ln48_23

]]></Node>
<StgValue><ssdm name="zext_ln48_84"/></StgValue>
</operation>

<operation id="3166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:562 %u_addr_44 = getelementptr i64 %u, i64 0, i64 %zext_ln48_84

]]></Node>
<StgValue><ssdm name="u_addr_44"/></StgValue>
</operation>

<operation id="3167" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:921 %sub1 = dadd i64 %sub, i64 90

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="3168" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:970 %sub_3 = dsub i64 %add1_3, i64 %mul3_3

]]></Node>
<StgValue><ssdm name="sub_3"/></StgValue>
</operation>

<operation id="3169" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:987 %sub_4 = dsub i64 %add1_4, i64 %mul3_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="3170" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1004 %sub_5 = dsub i64 %add1_5, i64 %mul3_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="3171" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1021 %sub_6 = dsub i64 %add1_6, i64 %mul3_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="3172" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1034 %add1_7 = dadd i64 %mul1_7, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="3173" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1051 %add1_8 = dadd i64 %mul1_8, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="3174" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1068 %add1_9 = dadd i64 %mul1_9, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="3175" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1081 %mul1_s = dmul i64 %bitcast_ln48_10, i64 45

]]></Node>
<StgValue><ssdm name="mul1_s"/></StgValue>
</operation>

<operation id="3176" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1084 %mul2_s = dmul i64 %bitcast_ln48_85, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_s"/></StgValue>
</operation>

<operation id="3177" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1088 %mul3_s = dmul i64 %bitcast_ln48_86, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="3178" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1098 %mul1_10 = dmul i64 %bitcast_ln48_11, i64 45

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="3179" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1101 %mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="3180" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1105 %mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="3181" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1115 %mul1_11 = dmul i64 %bitcast_ln48_12, i64 45

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="3182" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1118 %mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="3183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1121 %bitcast_ln48_92 = bitcast i64 %u_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln48_92"/></StgValue>
</operation>

<operation id="3184" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1122 %mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="3185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1131 %bitcast_ln48_94 = bitcast i64 %u_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln48_94"/></StgValue>
</operation>

<operation id="3186" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1132 %mul1_12 = dmul i64 %bitcast_ln48_94, i64 45

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="3187" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1133 %u_load_82 = load i12 %u_addr_42

]]></Node>
<StgValue><ssdm name="u_load_82"/></StgValue>
</operation>

<operation id="3188" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1137 %u_load_83 = load i12 %u_addr_43

]]></Node>
<StgValue><ssdm name="u_load_83"/></StgValue>
</operation>

<operation id="3189" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1147 %u_load_14 = load i12 %u_addr_44

]]></Node>
<StgValue><ssdm name="u_load_14"/></StgValue>
</operation>

<operation id="3190" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1150 %u_load_84 = load i12 %u_addr_45

]]></Node>
<StgValue><ssdm name="u_load_84"/></StgValue>
</operation>

<operation id="3191" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1418 %store_ln47 = store i64 4606279454301157529, i12 %p_addr_32

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3192" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1435 %store_ln47 = store i64 4606279881177770106, i12 %p_addr_33

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="3193" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:366 %add_ln47_29 = add i12 %sub_ln43, i12 33

]]></Node>
<StgValue><ssdm name="add_ln47_29"/></StgValue>
</operation>

<operation id="3194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:367 %zext_ln47_32 = zext i12 %add_ln47_29

]]></Node>
<StgValue><ssdm name="zext_ln47_32"/></StgValue>
</operation>

<operation id="3195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:368 %p_addr_34 = getelementptr i64 %p, i64 0, i64 %zext_ln47_32

]]></Node>
<StgValue><ssdm name="p_addr_34"/></StgValue>
</operation>

<operation id="3196" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:369 %add_ln47_30 = add i12 %sub_ln43, i12 34

]]></Node>
<StgValue><ssdm name="add_ln47_30"/></StgValue>
</operation>

<operation id="3197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:370 %zext_ln47_33 = zext i12 %add_ln47_30

]]></Node>
<StgValue><ssdm name="zext_ln47_33"/></StgValue>
</operation>

<operation id="3198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:371 %p_addr_35 = getelementptr i64 %p, i64 0, i64 %zext_ln47_33

]]></Node>
<StgValue><ssdm name="p_addr_35"/></StgValue>
</operation>

<operation id="3199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:563 %tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %empty_10

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="3200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:564 %sext_ln48_24 = sext i7 %tmp_5

]]></Node>
<StgValue><ssdm name="sext_ln48_24"/></StgValue>
</operation>

<operation id="3201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:565 %zext_ln48_85 = zext i10 %sext_ln48_24

]]></Node>
<StgValue><ssdm name="zext_ln48_85"/></StgValue>
</operation>

<operation id="3202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:566 %u_addr_47 = getelementptr i64 %u, i64 0, i64 %zext_ln48_85

]]></Node>
<StgValue><ssdm name="u_addr_47"/></StgValue>
</operation>

<operation id="3203" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:760 %add_ln48_124 = add i8 %zext_ln48_130, i8 132

]]></Node>
<StgValue><ssdm name="add_ln48_124"/></StgValue>
</operation>

<operation id="3204" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:761 %sext_ln48_43 = sext i8 %add_ln48_124

]]></Node>
<StgValue><ssdm name="sext_ln48_43"/></StgValue>
</operation>

<operation id="3205" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:762 %zext_ln48_148 = zext i10 %sext_ln48_43

]]></Node>
<StgValue><ssdm name="zext_ln48_148"/></StgValue>
</operation>

<operation id="3206" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:763 %u_addr_46 = getelementptr i64 %u, i64 0, i64 %zext_ln48_148

]]></Node>
<StgValue><ssdm name="u_addr_46"/></StgValue>
</operation>

<operation id="3207" st_id="23" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3208" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:987 %sub_4 = dsub i64 %add1_4, i64 %mul3_4

]]></Node>
<StgValue><ssdm name="sub_4"/></StgValue>
</operation>

<operation id="3209" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1004 %sub_5 = dsub i64 %add1_5, i64 %mul3_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="3210" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1021 %sub_6 = dsub i64 %add1_6, i64 %mul3_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="3211" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1034 %add1_7 = dadd i64 %mul1_7, i64 %mul2_7

]]></Node>
<StgValue><ssdm name="add1_7"/></StgValue>
</operation>

<operation id="3212" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1051 %add1_8 = dadd i64 %mul1_8, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="3213" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1068 %add1_9 = dadd i64 %mul1_9, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="3214" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1085 %add1_s = dadd i64 %mul1_s, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="add1_s"/></StgValue>
</operation>

<operation id="3215" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1088 %mul3_s = dmul i64 %bitcast_ln48_86, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_s"/></StgValue>
</operation>

<operation id="3216" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1098 %mul1_10 = dmul i64 %bitcast_ln48_11, i64 45

]]></Node>
<StgValue><ssdm name="mul1_10"/></StgValue>
</operation>

<operation id="3217" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1101 %mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="3218" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1105 %mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="3219" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1115 %mul1_11 = dmul i64 %bitcast_ln48_12, i64 45

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="3220" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1118 %mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="3221" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1122 %mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="3222" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1132 %mul1_12 = dmul i64 %bitcast_ln48_94, i64 45

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="3223" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1134 %bitcast_ln48_95 = bitcast i64 %u_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln48_95"/></StgValue>
</operation>

<operation id="3224" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1135 %mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="3225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1138 %bitcast_ln48_96 = bitcast i64 %u_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln48_96"/></StgValue>
</operation>

<operation id="3226" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1139 %mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="3227" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1147 %u_load_14 = load i12 %u_addr_44

]]></Node>
<StgValue><ssdm name="u_load_14"/></StgValue>
</operation>

<operation id="3228" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1150 %u_load_84 = load i12 %u_addr_45

]]></Node>
<StgValue><ssdm name="u_load_84"/></StgValue>
</operation>

<operation id="3229" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1154 %u_load_85 = load i12 %u_addr_46

]]></Node>
<StgValue><ssdm name="u_load_85"/></StgValue>
</operation>

<operation id="3230" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1164 %u_load_15 = load i12 %u_addr_47

]]></Node>
<StgValue><ssdm name="u_load_15"/></StgValue>
</operation>

<operation id="3231" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1452 %store_ln47 = store i64 4606280226807520294, i12 %p_addr_34

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3232" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1469 %store_ln47 = store i64 4606280506675614067, i12 %p_addr_35

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="3233" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:56 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %i_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="3234" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:57 %sext_ln48_4 = sext i7 %tmp

]]></Node>
<StgValue><ssdm name="sext_ln48_4"/></StgValue>
</operation>

<operation id="3235" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:58 %zext_ln48_21 = zext i10 %sext_ln48_4

]]></Node>
<StgValue><ssdm name="zext_ln48_21"/></StgValue>
</operation>

<operation id="3236" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:59 %u_addr_48 = getelementptr i64 %u, i64 0, i64 %zext_ln48_21

]]></Node>
<StgValue><ssdm name="u_addr_48"/></StgValue>
</operation>

<operation id="3237" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:372 %add_ln47_31 = add i12 %sub_ln43, i12 35

]]></Node>
<StgValue><ssdm name="add_ln47_31"/></StgValue>
</operation>

<operation id="3238" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:373 %zext_ln47_34 = zext i12 %add_ln47_31

]]></Node>
<StgValue><ssdm name="zext_ln47_34"/></StgValue>
</operation>

<operation id="3239" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:374 %p_addr_36 = getelementptr i64 %p, i64 0, i64 %zext_ln47_34

]]></Node>
<StgValue><ssdm name="p_addr_36"/></StgValue>
</operation>

<operation id="3240" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:375 %add_ln47_32 = add i12 %sub_ln43, i12 36

]]></Node>
<StgValue><ssdm name="add_ln47_32"/></StgValue>
</operation>

<operation id="3241" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:376 %zext_ln47_35 = zext i12 %add_ln47_32

]]></Node>
<StgValue><ssdm name="zext_ln47_35"/></StgValue>
</operation>

<operation id="3242" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:377 %p_addr_37 = getelementptr i64 %p, i64 0, i64 %zext_ln47_35

]]></Node>
<StgValue><ssdm name="p_addr_37"/></StgValue>
</operation>

<operation id="3243" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:764 %tmp_8 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="3244" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="10" op_0_bw="7">
<![CDATA[
VITIS_LOOP_46_3.split:765 %sext_ln48_44 = sext i7 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln48_44"/></StgValue>
</operation>

<operation id="3245" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:766 %zext_ln48_149 = zext i10 %sext_ln48_44

]]></Node>
<StgValue><ssdm name="zext_ln48_149"/></StgValue>
</operation>

<operation id="3246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:767 %u_addr_49 = getelementptr i64 %u, i64 0, i64 %zext_ln48_149

]]></Node>
<StgValue><ssdm name="u_addr_49"/></StgValue>
</operation>

<operation id="3247" st_id="24" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3248" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1004 %sub_5 = dsub i64 %add1_5, i64 %mul3_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="3249" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1021 %sub_6 = dsub i64 %add1_6, i64 %mul3_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="3250" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1038 %sub_7 = dsub i64 %add1_7, i64 %mul3_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="3251" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1051 %add1_8 = dadd i64 %mul1_8, i64 %mul2_8

]]></Node>
<StgValue><ssdm name="add1_8"/></StgValue>
</operation>

<operation id="3252" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1068 %add1_9 = dadd i64 %mul1_9, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="3253" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1085 %add1_s = dadd i64 %mul1_s, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="add1_s"/></StgValue>
</operation>

<operation id="3254" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1101 %mul2_10 = dmul i64 %bitcast_ln48_88, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_10"/></StgValue>
</operation>

<operation id="3255" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1105 %mul3_10 = dmul i64 %bitcast_ln48_89, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_10"/></StgValue>
</operation>

<operation id="3256" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1115 %mul1_11 = dmul i64 %bitcast_ln48_12, i64 45

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="3257" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1118 %mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="3258" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1122 %mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="3259" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1132 %mul1_12 = dmul i64 %bitcast_ln48_94, i64 45

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="3260" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1135 %mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="3261" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1139 %mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="3262" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1148 %bitcast_ln48_14 = bitcast i64 %u_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln48_14"/></StgValue>
</operation>

<operation id="3263" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1149 %mul1_13 = dmul i64 %bitcast_ln48_14, i64 45

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="3264" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1151 %bitcast_ln48_98 = bitcast i64 %u_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln48_98"/></StgValue>
</operation>

<operation id="3265" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1152 %mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="3266" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1154 %u_load_85 = load i12 %u_addr_46

]]></Node>
<StgValue><ssdm name="u_load_85"/></StgValue>
</operation>

<operation id="3267" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1164 %u_load_15 = load i12 %u_addr_47

]]></Node>
<StgValue><ssdm name="u_load_15"/></StgValue>
</operation>

<operation id="3268" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1167 %u_load_86 = load i12 %u_addr_48

]]></Node>
<StgValue><ssdm name="u_load_86"/></StgValue>
</operation>

<operation id="3269" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1171 %u_load_87 = load i12 %u_addr_49

]]></Node>
<StgValue><ssdm name="u_load_87"/></StgValue>
</operation>

<operation id="3270" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1486 %store_ln47 = store i64 4606280733308433303, i12 %p_addr_36

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3271" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1503 %store_ln47 = store i64 4606280916841444316, i12 %p_addr_37

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="3272" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:60 %add_ln48_15 = add i11 %zext_ln48_1, i11 1020

]]></Node>
<StgValue><ssdm name="add_ln48_15"/></StgValue>
</operation>

<operation id="3273" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:61 %zext_ln48_22 = zext i11 %add_ln48_15

]]></Node>
<StgValue><ssdm name="zext_ln48_22"/></StgValue>
</operation>

<operation id="3274" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:62 %u_addr_51 = getelementptr i64 %u, i64 0, i64 %zext_ln48_22

]]></Node>
<StgValue><ssdm name="u_addr_51"/></StgValue>
</operation>

<operation id="3275" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:378 %add_ln47_33 = add i12 %sub_ln43, i12 37

]]></Node>
<StgValue><ssdm name="add_ln47_33"/></StgValue>
</operation>

<operation id="3276" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:379 %zext_ln47_36 = zext i12 %add_ln47_33

]]></Node>
<StgValue><ssdm name="zext_ln47_36"/></StgValue>
</operation>

<operation id="3277" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:380 %p_addr_38 = getelementptr i64 %p, i64 0, i64 %zext_ln47_36

]]></Node>
<StgValue><ssdm name="p_addr_38"/></StgValue>
</operation>

<operation id="3278" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:381 %add_ln47_34 = add i12 %sub_ln43, i12 38

]]></Node>
<StgValue><ssdm name="add_ln47_34"/></StgValue>
</operation>

<operation id="3279" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:382 %zext_ln47_37 = zext i12 %add_ln47_34

]]></Node>
<StgValue><ssdm name="zext_ln47_37"/></StgValue>
</operation>

<operation id="3280" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:383 %p_addr_39 = getelementptr i64 %p, i64 0, i64 %zext_ln47_37

]]></Node>
<StgValue><ssdm name="p_addr_39"/></StgValue>
</operation>

<operation id="3281" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:509 %zext_ln48_65 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_65"/></StgValue>
</operation>

<operation id="3282" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:567 %add_ln48_70 = add i11 %zext_ln48_65, i11 1020

]]></Node>
<StgValue><ssdm name="add_ln48_70"/></StgValue>
</operation>

<operation id="3283" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:568 %zext_ln48_86 = zext i11 %add_ln48_70

]]></Node>
<StgValue><ssdm name="zext_ln48_86"/></StgValue>
</operation>

<operation id="3284" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:569 %u_addr_50 = getelementptr i64 %u, i64 0, i64 %zext_ln48_86

]]></Node>
<StgValue><ssdm name="u_addr_50"/></StgValue>
</operation>

<operation id="3285" st_id="25" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3286" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1004 %sub_5 = dsub i64 %add1_5, i64 %mul3_5

]]></Node>
<StgValue><ssdm name="sub_5"/></StgValue>
</operation>

<operation id="3287" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1021 %sub_6 = dsub i64 %add1_6, i64 %mul3_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="3288" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1038 %sub_7 = dsub i64 %add1_7, i64 %mul3_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="3289" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1055 %sub_8 = dsub i64 %add1_8, i64 %mul3_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="3290" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1068 %add1_9 = dadd i64 %mul1_9, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="3291" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1085 %add1_s = dadd i64 %mul1_s, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="add1_s"/></StgValue>
</operation>

<operation id="3292" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1102 %add1_10 = dadd i64 %mul1_10, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="add1_10"/></StgValue>
</operation>

<operation id="3293" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1115 %mul1_11 = dmul i64 %bitcast_ln48_12, i64 45

]]></Node>
<StgValue><ssdm name="mul1_11"/></StgValue>
</operation>

<operation id="3294" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1118 %mul2_11 = dmul i64 %bitcast_ln48_91, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_11"/></StgValue>
</operation>

<operation id="3295" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1122 %mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="3296" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1132 %mul1_12 = dmul i64 %bitcast_ln48_94, i64 45

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="3297" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1135 %mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="3298" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1139 %mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="3299" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1149 %mul1_13 = dmul i64 %bitcast_ln48_14, i64 45

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="3300" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1152 %mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="3301" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1155 %bitcast_ln48_99 = bitcast i64 %u_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln48_99"/></StgValue>
</operation>

<operation id="3302" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1156 %mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="3303" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1165 %bitcast_ln48_15 = bitcast i64 %u_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln48_15"/></StgValue>
</operation>

<operation id="3304" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1166 %mul1_14 = dmul i64 %bitcast_ln48_15, i64 45

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="3305" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1167 %u_load_86 = load i12 %u_addr_48

]]></Node>
<StgValue><ssdm name="u_load_86"/></StgValue>
</operation>

<operation id="3306" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1171 %u_load_87 = load i12 %u_addr_49

]]></Node>
<StgValue><ssdm name="u_load_87"/></StgValue>
</operation>

<operation id="3307" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1181 %u_load_16 = load i12 %u_addr_50

]]></Node>
<StgValue><ssdm name="u_load_16"/></StgValue>
</operation>

<operation id="3308" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1184 %u_load_88 = load i12 %u_addr_51

]]></Node>
<StgValue><ssdm name="u_load_88"/></StgValue>
</operation>

<operation id="3309" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1520 %store_ln47 = store i64 4606281065477227300, i12 %p_addr_38

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3310" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1537 %store_ln47 = store i64 4606281185855185878, i12 %p_addr_39

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="3311" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:384 %add_ln47_35 = add i12 %sub_ln43, i12 39

]]></Node>
<StgValue><ssdm name="add_ln47_35"/></StgValue>
</operation>

<operation id="3312" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:385 %zext_ln47_38 = zext i12 %add_ln47_35

]]></Node>
<StgValue><ssdm name="zext_ln47_38"/></StgValue>
</operation>

<operation id="3313" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:386 %p_addr_40 = getelementptr i64 %p, i64 0, i64 %zext_ln47_38

]]></Node>
<StgValue><ssdm name="p_addr_40"/></StgValue>
</operation>

<operation id="3314" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:387 %add_ln47_36 = add i12 %sub_ln43, i12 40

]]></Node>
<StgValue><ssdm name="add_ln47_36"/></StgValue>
</operation>

<operation id="3315" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:388 %zext_ln47_39 = zext i12 %add_ln47_36

]]></Node>
<StgValue><ssdm name="zext_ln47_39"/></StgValue>
</operation>

<operation id="3316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:389 %p_addr_41 = getelementptr i64 %p, i64 0, i64 %zext_ln47_39

]]></Node>
<StgValue><ssdm name="p_addr_41"/></StgValue>
</operation>

<operation id="3317" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:570 %add_ln48_71 = add i11 %zext_ln48_65, i11 1080

]]></Node>
<StgValue><ssdm name="add_ln48_71"/></StgValue>
</operation>

<operation id="3318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:571 %zext_ln48_87 = zext i11 %add_ln48_71

]]></Node>
<StgValue><ssdm name="zext_ln48_87"/></StgValue>
</operation>

<operation id="3319" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:572 %u_addr_53 = getelementptr i64 %u, i64 0, i64 %zext_ln48_87

]]></Node>
<StgValue><ssdm name="u_addr_53"/></StgValue>
</operation>

<operation id="3320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="11" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:710 %zext_ln48_129 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_129"/></StgValue>
</operation>

<operation id="3321" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:768 %add_ln48_125 = add i11 %zext_ln48_129, i11 1020

]]></Node>
<StgValue><ssdm name="add_ln48_125"/></StgValue>
</operation>

<operation id="3322" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:769 %zext_ln48_150 = zext i11 %add_ln48_125

]]></Node>
<StgValue><ssdm name="zext_ln48_150"/></StgValue>
</operation>

<operation id="3323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:770 %u_addr_52 = getelementptr i64 %u, i64 0, i64 %zext_ln48_150

]]></Node>
<StgValue><ssdm name="u_addr_52"/></StgValue>
</operation>

<operation id="3324" st_id="26" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3325" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1021 %sub_6 = dsub i64 %add1_6, i64 %mul3_6

]]></Node>
<StgValue><ssdm name="sub_6"/></StgValue>
</operation>

<operation id="3326" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1038 %sub_7 = dsub i64 %add1_7, i64 %mul3_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="3327" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1055 %sub_8 = dsub i64 %add1_8, i64 %mul3_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="3328" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1068 %add1_9 = dadd i64 %mul1_9, i64 %mul2_9

]]></Node>
<StgValue><ssdm name="add1_9"/></StgValue>
</operation>

<operation id="3329" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1085 %add1_s = dadd i64 %mul1_s, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="add1_s"/></StgValue>
</operation>

<operation id="3330" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1102 %add1_10 = dadd i64 %mul1_10, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="add1_10"/></StgValue>
</operation>

<operation id="3331" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1119 %add1_11 = dadd i64 %mul1_11, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="add1_11"/></StgValue>
</operation>

<operation id="3332" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1122 %mul3_11 = dmul i64 %bitcast_ln48_92, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_11"/></StgValue>
</operation>

<operation id="3333" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1132 %mul1_12 = dmul i64 %bitcast_ln48_94, i64 45

]]></Node>
<StgValue><ssdm name="mul1_12"/></StgValue>
</operation>

<operation id="3334" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1135 %mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="3335" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1139 %mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="3336" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1149 %mul1_13 = dmul i64 %bitcast_ln48_14, i64 45

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="3337" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1152 %mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="3338" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1156 %mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="3339" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1166 %mul1_14 = dmul i64 %bitcast_ln48_15, i64 45

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="3340" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1168 %bitcast_ln48_101 = bitcast i64 %u_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln48_101"/></StgValue>
</operation>

<operation id="3341" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1169 %mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="3342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1172 %bitcast_ln48_102 = bitcast i64 %u_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln48_102"/></StgValue>
</operation>

<operation id="3343" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1173 %mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="3344" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1181 %u_load_16 = load i12 %u_addr_50

]]></Node>
<StgValue><ssdm name="u_load_16"/></StgValue>
</operation>

<operation id="3345" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1184 %u_load_88 = load i12 %u_addr_51

]]></Node>
<StgValue><ssdm name="u_load_88"/></StgValue>
</operation>

<operation id="3346" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1188 %u_load_89 = load i12 %u_addr_52

]]></Node>
<StgValue><ssdm name="u_load_89"/></StgValue>
</operation>

<operation id="3347" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1198 %u_load_17 = load i12 %u_addr_53

]]></Node>
<StgValue><ssdm name="u_load_17"/></StgValue>
</operation>

<operation id="3348" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1554 %store_ln47 = store i64 4606281283350163956, i12 %p_addr_40

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3349" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1571 %store_ln47 = store i64 4606281362313769776, i12 %p_addr_41

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="3350" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:63 %add_ln48_16 = add i11 %zext_ln48_1, i11 1080

]]></Node>
<StgValue><ssdm name="add_ln48_16"/></StgValue>
</operation>

<operation id="3351" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:64 %zext_ln48_23 = zext i11 %add_ln48_16

]]></Node>
<StgValue><ssdm name="zext_ln48_23"/></StgValue>
</operation>

<operation id="3352" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:65 %u_addr_54 = getelementptr i64 %u, i64 0, i64 %zext_ln48_23

]]></Node>
<StgValue><ssdm name="u_addr_54"/></StgValue>
</operation>

<operation id="3353" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:390 %add_ln47_37 = add i12 %sub_ln43, i12 41

]]></Node>
<StgValue><ssdm name="add_ln47_37"/></StgValue>
</operation>

<operation id="3354" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:391 %zext_ln47_40 = zext i12 %add_ln47_37

]]></Node>
<StgValue><ssdm name="zext_ln47_40"/></StgValue>
</operation>

<operation id="3355" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:392 %p_addr_42 = getelementptr i64 %p, i64 0, i64 %zext_ln47_40

]]></Node>
<StgValue><ssdm name="p_addr_42"/></StgValue>
</operation>

<operation id="3356" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:393 %add_ln47_38 = add i12 %sub_ln43, i12 42

]]></Node>
<StgValue><ssdm name="add_ln47_38"/></StgValue>
</operation>

<operation id="3357" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:394 %zext_ln47_41 = zext i12 %add_ln47_38

]]></Node>
<StgValue><ssdm name="zext_ln47_41"/></StgValue>
</operation>

<operation id="3358" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:395 %p_addr_43 = getelementptr i64 %p, i64 0, i64 %zext_ln47_41

]]></Node>
<StgValue><ssdm name="p_addr_43"/></StgValue>
</operation>

<operation id="3359" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:771 %add_ln48_126 = add i11 %zext_ln48_129, i11 1080

]]></Node>
<StgValue><ssdm name="add_ln48_126"/></StgValue>
</operation>

<operation id="3360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:772 %zext_ln48_151 = zext i11 %add_ln48_126

]]></Node>
<StgValue><ssdm name="zext_ln48_151"/></StgValue>
</operation>

<operation id="3361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:773 %u_addr_55 = getelementptr i64 %u, i64 0, i64 %zext_ln48_151

]]></Node>
<StgValue><ssdm name="u_addr_55"/></StgValue>
</operation>

<operation id="3362" st_id="27" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3363" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1038 %sub_7 = dsub i64 %add1_7, i64 %mul3_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="3364" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1055 %sub_8 = dsub i64 %add1_8, i64 %mul3_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="3365" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1072 %sub_9 = dsub i64 %add1_9, i64 %mul3_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="3366" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1085 %add1_s = dadd i64 %mul1_s, i64 %mul2_s

]]></Node>
<StgValue><ssdm name="add1_s"/></StgValue>
</operation>

<operation id="3367" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1102 %add1_10 = dadd i64 %mul1_10, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="add1_10"/></StgValue>
</operation>

<operation id="3368" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1119 %add1_11 = dadd i64 %mul1_11, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="add1_11"/></StgValue>
</operation>

<operation id="3369" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1135 %mul2_12 = dmul i64 %bitcast_ln48_95, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_12"/></StgValue>
</operation>

<operation id="3370" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1139 %mul3_12 = dmul i64 %bitcast_ln48_96, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_12"/></StgValue>
</operation>

<operation id="3371" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1149 %mul1_13 = dmul i64 %bitcast_ln48_14, i64 45

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="3372" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1152 %mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="3373" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1156 %mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="3374" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1166 %mul1_14 = dmul i64 %bitcast_ln48_15, i64 45

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="3375" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1169 %mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="3376" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1173 %mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="3377" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1182 %bitcast_ln48_16 = bitcast i64 %u_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln48_16"/></StgValue>
</operation>

<operation id="3378" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1183 %mul1_15 = dmul i64 %bitcast_ln48_16, i64 45

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="3379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1185 %bitcast_ln48_104 = bitcast i64 %u_load_88

]]></Node>
<StgValue><ssdm name="bitcast_ln48_104"/></StgValue>
</operation>

<operation id="3380" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1186 %mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="3381" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1188 %u_load_89 = load i12 %u_addr_52

]]></Node>
<StgValue><ssdm name="u_load_89"/></StgValue>
</operation>

<operation id="3382" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1198 %u_load_17 = load i12 %u_addr_53

]]></Node>
<StgValue><ssdm name="u_load_17"/></StgValue>
</operation>

<operation id="3383" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1201 %u_load_90 = load i12 %u_addr_54

]]></Node>
<StgValue><ssdm name="u_load_90"/></StgValue>
</operation>

<operation id="3384" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1205 %u_load_91 = load i12 %u_addr_55

]]></Node>
<StgValue><ssdm name="u_load_91"/></StgValue>
</operation>

<operation id="3385" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1588 %store_ln47 = store i64 4606281426269484231, i12 %p_addr_42

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3386" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1605 %store_ln47 = store i64 4606281478070459876, i12 %p_addr_43

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="3387" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:66 %add_ln48_17 = add i11 %zext_ln48_1, i11 1140

]]></Node>
<StgValue><ssdm name="add_ln48_17"/></StgValue>
</operation>

<operation id="3388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:67 %zext_ln48_24 = zext i11 %add_ln48_17

]]></Node>
<StgValue><ssdm name="zext_ln48_24"/></StgValue>
</operation>

<operation id="3389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:68 %u_addr_57 = getelementptr i64 %u, i64 0, i64 %zext_ln48_24

]]></Node>
<StgValue><ssdm name="u_addr_57"/></StgValue>
</operation>

<operation id="3390" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:396 %add_ln47_39 = add i12 %sub_ln43, i12 43

]]></Node>
<StgValue><ssdm name="add_ln47_39"/></StgValue>
</operation>

<operation id="3391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:397 %zext_ln47_42 = zext i12 %add_ln47_39

]]></Node>
<StgValue><ssdm name="zext_ln47_42"/></StgValue>
</operation>

<operation id="3392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:398 %p_addr_44 = getelementptr i64 %p, i64 0, i64 %zext_ln47_42

]]></Node>
<StgValue><ssdm name="p_addr_44"/></StgValue>
</operation>

<operation id="3393" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:399 %add_ln47_40 = add i12 %sub_ln43, i12 44

]]></Node>
<StgValue><ssdm name="add_ln47_40"/></StgValue>
</operation>

<operation id="3394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:400 %zext_ln47_43 = zext i12 %add_ln47_40

]]></Node>
<StgValue><ssdm name="zext_ln47_43"/></StgValue>
</operation>

<operation id="3395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:401 %p_addr_45 = getelementptr i64 %p, i64 0, i64 %zext_ln47_43

]]></Node>
<StgValue><ssdm name="p_addr_45"/></StgValue>
</operation>

<operation id="3396" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:573 %add_ln48_72 = add i11 %zext_ln48_65, i11 1140

]]></Node>
<StgValue><ssdm name="add_ln48_72"/></StgValue>
</operation>

<operation id="3397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:574 %zext_ln48_88 = zext i11 %add_ln48_72

]]></Node>
<StgValue><ssdm name="zext_ln48_88"/></StgValue>
</operation>

<operation id="3398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:575 %u_addr_56 = getelementptr i64 %u, i64 0, i64 %zext_ln48_88

]]></Node>
<StgValue><ssdm name="u_addr_56"/></StgValue>
</operation>

<operation id="3399" st_id="28" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3400" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1038 %sub_7 = dsub i64 %add1_7, i64 %mul3_7

]]></Node>
<StgValue><ssdm name="sub_7"/></StgValue>
</operation>

<operation id="3401" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1055 %sub_8 = dsub i64 %add1_8, i64 %mul3_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="3402" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1072 %sub_9 = dsub i64 %add1_9, i64 %mul3_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="3403" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1089 %sub_s = dsub i64 %add1_s, i64 %mul3_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="3404" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1102 %add1_10 = dadd i64 %mul1_10, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="add1_10"/></StgValue>
</operation>

<operation id="3405" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1119 %add1_11 = dadd i64 %mul1_11, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="add1_11"/></StgValue>
</operation>

<operation id="3406" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1136 %add1_12 = dadd i64 %mul1_12, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="add1_12"/></StgValue>
</operation>

<operation id="3407" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1149 %mul1_13 = dmul i64 %bitcast_ln48_14, i64 45

]]></Node>
<StgValue><ssdm name="mul1_13"/></StgValue>
</operation>

<operation id="3408" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1152 %mul2_13 = dmul i64 %bitcast_ln48_98, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_13"/></StgValue>
</operation>

<operation id="3409" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1156 %mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="3410" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1166 %mul1_14 = dmul i64 %bitcast_ln48_15, i64 45

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="3411" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1169 %mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="3412" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1173 %mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="3413" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1183 %mul1_15 = dmul i64 %bitcast_ln48_16, i64 45

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="3414" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1186 %mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="3415" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1189 %bitcast_ln48_105 = bitcast i64 %u_load_89

]]></Node>
<StgValue><ssdm name="bitcast_ln48_105"/></StgValue>
</operation>

<operation id="3416" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1190 %mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_15"/></StgValue>
</operation>

<operation id="3417" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1199 %bitcast_ln48_17 = bitcast i64 %u_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln48_17"/></StgValue>
</operation>

<operation id="3418" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1200 %mul1_16 = dmul i64 %bitcast_ln48_17, i64 45

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="3419" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1201 %u_load_90 = load i12 %u_addr_54

]]></Node>
<StgValue><ssdm name="u_load_90"/></StgValue>
</operation>

<operation id="3420" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1205 %u_load_91 = load i12 %u_addr_55

]]></Node>
<StgValue><ssdm name="u_load_91"/></StgValue>
</operation>

<operation id="3421" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1215 %u_load_18 = load i12 %u_addr_56

]]></Node>
<StgValue><ssdm name="u_load_18"/></StgValue>
</operation>

<operation id="3422" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1218 %u_load_92 = load i12 %u_addr_57

]]></Node>
<StgValue><ssdm name="u_load_92"/></StgValue>
</operation>

<operation id="3423" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1622 %store_ln47 = store i64 4606281520027181594, i12 %p_addr_44

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3424" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1639 %store_ln47 = store i64 4606281554010769099, i12 %p_addr_45

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="3425" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:402 %add_ln47_41 = add i12 %sub_ln43, i12 45

]]></Node>
<StgValue><ssdm name="add_ln47_41"/></StgValue>
</operation>

<operation id="3426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:403 %zext_ln47_44 = zext i12 %add_ln47_41

]]></Node>
<StgValue><ssdm name="zext_ln47_44"/></StgValue>
</operation>

<operation id="3427" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:404 %p_addr_46 = getelementptr i64 %p, i64 0, i64 %zext_ln47_44

]]></Node>
<StgValue><ssdm name="p_addr_46"/></StgValue>
</operation>

<operation id="3428" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:405 %add_ln47_42 = add i12 %sub_ln43, i12 46

]]></Node>
<StgValue><ssdm name="add_ln47_42"/></StgValue>
</operation>

<operation id="3429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:406 %zext_ln47_45 = zext i12 %add_ln47_42

]]></Node>
<StgValue><ssdm name="zext_ln47_45"/></StgValue>
</operation>

<operation id="3430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:407 %p_addr_47 = getelementptr i64 %p, i64 0, i64 %zext_ln47_45

]]></Node>
<StgValue><ssdm name="p_addr_47"/></StgValue>
</operation>

<operation id="3431" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:576 %add_ln48_73 = add i11 %zext_ln48_65, i11 1200

]]></Node>
<StgValue><ssdm name="add_ln48_73"/></StgValue>
</operation>

<operation id="3432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:577 %zext_ln48_89 = zext i11 %add_ln48_73

]]></Node>
<StgValue><ssdm name="zext_ln48_89"/></StgValue>
</operation>

<operation id="3433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:578 %u_addr_59 = getelementptr i64 %u, i64 0, i64 %zext_ln48_89

]]></Node>
<StgValue><ssdm name="u_addr_59"/></StgValue>
</operation>

<operation id="3434" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:774 %add_ln48_127 = add i11 %zext_ln48_129, i11 1140

]]></Node>
<StgValue><ssdm name="add_ln48_127"/></StgValue>
</operation>

<operation id="3435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:775 %zext_ln48_152 = zext i11 %add_ln48_127

]]></Node>
<StgValue><ssdm name="zext_ln48_152"/></StgValue>
</operation>

<operation id="3436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:776 %u_addr_58 = getelementptr i64 %u, i64 0, i64 %zext_ln48_152

]]></Node>
<StgValue><ssdm name="u_addr_58"/></StgValue>
</operation>

<operation id="3437" st_id="29" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3438" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1055 %sub_8 = dsub i64 %add1_8, i64 %mul3_8

]]></Node>
<StgValue><ssdm name="sub_8"/></StgValue>
</operation>

<operation id="3439" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1072 %sub_9 = dsub i64 %add1_9, i64 %mul3_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="3440" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1089 %sub_s = dsub i64 %add1_s, i64 %mul3_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="3441" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1102 %add1_10 = dadd i64 %mul1_10, i64 %mul2_10

]]></Node>
<StgValue><ssdm name="add1_10"/></StgValue>
</operation>

<operation id="3442" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1119 %add1_11 = dadd i64 %mul1_11, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="add1_11"/></StgValue>
</operation>

<operation id="3443" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1136 %add1_12 = dadd i64 %mul1_12, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="add1_12"/></StgValue>
</operation>

<operation id="3444" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1153 %add1_13 = dadd i64 %mul1_13, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="add1_13"/></StgValue>
</operation>

<operation id="3445" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1156 %mul3_13 = dmul i64 %bitcast_ln48_99, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_13"/></StgValue>
</operation>

<operation id="3446" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1166 %mul1_14 = dmul i64 %bitcast_ln48_15, i64 45

]]></Node>
<StgValue><ssdm name="mul1_14"/></StgValue>
</operation>

<operation id="3447" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1169 %mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="3448" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1173 %mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="3449" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1183 %mul1_15 = dmul i64 %bitcast_ln48_16, i64 45

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="3450" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1186 %mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="3451" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1190 %mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_15"/></StgValue>
</operation>

<operation id="3452" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1200 %mul1_16 = dmul i64 %bitcast_ln48_17, i64 45

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="3453" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1202 %bitcast_ln48_107 = bitcast i64 %u_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln48_107"/></StgValue>
</operation>

<operation id="3454" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1203 %mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="3455" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1206 %bitcast_ln48_108 = bitcast i64 %u_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln48_108"/></StgValue>
</operation>

<operation id="3456" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1207 %mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_16"/></StgValue>
</operation>

<operation id="3457" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1215 %u_load_18 = load i12 %u_addr_56

]]></Node>
<StgValue><ssdm name="u_load_18"/></StgValue>
</operation>

<operation id="3458" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1218 %u_load_92 = load i12 %u_addr_57

]]></Node>
<StgValue><ssdm name="u_load_92"/></StgValue>
</operation>

<operation id="3459" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1222 %u_load_93 = load i12 %u_addr_58

]]></Node>
<StgValue><ssdm name="u_load_93"/></StgValue>
</operation>

<operation id="3460" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1232 %u_load_19 = load i12 %u_addr_59

]]></Node>
<StgValue><ssdm name="u_load_19"/></StgValue>
</operation>

<operation id="3461" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1656 %store_ln47 = store i64 4606281581536584643, i12 %p_addr_46

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3462" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1673 %store_ln47 = store i64 4606281603831911109, i12 %p_addr_47

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="3463" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:69 %add_ln48_18 = add i11 %zext_ln48_1, i11 1200

]]></Node>
<StgValue><ssdm name="add_ln48_18"/></StgValue>
</operation>

<operation id="3464" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:70 %zext_ln48_25 = zext i11 %add_ln48_18

]]></Node>
<StgValue><ssdm name="zext_ln48_25"/></StgValue>
</operation>

<operation id="3465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:71 %u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln48_25

]]></Node>
<StgValue><ssdm name="u_addr"/></StgValue>
</operation>

<operation id="3466" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:408 %add_ln47_43 = add i12 %sub_ln43, i12 47

]]></Node>
<StgValue><ssdm name="add_ln47_43"/></StgValue>
</operation>

<operation id="3467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:409 %zext_ln47_46 = zext i12 %add_ln47_43

]]></Node>
<StgValue><ssdm name="zext_ln47_46"/></StgValue>
</operation>

<operation id="3468" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:410 %p_addr_48 = getelementptr i64 %p, i64 0, i64 %zext_ln47_46

]]></Node>
<StgValue><ssdm name="p_addr_48"/></StgValue>
</operation>

<operation id="3469" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:411 %add_ln47_44 = add i12 %sub_ln43, i12 48

]]></Node>
<StgValue><ssdm name="add_ln47_44"/></StgValue>
</operation>

<operation id="3470" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:412 %zext_ln47_47 = zext i12 %add_ln47_44

]]></Node>
<StgValue><ssdm name="zext_ln47_47"/></StgValue>
</operation>

<operation id="3471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:413 %p_addr_49 = getelementptr i64 %p, i64 0, i64 %zext_ln47_47

]]></Node>
<StgValue><ssdm name="p_addr_49"/></StgValue>
</operation>

<operation id="3472" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:777 %add_ln48_128 = add i11 %zext_ln48_129, i11 1200

]]></Node>
<StgValue><ssdm name="add_ln48_128"/></StgValue>
</operation>

<operation id="3473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:778 %zext_ln48_153 = zext i11 %add_ln48_128

]]></Node>
<StgValue><ssdm name="zext_ln48_153"/></StgValue>
</operation>

<operation id="3474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:779 %u_addr_61 = getelementptr i64 %u, i64 0, i64 %zext_ln48_153

]]></Node>
<StgValue><ssdm name="u_addr_61"/></StgValue>
</operation>

<operation id="3475" st_id="30" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3476" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1072 %sub_9 = dsub i64 %add1_9, i64 %mul3_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="3477" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1089 %sub_s = dsub i64 %add1_s, i64 %mul3_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="3478" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1106 %sub_10 = dsub i64 %add1_10, i64 %mul3_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="3479" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1119 %add1_11 = dadd i64 %mul1_11, i64 %mul2_11

]]></Node>
<StgValue><ssdm name="add1_11"/></StgValue>
</operation>

<operation id="3480" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1136 %add1_12 = dadd i64 %mul1_12, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="add1_12"/></StgValue>
</operation>

<operation id="3481" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1153 %add1_13 = dadd i64 %mul1_13, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="add1_13"/></StgValue>
</operation>

<operation id="3482" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1169 %mul2_14 = dmul i64 %bitcast_ln48_101, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_14"/></StgValue>
</operation>

<operation id="3483" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1173 %mul3_14 = dmul i64 %bitcast_ln48_102, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_14"/></StgValue>
</operation>

<operation id="3484" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1183 %mul1_15 = dmul i64 %bitcast_ln48_16, i64 45

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="3485" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1186 %mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="3486" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1190 %mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_15"/></StgValue>
</operation>

<operation id="3487" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1200 %mul1_16 = dmul i64 %bitcast_ln48_17, i64 45

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="3488" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1203 %mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="3489" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1207 %mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_16"/></StgValue>
</operation>

<operation id="3490" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1216 %bitcast_ln48_18 = bitcast i64 %u_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln48_18"/></StgValue>
</operation>

<operation id="3491" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1217 %mul1_17 = dmul i64 %bitcast_ln48_18, i64 45

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="3492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1219 %bitcast_ln48_110 = bitcast i64 %u_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln48_110"/></StgValue>
</operation>

<operation id="3493" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1220 %mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="3494" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1222 %u_load_93 = load i12 %u_addr_58

]]></Node>
<StgValue><ssdm name="u_load_93"/></StgValue>
</operation>

<operation id="3495" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1232 %u_load_19 = load i12 %u_addr_59

]]></Node>
<StgValue><ssdm name="u_load_19"/></StgValue>
</operation>

<operation id="3496" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1235 %u_load_94 = load i12 %u_addr

]]></Node>
<StgValue><ssdm name="u_load_94"/></StgValue>
</operation>

<operation id="3497" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1239 %u_load_95 = load i12 %u_addr_61

]]></Node>
<StgValue><ssdm name="u_load_95"/></StgValue>
</operation>

<operation id="3498" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1690 %store_ln47 = store i64 4606281621890742317, i12 %p_addr_48

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3499" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1707 %store_ln47 = store i64 4606281636518144165, i12 %p_addr_49

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="3500" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:72 %add_ln48_19 = add i11 %zext_ln48_1, i11 1260

]]></Node>
<StgValue><ssdm name="add_ln48_19"/></StgValue>
</operation>

<operation id="3501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:73 %zext_ln48_26 = zext i11 %add_ln48_19

]]></Node>
<StgValue><ssdm name="zext_ln48_26"/></StgValue>
</operation>

<operation id="3502" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:74 %u_addr_60 = getelementptr i64 %u, i64 0, i64 %zext_ln48_26

]]></Node>
<StgValue><ssdm name="u_addr_60"/></StgValue>
</operation>

<operation id="3503" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:414 %add_ln47_45 = add i12 %sub_ln43, i12 49

]]></Node>
<StgValue><ssdm name="add_ln47_45"/></StgValue>
</operation>

<operation id="3504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:415 %zext_ln47_48 = zext i12 %add_ln47_45

]]></Node>
<StgValue><ssdm name="zext_ln47_48"/></StgValue>
</operation>

<operation id="3505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:416 %p_addr_50 = getelementptr i64 %p, i64 0, i64 %zext_ln47_48

]]></Node>
<StgValue><ssdm name="p_addr_50"/></StgValue>
</operation>

<operation id="3506" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:417 %add_ln47_46 = add i12 %sub_ln43, i12 50

]]></Node>
<StgValue><ssdm name="add_ln47_46"/></StgValue>
</operation>

<operation id="3507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:418 %zext_ln47_49 = zext i12 %add_ln47_46

]]></Node>
<StgValue><ssdm name="zext_ln47_49"/></StgValue>
</operation>

<operation id="3508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:419 %p_addr_51 = getelementptr i64 %p, i64 0, i64 %zext_ln47_49

]]></Node>
<StgValue><ssdm name="p_addr_51"/></StgValue>
</operation>

<operation id="3509" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:579 %add_ln48_74 = add i11 %zext_ln48_65, i11 1260

]]></Node>
<StgValue><ssdm name="add_ln48_74"/></StgValue>
</operation>

<operation id="3510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:580 %zext_ln48_90 = zext i11 %add_ln48_74

]]></Node>
<StgValue><ssdm name="zext_ln48_90"/></StgValue>
</operation>

<operation id="3511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:581 %u_addr_62 = getelementptr i64 %u, i64 0, i64 %zext_ln48_90

]]></Node>
<StgValue><ssdm name="u_addr_62"/></StgValue>
</operation>

<operation id="3512" st_id="31" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3513" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1072 %sub_9 = dsub i64 %add1_9, i64 %mul3_9

]]></Node>
<StgValue><ssdm name="sub_9"/></StgValue>
</operation>

<operation id="3514" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1089 %sub_s = dsub i64 %add1_s, i64 %mul3_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="3515" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1106 %sub_10 = dsub i64 %add1_10, i64 %mul3_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="3516" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1123 %sub_11 = dsub i64 %add1_11, i64 %mul3_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="3517" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1136 %add1_12 = dadd i64 %mul1_12, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="add1_12"/></StgValue>
</operation>

<operation id="3518" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1153 %add1_13 = dadd i64 %mul1_13, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="add1_13"/></StgValue>
</operation>

<operation id="3519" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1170 %add1_14 = dadd i64 %mul1_14, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="add1_14"/></StgValue>
</operation>

<operation id="3520" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1183 %mul1_15 = dmul i64 %bitcast_ln48_16, i64 45

]]></Node>
<StgValue><ssdm name="mul1_15"/></StgValue>
</operation>

<operation id="3521" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1186 %mul2_15 = dmul i64 %bitcast_ln48_104, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_15"/></StgValue>
</operation>

<operation id="3522" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1190 %mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_15"/></StgValue>
</operation>

<operation id="3523" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1200 %mul1_16 = dmul i64 %bitcast_ln48_17, i64 45

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="3524" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1203 %mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="3525" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1207 %mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_16"/></StgValue>
</operation>

<operation id="3526" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1217 %mul1_17 = dmul i64 %bitcast_ln48_18, i64 45

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="3527" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1220 %mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="3528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1223 %bitcast_ln48_111 = bitcast i64 %u_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln48_111"/></StgValue>
</operation>

<operation id="3529" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1224 %mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_17"/></StgValue>
</operation>

<operation id="3530" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1233 %bitcast_ln48_19 = bitcast i64 %u_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln48_19"/></StgValue>
</operation>

<operation id="3531" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1234 %mul1_18 = dmul i64 %bitcast_ln48_19, i64 45

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>

<operation id="3532" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1235 %u_load_94 = load i12 %u_addr

]]></Node>
<StgValue><ssdm name="u_load_94"/></StgValue>
</operation>

<operation id="3533" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1239 %u_load_95 = load i12 %u_addr_61

]]></Node>
<StgValue><ssdm name="u_load_95"/></StgValue>
</operation>

<operation id="3534" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1249 %u_load_20 = load i12 %u_addr_62

]]></Node>
<StgValue><ssdm name="u_load_20"/></StgValue>
</operation>

<operation id="3535" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1252 %u_load_96 = load i12 %u_addr_60

]]></Node>
<StgValue><ssdm name="u_load_96"/></StgValue>
</operation>

<operation id="3536" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1724 %store_ln47 = store i64 4606281648366174703, i12 %p_addr_50

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3537" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1741 %store_ln47 = store i64 4606281657962971211, i12 %p_addr_51

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="3538" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:420 %add_ln47_47 = add i12 %sub_ln43, i12 51

]]></Node>
<StgValue><ssdm name="add_ln47_47"/></StgValue>
</operation>

<operation id="3539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:421 %zext_ln47_50 = zext i12 %add_ln47_47

]]></Node>
<StgValue><ssdm name="zext_ln47_50"/></StgValue>
</operation>

<operation id="3540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:422 %p_addr_52 = getelementptr i64 %p, i64 0, i64 %zext_ln47_50

]]></Node>
<StgValue><ssdm name="p_addr_52"/></StgValue>
</operation>

<operation id="3541" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:423 %add_ln47_48 = add i12 %sub_ln43, i12 52

]]></Node>
<StgValue><ssdm name="add_ln47_48"/></StgValue>
</operation>

<operation id="3542" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:424 %zext_ln47_51 = zext i12 %add_ln47_48

]]></Node>
<StgValue><ssdm name="zext_ln47_51"/></StgValue>
</operation>

<operation id="3543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:425 %p_addr_53 = getelementptr i64 %p, i64 0, i64 %zext_ln47_51

]]></Node>
<StgValue><ssdm name="p_addr_53"/></StgValue>
</operation>

<operation id="3544" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:582 %add_ln48_75 = add i11 %zext_ln48_65, i11 1320

]]></Node>
<StgValue><ssdm name="add_ln48_75"/></StgValue>
</operation>

<operation id="3545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:583 %zext_ln48_91 = zext i11 %add_ln48_75

]]></Node>
<StgValue><ssdm name="zext_ln48_91"/></StgValue>
</operation>

<operation id="3546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:584 %u_addr_65 = getelementptr i64 %u, i64 0, i64 %zext_ln48_91

]]></Node>
<StgValue><ssdm name="u_addr_65"/></StgValue>
</operation>

<operation id="3547" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:780 %add_ln48_129 = add i11 %zext_ln48_129, i11 1260

]]></Node>
<StgValue><ssdm name="add_ln48_129"/></StgValue>
</operation>

<operation id="3548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:781 %zext_ln48_154 = zext i11 %add_ln48_129

]]></Node>
<StgValue><ssdm name="zext_ln48_154"/></StgValue>
</operation>

<operation id="3549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:782 %u_addr_64 = getelementptr i64 %u, i64 0, i64 %zext_ln48_154

]]></Node>
<StgValue><ssdm name="u_addr_64"/></StgValue>
</operation>

<operation id="3550" st_id="32" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3551" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1089 %sub_s = dsub i64 %add1_s, i64 %mul3_s

]]></Node>
<StgValue><ssdm name="sub_s"/></StgValue>
</operation>

<operation id="3552" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1106 %sub_10 = dsub i64 %add1_10, i64 %mul3_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="3553" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1123 %sub_11 = dsub i64 %add1_11, i64 %mul3_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="3554" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1136 %add1_12 = dadd i64 %mul1_12, i64 %mul2_12

]]></Node>
<StgValue><ssdm name="add1_12"/></StgValue>
</operation>

<operation id="3555" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1153 %add1_13 = dadd i64 %mul1_13, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="add1_13"/></StgValue>
</operation>

<operation id="3556" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1170 %add1_14 = dadd i64 %mul1_14, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="add1_14"/></StgValue>
</operation>

<operation id="3557" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1187 %add1_15 = dadd i64 %mul1_15, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="add1_15"/></StgValue>
</operation>

<operation id="3558" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1190 %mul3_15 = dmul i64 %bitcast_ln48_105, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_15"/></StgValue>
</operation>

<operation id="3559" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1200 %mul1_16 = dmul i64 %bitcast_ln48_17, i64 45

]]></Node>
<StgValue><ssdm name="mul1_16"/></StgValue>
</operation>

<operation id="3560" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1203 %mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="3561" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1207 %mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_16"/></StgValue>
</operation>

<operation id="3562" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1217 %mul1_17 = dmul i64 %bitcast_ln48_18, i64 45

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="3563" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1220 %mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="3564" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1224 %mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_17"/></StgValue>
</operation>

<operation id="3565" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1234 %mul1_18 = dmul i64 %bitcast_ln48_19, i64 45

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>

<operation id="3566" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1236 %bitcast_ln48_113 = bitcast i64 %u_load_94

]]></Node>
<StgValue><ssdm name="bitcast_ln48_113"/></StgValue>
</operation>

<operation id="3567" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1237 %mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="3568" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1240 %bitcast_ln48_114 = bitcast i64 %u_load_95

]]></Node>
<StgValue><ssdm name="bitcast_ln48_114"/></StgValue>
</operation>

<operation id="3569" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1241 %mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_18"/></StgValue>
</operation>

<operation id="3570" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1249 %u_load_20 = load i12 %u_addr_62

]]></Node>
<StgValue><ssdm name="u_load_20"/></StgValue>
</operation>

<operation id="3571" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1252 %u_load_96 = load i12 %u_addr_60

]]></Node>
<StgValue><ssdm name="u_load_96"/></StgValue>
</operation>

<operation id="3572" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1256 %u_load_97 = load i12 %u_addr_64

]]></Node>
<StgValue><ssdm name="u_load_97"/></StgValue>
</operation>

<operation id="3573" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1266 %u_load_21 = load i12 %u_addr_65

]]></Node>
<StgValue><ssdm name="u_load_21"/></StgValue>
</operation>

<operation id="3574" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1758 %store_ln47 = store i64 4606281665736305375, i12 %p_addr_52

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3575" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1775 %store_ln47 = store i64 4606281672032659461, i12 %p_addr_53

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="3576" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:75 %add_ln48_20 = add i11 %zext_ln48_1, i11 1320

]]></Node>
<StgValue><ssdm name="add_ln48_20"/></StgValue>
</operation>

<operation id="3577" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:76 %zext_ln48_27 = zext i11 %add_ln48_20

]]></Node>
<StgValue><ssdm name="zext_ln48_27"/></StgValue>
</operation>

<operation id="3578" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:77 %u_addr_63 = getelementptr i64 %u, i64 0, i64 %zext_ln48_27

]]></Node>
<StgValue><ssdm name="u_addr_63"/></StgValue>
</operation>

<operation id="3579" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:426 %add_ln47_49 = add i12 %sub_ln43, i12 53

]]></Node>
<StgValue><ssdm name="add_ln47_49"/></StgValue>
</operation>

<operation id="3580" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:427 %zext_ln47_52 = zext i12 %add_ln47_49

]]></Node>
<StgValue><ssdm name="zext_ln47_52"/></StgValue>
</operation>

<operation id="3581" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:428 %p_addr_54 = getelementptr i64 %p, i64 0, i64 %zext_ln47_52

]]></Node>
<StgValue><ssdm name="p_addr_54"/></StgValue>
</operation>

<operation id="3582" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:429 %add_ln47_50 = add i12 %sub_ln43, i12 54

]]></Node>
<StgValue><ssdm name="add_ln47_50"/></StgValue>
</operation>

<operation id="3583" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:430 %zext_ln47_53 = zext i12 %add_ln47_50

]]></Node>
<StgValue><ssdm name="zext_ln47_53"/></StgValue>
</operation>

<operation id="3584" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:431 %p_addr_55 = getelementptr i64 %p, i64 0, i64 %zext_ln47_53

]]></Node>
<StgValue><ssdm name="p_addr_55"/></StgValue>
</operation>

<operation id="3585" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:783 %add_ln48_130 = add i11 %zext_ln48_129, i11 1320

]]></Node>
<StgValue><ssdm name="add_ln48_130"/></StgValue>
</operation>

<operation id="3586" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:784 %zext_ln48_155 = zext i11 %add_ln48_130

]]></Node>
<StgValue><ssdm name="zext_ln48_155"/></StgValue>
</operation>

<operation id="3587" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:785 %u_addr_67 = getelementptr i64 %u, i64 0, i64 %zext_ln48_155

]]></Node>
<StgValue><ssdm name="u_addr_67"/></StgValue>
</operation>

<operation id="3588" st_id="33" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3589" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1106 %sub_10 = dsub i64 %add1_10, i64 %mul3_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="3590" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1123 %sub_11 = dsub i64 %add1_11, i64 %mul3_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="3591" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1140 %sub_12 = dsub i64 %add1_12, i64 %mul3_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="3592" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1153 %add1_13 = dadd i64 %mul1_13, i64 %mul2_13

]]></Node>
<StgValue><ssdm name="add1_13"/></StgValue>
</operation>

<operation id="3593" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1170 %add1_14 = dadd i64 %mul1_14, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="add1_14"/></StgValue>
</operation>

<operation id="3594" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1187 %add1_15 = dadd i64 %mul1_15, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="add1_15"/></StgValue>
</operation>

<operation id="3595" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1203 %mul2_16 = dmul i64 %bitcast_ln48_107, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_16"/></StgValue>
</operation>

<operation id="3596" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1207 %mul3_16 = dmul i64 %bitcast_ln48_108, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_16"/></StgValue>
</operation>

<operation id="3597" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1217 %mul1_17 = dmul i64 %bitcast_ln48_18, i64 45

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="3598" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1220 %mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="3599" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1224 %mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_17"/></StgValue>
</operation>

<operation id="3600" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1234 %mul1_18 = dmul i64 %bitcast_ln48_19, i64 45

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>

<operation id="3601" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1237 %mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="3602" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1241 %mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_18"/></StgValue>
</operation>

<operation id="3603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1250 %bitcast_ln48_20 = bitcast i64 %u_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln48_20"/></StgValue>
</operation>

<operation id="3604" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1251 %mul1_19 = dmul i64 %bitcast_ln48_20, i64 45

]]></Node>
<StgValue><ssdm name="mul1_19"/></StgValue>
</operation>

<operation id="3605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1253 %bitcast_ln48_116 = bitcast i64 %u_load_96

]]></Node>
<StgValue><ssdm name="bitcast_ln48_116"/></StgValue>
</operation>

<operation id="3606" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1254 %mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="3607" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1256 %u_load_97 = load i12 %u_addr_64

]]></Node>
<StgValue><ssdm name="u_load_97"/></StgValue>
</operation>

<operation id="3608" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1266 %u_load_21 = load i12 %u_addr_65

]]></Node>
<StgValue><ssdm name="u_load_21"/></StgValue>
</operation>

<operation id="3609" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1269 %u_load_98 = load i12 %u_addr_63

]]></Node>
<StgValue><ssdm name="u_load_98"/></StgValue>
</operation>

<operation id="3610" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1273 %u_load_99 = load i12 %u_addr_67

]]></Node>
<StgValue><ssdm name="u_load_99"/></StgValue>
</operation>

<operation id="3611" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1792 %store_ln47 = store i64 4606281677132675705, i12 %p_addr_54

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3612" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1809 %store_ln47 = store i64 4606281681263668808, i12 %p_addr_55

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="3613" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:78 %add_ln48_21 = add i11 %zext_ln48_1, i11 1380

]]></Node>
<StgValue><ssdm name="add_ln48_21"/></StgValue>
</operation>

<operation id="3614" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:79 %zext_ln48_28 = zext i11 %add_ln48_21

]]></Node>
<StgValue><ssdm name="zext_ln48_28"/></StgValue>
</operation>

<operation id="3615" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:80 %u_addr_66 = getelementptr i64 %u, i64 0, i64 %zext_ln48_28

]]></Node>
<StgValue><ssdm name="u_addr_66"/></StgValue>
</operation>

<operation id="3616" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:432 %add_ln47_51 = add i12 %sub_ln43, i12 55

]]></Node>
<StgValue><ssdm name="add_ln47_51"/></StgValue>
</operation>

<operation id="3617" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:433 %zext_ln47_54 = zext i12 %add_ln47_51

]]></Node>
<StgValue><ssdm name="zext_ln47_54"/></StgValue>
</operation>

<operation id="3618" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:434 %p_addr_56 = getelementptr i64 %p, i64 0, i64 %zext_ln47_54

]]></Node>
<StgValue><ssdm name="p_addr_56"/></StgValue>
</operation>

<operation id="3619" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:435 %add_ln47_52 = add i12 %sub_ln43, i12 56

]]></Node>
<StgValue><ssdm name="add_ln47_52"/></StgValue>
</operation>

<operation id="3620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:436 %zext_ln47_55 = zext i12 %add_ln47_52

]]></Node>
<StgValue><ssdm name="zext_ln47_55"/></StgValue>
</operation>

<operation id="3621" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:437 %p_addr_57 = getelementptr i64 %p, i64 0, i64 %zext_ln47_55

]]></Node>
<StgValue><ssdm name="p_addr_57"/></StgValue>
</operation>

<operation id="3622" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:585 %add_ln48_76 = add i11 %zext_ln48_65, i11 1380

]]></Node>
<StgValue><ssdm name="add_ln48_76"/></StgValue>
</operation>

<operation id="3623" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:586 %zext_ln48_92 = zext i11 %add_ln48_76

]]></Node>
<StgValue><ssdm name="zext_ln48_92"/></StgValue>
</operation>

<operation id="3624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:587 %u_addr_68 = getelementptr i64 %u, i64 0, i64 %zext_ln48_92

]]></Node>
<StgValue><ssdm name="u_addr_68"/></StgValue>
</operation>

<operation id="3625" st_id="34" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3626" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1106 %sub_10 = dsub i64 %add1_10, i64 %mul3_10

]]></Node>
<StgValue><ssdm name="sub_10"/></StgValue>
</operation>

<operation id="3627" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1123 %sub_11 = dsub i64 %add1_11, i64 %mul3_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="3628" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1140 %sub_12 = dsub i64 %add1_12, i64 %mul3_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="3629" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1157 %sub_13 = dsub i64 %add1_13, i64 %mul3_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="3630" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1170 %add1_14 = dadd i64 %mul1_14, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="add1_14"/></StgValue>
</operation>

<operation id="3631" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1187 %add1_15 = dadd i64 %mul1_15, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="add1_15"/></StgValue>
</operation>

<operation id="3632" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1204 %add1_16 = dadd i64 %mul1_16, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="add1_16"/></StgValue>
</operation>

<operation id="3633" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1217 %mul1_17 = dmul i64 %bitcast_ln48_18, i64 45

]]></Node>
<StgValue><ssdm name="mul1_17"/></StgValue>
</operation>

<operation id="3634" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1220 %mul2_17 = dmul i64 %bitcast_ln48_110, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_17"/></StgValue>
</operation>

<operation id="3635" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1224 %mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_17"/></StgValue>
</operation>

<operation id="3636" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1234 %mul1_18 = dmul i64 %bitcast_ln48_19, i64 45

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>

<operation id="3637" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1237 %mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="3638" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1241 %mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_18"/></StgValue>
</operation>

<operation id="3639" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1251 %mul1_19 = dmul i64 %bitcast_ln48_20, i64 45

]]></Node>
<StgValue><ssdm name="mul1_19"/></StgValue>
</operation>

<operation id="3640" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1254 %mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="3641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1257 %bitcast_ln48_117 = bitcast i64 %u_load_97

]]></Node>
<StgValue><ssdm name="bitcast_ln48_117"/></StgValue>
</operation>

<operation id="3642" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1258 %mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_19"/></StgValue>
</operation>

<operation id="3643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1267 %bitcast_ln48_21 = bitcast i64 %u_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln48_21"/></StgValue>
</operation>

<operation id="3644" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1268 %mul1_20 = dmul i64 %bitcast_ln48_21, i64 45

]]></Node>
<StgValue><ssdm name="mul1_20"/></StgValue>
</operation>

<operation id="3645" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1269 %u_load_98 = load i12 %u_addr_63

]]></Node>
<StgValue><ssdm name="u_load_98"/></StgValue>
</operation>

<operation id="3646" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1273 %u_load_99 = load i12 %u_addr_67

]]></Node>
<StgValue><ssdm name="u_load_99"/></StgValue>
</operation>

<operation id="3647" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1283 %u_load_22 = load i12 %u_addr_68

]]></Node>
<StgValue><ssdm name="u_load_22"/></StgValue>
</operation>

<operation id="3648" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1286 %u_load_100 = load i12 %u_addr_66

]]></Node>
<StgValue><ssdm name="u_load_100"/></StgValue>
</operation>

<operation id="3649" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1826 %store_ln47 = store i64 4606281684609760065, i12 %p_addr_56

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3650" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1843 %store_ln47 = store i64 4606281687320085351, i12 %p_addr_57

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="3651" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:438 %add_ln47_53 = add i12 %sub_ln43, i12 57

]]></Node>
<StgValue><ssdm name="add_ln47_53"/></StgValue>
</operation>

<operation id="3652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:439 %zext_ln47_56 = zext i12 %add_ln47_53

]]></Node>
<StgValue><ssdm name="zext_ln47_56"/></StgValue>
</operation>

<operation id="3653" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:440 %p_addr_58 = getelementptr i64 %p, i64 0, i64 %zext_ln47_56

]]></Node>
<StgValue><ssdm name="p_addr_58"/></StgValue>
</operation>

<operation id="3654" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:441 %add_ln47_54 = add i12 %sub_ln43, i12 58

]]></Node>
<StgValue><ssdm name="add_ln47_54"/></StgValue>
</operation>

<operation id="3655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:442 %zext_ln47_57 = zext i12 %add_ln47_54

]]></Node>
<StgValue><ssdm name="zext_ln47_57"/></StgValue>
</operation>

<operation id="3656" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:443 %p_addr_59 = getelementptr i64 %p, i64 0, i64 %zext_ln47_57

]]></Node>
<StgValue><ssdm name="p_addr_59"/></StgValue>
</operation>

<operation id="3657" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:588 %add_ln48_77 = add i11 %zext_ln48_65, i11 1440

]]></Node>
<StgValue><ssdm name="add_ln48_77"/></StgValue>
</operation>

<operation id="3658" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:589 %zext_ln48_93 = zext i11 %add_ln48_77

]]></Node>
<StgValue><ssdm name="zext_ln48_93"/></StgValue>
</operation>

<operation id="3659" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:590 %u_addr_71 = getelementptr i64 %u, i64 0, i64 %zext_ln48_93

]]></Node>
<StgValue><ssdm name="u_addr_71"/></StgValue>
</operation>

<operation id="3660" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:786 %add_ln48_131 = add i11 %zext_ln48_129, i11 1380

]]></Node>
<StgValue><ssdm name="add_ln48_131"/></StgValue>
</operation>

<operation id="3661" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:787 %zext_ln48_156 = zext i11 %add_ln48_131

]]></Node>
<StgValue><ssdm name="zext_ln48_156"/></StgValue>
</operation>

<operation id="3662" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:788 %u_addr_70 = getelementptr i64 %u, i64 0, i64 %zext_ln48_156

]]></Node>
<StgValue><ssdm name="u_addr_70"/></StgValue>
</operation>

<operation id="3663" st_id="35" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3664" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1123 %sub_11 = dsub i64 %add1_11, i64 %mul3_11

]]></Node>
<StgValue><ssdm name="sub_11"/></StgValue>
</operation>

<operation id="3665" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1140 %sub_12 = dsub i64 %add1_12, i64 %mul3_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="3666" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1157 %sub_13 = dsub i64 %add1_13, i64 %mul3_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="3667" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1170 %add1_14 = dadd i64 %mul1_14, i64 %mul2_14

]]></Node>
<StgValue><ssdm name="add1_14"/></StgValue>
</operation>

<operation id="3668" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1187 %add1_15 = dadd i64 %mul1_15, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="add1_15"/></StgValue>
</operation>

<operation id="3669" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1204 %add1_16 = dadd i64 %mul1_16, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="add1_16"/></StgValue>
</operation>

<operation id="3670" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1221 %add1_17 = dadd i64 %mul1_17, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="add1_17"/></StgValue>
</operation>

<operation id="3671" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1224 %mul3_17 = dmul i64 %bitcast_ln48_111, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_17"/></StgValue>
</operation>

<operation id="3672" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1234 %mul1_18 = dmul i64 %bitcast_ln48_19, i64 45

]]></Node>
<StgValue><ssdm name="mul1_18"/></StgValue>
</operation>

<operation id="3673" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1237 %mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="3674" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1241 %mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_18"/></StgValue>
</operation>

<operation id="3675" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1251 %mul1_19 = dmul i64 %bitcast_ln48_20, i64 45

]]></Node>
<StgValue><ssdm name="mul1_19"/></StgValue>
</operation>

<operation id="3676" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1254 %mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="3677" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1258 %mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_19"/></StgValue>
</operation>

<operation id="3678" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1268 %mul1_20 = dmul i64 %bitcast_ln48_21, i64 45

]]></Node>
<StgValue><ssdm name="mul1_20"/></StgValue>
</operation>

<operation id="3679" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1270 %bitcast_ln48_119 = bitcast i64 %u_load_98

]]></Node>
<StgValue><ssdm name="bitcast_ln48_119"/></StgValue>
</operation>

<operation id="3680" st_id="35" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1271 %mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="3681" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1274 %bitcast_ln48_120 = bitcast i64 %u_load_99

]]></Node>
<StgValue><ssdm name="bitcast_ln48_120"/></StgValue>
</operation>

<operation id="3682" st_id="35" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1275 %mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_20"/></StgValue>
</operation>

<operation id="3683" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1283 %u_load_22 = load i12 %u_addr_68

]]></Node>
<StgValue><ssdm name="u_load_22"/></StgValue>
</operation>

<operation id="3684" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1286 %u_load_100 = load i12 %u_addr_66

]]></Node>
<StgValue><ssdm name="u_load_100"/></StgValue>
</operation>

<operation id="3685" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1290 %u_load_101 = load i12 %u_addr_70

]]></Node>
<StgValue><ssdm name="u_load_101"/></StgValue>
</operation>

<operation id="3686" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1300 %u_load_23 = load i12 %u_addr_71

]]></Node>
<StgValue><ssdm name="u_load_23"/></StgValue>
</operation>

<operation id="3687" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1860 %store_ln47 = store i64 4606281689515443168, i12 %p_addr_58

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="3688" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1877 %store_ln47 = store i64 4606281691293679285, i12 %p_addr_59

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="3689" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:81 %add_ln48_22 = add i11 %zext_ln48_1, i11 1440

]]></Node>
<StgValue><ssdm name="add_ln48_22"/></StgValue>
</operation>

<operation id="3690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:82 %zext_ln48_29 = zext i11 %add_ln48_22

]]></Node>
<StgValue><ssdm name="zext_ln48_29"/></StgValue>
</operation>

<operation id="3691" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:83 %u_addr_69 = getelementptr i64 %u, i64 0, i64 %zext_ln48_29

]]></Node>
<StgValue><ssdm name="u_addr_69"/></StgValue>
</operation>

<operation id="3692" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:789 %add_ln48_132 = add i11 %zext_ln48_129, i11 1440

]]></Node>
<StgValue><ssdm name="add_ln48_132"/></StgValue>
</operation>

<operation id="3693" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:790 %zext_ln48_157 = zext i11 %add_ln48_132

]]></Node>
<StgValue><ssdm name="zext_ln48_157"/></StgValue>
</operation>

<operation id="3694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:791 %u_addr_73 = getelementptr i64 %u, i64 0, i64 %zext_ln48_157

]]></Node>
<StgValue><ssdm name="u_addr_73"/></StgValue>
</operation>

<operation id="3695" st_id="36" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3696" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1140 %sub_12 = dsub i64 %add1_12, i64 %mul3_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="3697" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1157 %sub_13 = dsub i64 %add1_13, i64 %mul3_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="3698" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1174 %sub_14 = dsub i64 %add1_14, i64 %mul3_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="3699" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1187 %add1_15 = dadd i64 %mul1_15, i64 %mul2_15

]]></Node>
<StgValue><ssdm name="add1_15"/></StgValue>
</operation>

<operation id="3700" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1204 %add1_16 = dadd i64 %mul1_16, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="add1_16"/></StgValue>
</operation>

<operation id="3701" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1221 %add1_17 = dadd i64 %mul1_17, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="add1_17"/></StgValue>
</operation>

<operation id="3702" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1237 %mul2_18 = dmul i64 %bitcast_ln48_113, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_18"/></StgValue>
</operation>

<operation id="3703" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1241 %mul3_18 = dmul i64 %bitcast_ln48_114, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_18"/></StgValue>
</operation>

<operation id="3704" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1251 %mul1_19 = dmul i64 %bitcast_ln48_20, i64 45

]]></Node>
<StgValue><ssdm name="mul1_19"/></StgValue>
</operation>

<operation id="3705" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1254 %mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="3706" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1258 %mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_19"/></StgValue>
</operation>

<operation id="3707" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1268 %mul1_20 = dmul i64 %bitcast_ln48_21, i64 45

]]></Node>
<StgValue><ssdm name="mul1_20"/></StgValue>
</operation>

<operation id="3708" st_id="36" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1271 %mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="3709" st_id="36" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1275 %mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_20"/></StgValue>
</operation>

<operation id="3710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1284 %bitcast_ln48_22 = bitcast i64 %u_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln48_22"/></StgValue>
</operation>

<operation id="3711" st_id="36" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1285 %mul1_21 = dmul i64 %bitcast_ln48_22, i64 45

]]></Node>
<StgValue><ssdm name="mul1_21"/></StgValue>
</operation>

<operation id="3712" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1287 %bitcast_ln48_122 = bitcast i64 %u_load_100

]]></Node>
<StgValue><ssdm name="bitcast_ln48_122"/></StgValue>
</operation>

<operation id="3713" st_id="36" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1288 %mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="3714" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1290 %u_load_101 = load i12 %u_addr_70

]]></Node>
<StgValue><ssdm name="u_load_101"/></StgValue>
</operation>

<operation id="3715" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1300 %u_load_23 = load i12 %u_addr_71

]]></Node>
<StgValue><ssdm name="u_load_23"/></StgValue>
</operation>

<operation id="3716" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1303 %u_load_102 = load i12 %u_addr_69

]]></Node>
<StgValue><ssdm name="u_load_102"/></StgValue>
</operation>

<operation id="3717" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1307 %u_load_103 = load i12 %u_addr_73

]]></Node>
<StgValue><ssdm name="u_load_103"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="3718" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:84 %add_ln48_23 = add i11 %zext_ln48_1, i11 1500

]]></Node>
<StgValue><ssdm name="add_ln48_23"/></StgValue>
</operation>

<operation id="3719" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:85 %zext_ln48_30 = zext i11 %add_ln48_23

]]></Node>
<StgValue><ssdm name="zext_ln48_30"/></StgValue>
</operation>

<operation id="3720" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:86 %u_addr_72 = getelementptr i64 %u, i64 0, i64 %zext_ln48_30

]]></Node>
<StgValue><ssdm name="u_addr_72"/></StgValue>
</operation>

<operation id="3721" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:591 %add_ln48_78 = add i11 %zext_ln48_65, i11 1500

]]></Node>
<StgValue><ssdm name="add_ln48_78"/></StgValue>
</operation>

<operation id="3722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:592 %zext_ln48_94 = zext i11 %add_ln48_78

]]></Node>
<StgValue><ssdm name="zext_ln48_94"/></StgValue>
</operation>

<operation id="3723" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:593 %u_addr_74 = getelementptr i64 %u, i64 0, i64 %zext_ln48_94

]]></Node>
<StgValue><ssdm name="u_addr_74"/></StgValue>
</operation>

<operation id="3724" st_id="37" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3725" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1140 %sub_12 = dsub i64 %add1_12, i64 %mul3_12

]]></Node>
<StgValue><ssdm name="sub_12"/></StgValue>
</operation>

<operation id="3726" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1157 %sub_13 = dsub i64 %add1_13, i64 %mul3_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="3727" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1174 %sub_14 = dsub i64 %add1_14, i64 %mul3_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="3728" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1191 %sub_15 = dsub i64 %add1_15, i64 %mul3_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="3729" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1204 %add1_16 = dadd i64 %mul1_16, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="add1_16"/></StgValue>
</operation>

<operation id="3730" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1221 %add1_17 = dadd i64 %mul1_17, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="add1_17"/></StgValue>
</operation>

<operation id="3731" st_id="37" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1238 %add1_18 = dadd i64 %mul1_18, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="add1_18"/></StgValue>
</operation>

<operation id="3732" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1251 %mul1_19 = dmul i64 %bitcast_ln48_20, i64 45

]]></Node>
<StgValue><ssdm name="mul1_19"/></StgValue>
</operation>

<operation id="3733" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1254 %mul2_19 = dmul i64 %bitcast_ln48_116, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_19"/></StgValue>
</operation>

<operation id="3734" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1258 %mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_19"/></StgValue>
</operation>

<operation id="3735" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1268 %mul1_20 = dmul i64 %bitcast_ln48_21, i64 45

]]></Node>
<StgValue><ssdm name="mul1_20"/></StgValue>
</operation>

<operation id="3736" st_id="37" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1271 %mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="3737" st_id="37" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1275 %mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_20"/></StgValue>
</operation>

<operation id="3738" st_id="37" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1285 %mul1_21 = dmul i64 %bitcast_ln48_22, i64 45

]]></Node>
<StgValue><ssdm name="mul1_21"/></StgValue>
</operation>

<operation id="3739" st_id="37" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1288 %mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="3740" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1291 %bitcast_ln48_123 = bitcast i64 %u_load_101

]]></Node>
<StgValue><ssdm name="bitcast_ln48_123"/></StgValue>
</operation>

<operation id="3741" st_id="37" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1292 %mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_21"/></StgValue>
</operation>

<operation id="3742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1301 %bitcast_ln48_23 = bitcast i64 %u_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln48_23"/></StgValue>
</operation>

<operation id="3743" st_id="37" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1302 %mul1_22 = dmul i64 %bitcast_ln48_23, i64 45

]]></Node>
<StgValue><ssdm name="mul1_22"/></StgValue>
</operation>

<operation id="3744" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1303 %u_load_102 = load i12 %u_addr_69

]]></Node>
<StgValue><ssdm name="u_load_102"/></StgValue>
</operation>

<operation id="3745" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1307 %u_load_103 = load i12 %u_addr_73

]]></Node>
<StgValue><ssdm name="u_load_103"/></StgValue>
</operation>

<operation id="3746" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1317 %u_load_24 = load i12 %u_addr_74

]]></Node>
<StgValue><ssdm name="u_load_24"/></StgValue>
</operation>

<operation id="3747" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1320 %u_load_104 = load i12 %u_addr_72

]]></Node>
<StgValue><ssdm name="u_load_104"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="3748" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:594 %add_ln48_79 = add i10 %zext_ln48_68, i10 536

]]></Node>
<StgValue><ssdm name="add_ln48_79"/></StgValue>
</operation>

<operation id="3749" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:595 %sext_ln48_25 = sext i10 %add_ln48_79

]]></Node>
<StgValue><ssdm name="sext_ln48_25"/></StgValue>
</operation>

<operation id="3750" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:596 %zext_ln48_95 = zext i11 %sext_ln48_25

]]></Node>
<StgValue><ssdm name="zext_ln48_95"/></StgValue>
</operation>

<operation id="3751" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:597 %u_addr_77 = getelementptr i64 %u, i64 0, i64 %zext_ln48_95

]]></Node>
<StgValue><ssdm name="u_addr_77"/></StgValue>
</operation>

<operation id="3752" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:792 %add_ln48_133 = add i11 %zext_ln48_129, i11 1500

]]></Node>
<StgValue><ssdm name="add_ln48_133"/></StgValue>
</operation>

<operation id="3753" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:793 %zext_ln48_158 = zext i11 %add_ln48_133

]]></Node>
<StgValue><ssdm name="zext_ln48_158"/></StgValue>
</operation>

<operation id="3754" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:794 %u_addr_76 = getelementptr i64 %u, i64 0, i64 %zext_ln48_158

]]></Node>
<StgValue><ssdm name="u_addr_76"/></StgValue>
</operation>

<operation id="3755" st_id="38" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3756" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1157 %sub_13 = dsub i64 %add1_13, i64 %mul3_13

]]></Node>
<StgValue><ssdm name="sub_13"/></StgValue>
</operation>

<operation id="3757" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1174 %sub_14 = dsub i64 %add1_14, i64 %mul3_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="3758" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1191 %sub_15 = dsub i64 %add1_15, i64 %mul3_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="3759" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1204 %add1_16 = dadd i64 %mul1_16, i64 %mul2_16

]]></Node>
<StgValue><ssdm name="add1_16"/></StgValue>
</operation>

<operation id="3760" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1221 %add1_17 = dadd i64 %mul1_17, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="add1_17"/></StgValue>
</operation>

<operation id="3761" st_id="38" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1238 %add1_18 = dadd i64 %mul1_18, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="add1_18"/></StgValue>
</operation>

<operation id="3762" st_id="38" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1255 %add1_19 = dadd i64 %mul1_19, i64 %mul2_19

]]></Node>
<StgValue><ssdm name="add1_19"/></StgValue>
</operation>

<operation id="3763" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1258 %mul3_19 = dmul i64 %bitcast_ln48_117, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_19"/></StgValue>
</operation>

<operation id="3764" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1268 %mul1_20 = dmul i64 %bitcast_ln48_21, i64 45

]]></Node>
<StgValue><ssdm name="mul1_20"/></StgValue>
</operation>

<operation id="3765" st_id="38" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1271 %mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="3766" st_id="38" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1275 %mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_20"/></StgValue>
</operation>

<operation id="3767" st_id="38" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1285 %mul1_21 = dmul i64 %bitcast_ln48_22, i64 45

]]></Node>
<StgValue><ssdm name="mul1_21"/></StgValue>
</operation>

<operation id="3768" st_id="38" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1288 %mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="3769" st_id="38" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1292 %mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_21"/></StgValue>
</operation>

<operation id="3770" st_id="38" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1302 %mul1_22 = dmul i64 %bitcast_ln48_23, i64 45

]]></Node>
<StgValue><ssdm name="mul1_22"/></StgValue>
</operation>

<operation id="3771" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1304 %bitcast_ln48_125 = bitcast i64 %u_load_102

]]></Node>
<StgValue><ssdm name="bitcast_ln48_125"/></StgValue>
</operation>

<operation id="3772" st_id="38" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1305 %mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="3773" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1308 %bitcast_ln48_126 = bitcast i64 %u_load_103

]]></Node>
<StgValue><ssdm name="bitcast_ln48_126"/></StgValue>
</operation>

<operation id="3774" st_id="38" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1309 %mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_22"/></StgValue>
</operation>

<operation id="3775" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1317 %u_load_24 = load i12 %u_addr_74

]]></Node>
<StgValue><ssdm name="u_load_24"/></StgValue>
</operation>

<operation id="3776" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1320 %u_load_104 = load i12 %u_addr_72

]]></Node>
<StgValue><ssdm name="u_load_104"/></StgValue>
</operation>

<operation id="3777" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1324 %u_load_105 = load i12 %u_addr_76

]]></Node>
<StgValue><ssdm name="u_load_105"/></StgValue>
</operation>

<operation id="3778" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1334 %u_load_106 = load i12 %u_addr_77

]]></Node>
<StgValue><ssdm name="u_load_106"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="3779" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:87 %add_ln48_24 = add i10 %zext_ln48_4, i10 536

]]></Node>
<StgValue><ssdm name="add_ln48_24"/></StgValue>
</operation>

<operation id="3780" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:88 %sext_ln48_5 = sext i10 %add_ln48_24

]]></Node>
<StgValue><ssdm name="sext_ln48_5"/></StgValue>
</operation>

<operation id="3781" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:89 %zext_ln48_31 = zext i11 %sext_ln48_5

]]></Node>
<StgValue><ssdm name="zext_ln48_31"/></StgValue>
</operation>

<operation id="3782" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:90 %u_addr_75 = getelementptr i64 %u, i64 0, i64 %zext_ln48_31

]]></Node>
<StgValue><ssdm name="u_addr_75"/></StgValue>
</operation>

<operation id="3783" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:795 %add_ln48_134 = add i10 %zext_ln48_132, i10 536

]]></Node>
<StgValue><ssdm name="add_ln48_134"/></StgValue>
</operation>

<operation id="3784" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:796 %sext_ln48_45 = sext i10 %add_ln48_134

]]></Node>
<StgValue><ssdm name="sext_ln48_45"/></StgValue>
</operation>

<operation id="3785" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:797 %zext_ln48_159 = zext i11 %sext_ln48_45

]]></Node>
<StgValue><ssdm name="zext_ln48_159"/></StgValue>
</operation>

<operation id="3786" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:798 %u_addr_79 = getelementptr i64 %u, i64 0, i64 %zext_ln48_159

]]></Node>
<StgValue><ssdm name="u_addr_79"/></StgValue>
</operation>

<operation id="3787" st_id="39" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3788" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1174 %sub_14 = dsub i64 %add1_14, i64 %mul3_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="3789" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1191 %sub_15 = dsub i64 %add1_15, i64 %mul3_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="3790" st_id="39" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1208 %sub_16 = dsub i64 %add1_16, i64 %mul3_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="3791" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1221 %add1_17 = dadd i64 %mul1_17, i64 %mul2_17

]]></Node>
<StgValue><ssdm name="add1_17"/></StgValue>
</operation>

<operation id="3792" st_id="39" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1238 %add1_18 = dadd i64 %mul1_18, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="add1_18"/></StgValue>
</operation>

<operation id="3793" st_id="39" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1255 %add1_19 = dadd i64 %mul1_19, i64 %mul2_19

]]></Node>
<StgValue><ssdm name="add1_19"/></StgValue>
</operation>

<operation id="3794" st_id="39" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1271 %mul2_20 = dmul i64 %bitcast_ln48_119, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_20"/></StgValue>
</operation>

<operation id="3795" st_id="39" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1275 %mul3_20 = dmul i64 %bitcast_ln48_120, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_20"/></StgValue>
</operation>

<operation id="3796" st_id="39" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1285 %mul1_21 = dmul i64 %bitcast_ln48_22, i64 45

]]></Node>
<StgValue><ssdm name="mul1_21"/></StgValue>
</operation>

<operation id="3797" st_id="39" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1288 %mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="3798" st_id="39" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1292 %mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_21"/></StgValue>
</operation>

<operation id="3799" st_id="39" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1302 %mul1_22 = dmul i64 %bitcast_ln48_23, i64 45

]]></Node>
<StgValue><ssdm name="mul1_22"/></StgValue>
</operation>

<operation id="3800" st_id="39" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1305 %mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="3801" st_id="39" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1309 %mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_22"/></StgValue>
</operation>

<operation id="3802" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1318 %bitcast_ln48_24 = bitcast i64 %u_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln48_24"/></StgValue>
</operation>

<operation id="3803" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1319 %mul1_23 = dmul i64 %bitcast_ln48_24, i64 45

]]></Node>
<StgValue><ssdm name="mul1_23"/></StgValue>
</operation>

<operation id="3804" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1321 %bitcast_ln48_128 = bitcast i64 %u_load_104

]]></Node>
<StgValue><ssdm name="bitcast_ln48_128"/></StgValue>
</operation>

<operation id="3805" st_id="39" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1322 %mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="3806" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1324 %u_load_105 = load i12 %u_addr_76

]]></Node>
<StgValue><ssdm name="u_load_105"/></StgValue>
</operation>

<operation id="3807" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1334 %u_load_106 = load i12 %u_addr_77

]]></Node>
<StgValue><ssdm name="u_load_106"/></StgValue>
</operation>

<operation id="3808" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1337 %u_load_107 = load i12 %u_addr_75

]]></Node>
<StgValue><ssdm name="u_load_107"/></StgValue>
</operation>

<operation id="3809" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1341 %u_load_108 = load i12 %u_addr_79

]]></Node>
<StgValue><ssdm name="u_load_108"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="3810" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:91 %add_ln48_25 = add i10 %zext_ln48_4, i10 596

]]></Node>
<StgValue><ssdm name="add_ln48_25"/></StgValue>
</operation>

<operation id="3811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:92 %sext_ln48_6 = sext i10 %add_ln48_25

]]></Node>
<StgValue><ssdm name="sext_ln48_6"/></StgValue>
</operation>

<operation id="3812" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:93 %zext_ln48_32 = zext i11 %sext_ln48_6

]]></Node>
<StgValue><ssdm name="zext_ln48_32"/></StgValue>
</operation>

<operation id="3813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:94 %u_addr_78 = getelementptr i64 %u, i64 0, i64 %zext_ln48_32

]]></Node>
<StgValue><ssdm name="u_addr_78"/></StgValue>
</operation>

<operation id="3814" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:598 %add_ln48_80 = add i10 %zext_ln48_68, i10 596

]]></Node>
<StgValue><ssdm name="add_ln48_80"/></StgValue>
</operation>

<operation id="3815" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:599 %sext_ln48_26 = sext i10 %add_ln48_80

]]></Node>
<StgValue><ssdm name="sext_ln48_26"/></StgValue>
</operation>

<operation id="3816" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:600 %zext_ln48_96 = zext i11 %sext_ln48_26

]]></Node>
<StgValue><ssdm name="zext_ln48_96"/></StgValue>
</operation>

<operation id="3817" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:601 %u_addr_80 = getelementptr i64 %u, i64 0, i64 %zext_ln48_96

]]></Node>
<StgValue><ssdm name="u_addr_80"/></StgValue>
</operation>

<operation id="3818" st_id="40" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3819" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1174 %sub_14 = dsub i64 %add1_14, i64 %mul3_14

]]></Node>
<StgValue><ssdm name="sub_14"/></StgValue>
</operation>

<operation id="3820" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1191 %sub_15 = dsub i64 %add1_15, i64 %mul3_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="3821" st_id="40" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1208 %sub_16 = dsub i64 %add1_16, i64 %mul3_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="3822" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1225 %sub_17 = dsub i64 %add1_17, i64 %mul3_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="3823" st_id="40" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1238 %add1_18 = dadd i64 %mul1_18, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="add1_18"/></StgValue>
</operation>

<operation id="3824" st_id="40" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1255 %add1_19 = dadd i64 %mul1_19, i64 %mul2_19

]]></Node>
<StgValue><ssdm name="add1_19"/></StgValue>
</operation>

<operation id="3825" st_id="40" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1272 %add1_20 = dadd i64 %mul1_20, i64 %mul2_20

]]></Node>
<StgValue><ssdm name="add1_20"/></StgValue>
</operation>

<operation id="3826" st_id="40" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1285 %mul1_21 = dmul i64 %bitcast_ln48_22, i64 45

]]></Node>
<StgValue><ssdm name="mul1_21"/></StgValue>
</operation>

<operation id="3827" st_id="40" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1288 %mul2_21 = dmul i64 %bitcast_ln48_122, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_21"/></StgValue>
</operation>

<operation id="3828" st_id="40" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1292 %mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_21"/></StgValue>
</operation>

<operation id="3829" st_id="40" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1302 %mul1_22 = dmul i64 %bitcast_ln48_23, i64 45

]]></Node>
<StgValue><ssdm name="mul1_22"/></StgValue>
</operation>

<operation id="3830" st_id="40" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1305 %mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="3831" st_id="40" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1309 %mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_22"/></StgValue>
</operation>

<operation id="3832" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1319 %mul1_23 = dmul i64 %bitcast_ln48_24, i64 45

]]></Node>
<StgValue><ssdm name="mul1_23"/></StgValue>
</operation>

<operation id="3833" st_id="40" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1322 %mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="3834" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1325 %bitcast_ln48_129 = bitcast i64 %u_load_105

]]></Node>
<StgValue><ssdm name="bitcast_ln48_129"/></StgValue>
</operation>

<operation id="3835" st_id="40" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1326 %mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_23"/></StgValue>
</operation>

<operation id="3836" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1335 %bitcast_ln48_25 = bitcast i64 %u_load_106

]]></Node>
<StgValue><ssdm name="bitcast_ln48_25"/></StgValue>
</operation>

<operation id="3837" st_id="40" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1336 %mul1_24 = dmul i64 %bitcast_ln48_25, i64 45

]]></Node>
<StgValue><ssdm name="mul1_24"/></StgValue>
</operation>

<operation id="3838" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1337 %u_load_107 = load i12 %u_addr_75

]]></Node>
<StgValue><ssdm name="u_load_107"/></StgValue>
</operation>

<operation id="3839" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1341 %u_load_108 = load i12 %u_addr_79

]]></Node>
<StgValue><ssdm name="u_load_108"/></StgValue>
</operation>

<operation id="3840" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1351 %u_load_26 = load i12 %u_addr_80

]]></Node>
<StgValue><ssdm name="u_load_26"/></StgValue>
</operation>

<operation id="3841" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1354 %u_load_109 = load i12 %u_addr_78

]]></Node>
<StgValue><ssdm name="u_load_109"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="3842" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:602 %add_ln48_81 = add i10 %zext_ln48_68, i10 656

]]></Node>
<StgValue><ssdm name="add_ln48_81"/></StgValue>
</operation>

<operation id="3843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:603 %sext_ln48_27 = sext i10 %add_ln48_81

]]></Node>
<StgValue><ssdm name="sext_ln48_27"/></StgValue>
</operation>

<operation id="3844" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:604 %zext_ln48_97 = zext i11 %sext_ln48_27

]]></Node>
<StgValue><ssdm name="zext_ln48_97"/></StgValue>
</operation>

<operation id="3845" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:605 %u_addr_83 = getelementptr i64 %u, i64 0, i64 %zext_ln48_97

]]></Node>
<StgValue><ssdm name="u_addr_83"/></StgValue>
</operation>

<operation id="3846" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:799 %add_ln48_135 = add i10 %zext_ln48_132, i10 596

]]></Node>
<StgValue><ssdm name="add_ln48_135"/></StgValue>
</operation>

<operation id="3847" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:800 %sext_ln48_46 = sext i10 %add_ln48_135

]]></Node>
<StgValue><ssdm name="sext_ln48_46"/></StgValue>
</operation>

<operation id="3848" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:801 %zext_ln48_160 = zext i11 %sext_ln48_46

]]></Node>
<StgValue><ssdm name="zext_ln48_160"/></StgValue>
</operation>

<operation id="3849" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:802 %u_addr_82 = getelementptr i64 %u, i64 0, i64 %zext_ln48_160

]]></Node>
<StgValue><ssdm name="u_addr_82"/></StgValue>
</operation>

<operation id="3850" st_id="41" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3851" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1191 %sub_15 = dsub i64 %add1_15, i64 %mul3_15

]]></Node>
<StgValue><ssdm name="sub_15"/></StgValue>
</operation>

<operation id="3852" st_id="41" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1208 %sub_16 = dsub i64 %add1_16, i64 %mul3_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="3853" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1225 %sub_17 = dsub i64 %add1_17, i64 %mul3_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="3854" st_id="41" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1238 %add1_18 = dadd i64 %mul1_18, i64 %mul2_18

]]></Node>
<StgValue><ssdm name="add1_18"/></StgValue>
</operation>

<operation id="3855" st_id="41" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1255 %add1_19 = dadd i64 %mul1_19, i64 %mul2_19

]]></Node>
<StgValue><ssdm name="add1_19"/></StgValue>
</operation>

<operation id="3856" st_id="41" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1272 %add1_20 = dadd i64 %mul1_20, i64 %mul2_20

]]></Node>
<StgValue><ssdm name="add1_20"/></StgValue>
</operation>

<operation id="3857" st_id="41" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1289 %add1_21 = dadd i64 %mul1_21, i64 %mul2_21

]]></Node>
<StgValue><ssdm name="add1_21"/></StgValue>
</operation>

<operation id="3858" st_id="41" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1292 %mul3_21 = dmul i64 %bitcast_ln48_123, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_21"/></StgValue>
</operation>

<operation id="3859" st_id="41" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1302 %mul1_22 = dmul i64 %bitcast_ln48_23, i64 45

]]></Node>
<StgValue><ssdm name="mul1_22"/></StgValue>
</operation>

<operation id="3860" st_id="41" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1305 %mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="3861" st_id="41" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1309 %mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_22"/></StgValue>
</operation>

<operation id="3862" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1319 %mul1_23 = dmul i64 %bitcast_ln48_24, i64 45

]]></Node>
<StgValue><ssdm name="mul1_23"/></StgValue>
</operation>

<operation id="3863" st_id="41" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1322 %mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="3864" st_id="41" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1326 %mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_23"/></StgValue>
</operation>

<operation id="3865" st_id="41" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1336 %mul1_24 = dmul i64 %bitcast_ln48_25, i64 45

]]></Node>
<StgValue><ssdm name="mul1_24"/></StgValue>
</operation>

<operation id="3866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1338 %bitcast_ln48_131 = bitcast i64 %u_load_107

]]></Node>
<StgValue><ssdm name="bitcast_ln48_131"/></StgValue>
</operation>

<operation id="3867" st_id="41" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1339 %mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="3868" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1342 %bitcast_ln48_132 = bitcast i64 %u_load_108

]]></Node>
<StgValue><ssdm name="bitcast_ln48_132"/></StgValue>
</operation>

<operation id="3869" st_id="41" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1343 %mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_24"/></StgValue>
</operation>

<operation id="3870" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1351 %u_load_26 = load i12 %u_addr_80

]]></Node>
<StgValue><ssdm name="u_load_26"/></StgValue>
</operation>

<operation id="3871" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1354 %u_load_109 = load i12 %u_addr_78

]]></Node>
<StgValue><ssdm name="u_load_109"/></StgValue>
</operation>

<operation id="3872" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1358 %u_load_110 = load i12 %u_addr_82

]]></Node>
<StgValue><ssdm name="u_load_110"/></StgValue>
</operation>

<operation id="3873" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1368 %u_load_27 = load i12 %u_addr_83

]]></Node>
<StgValue><ssdm name="u_load_27"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="3874" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:95 %add_ln48_26 = add i10 %zext_ln48_4, i10 656

]]></Node>
<StgValue><ssdm name="add_ln48_26"/></StgValue>
</operation>

<operation id="3875" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:96 %sext_ln48_7 = sext i10 %add_ln48_26

]]></Node>
<StgValue><ssdm name="sext_ln48_7"/></StgValue>
</operation>

<operation id="3876" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:97 %zext_ln48_33 = zext i11 %sext_ln48_7

]]></Node>
<StgValue><ssdm name="zext_ln48_33"/></StgValue>
</operation>

<operation id="3877" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:98 %u_addr_81 = getelementptr i64 %u, i64 0, i64 %zext_ln48_33

]]></Node>
<StgValue><ssdm name="u_addr_81"/></StgValue>
</operation>

<operation id="3878" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:803 %add_ln48_136 = add i10 %zext_ln48_132, i10 656

]]></Node>
<StgValue><ssdm name="add_ln48_136"/></StgValue>
</operation>

<operation id="3879" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:804 %sext_ln48_47 = sext i10 %add_ln48_136

]]></Node>
<StgValue><ssdm name="sext_ln48_47"/></StgValue>
</operation>

<operation id="3880" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:805 %zext_ln48_161 = zext i11 %sext_ln48_47

]]></Node>
<StgValue><ssdm name="zext_ln48_161"/></StgValue>
</operation>

<operation id="3881" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:806 %u_addr_85 = getelementptr i64 %u, i64 0, i64 %zext_ln48_161

]]></Node>
<StgValue><ssdm name="u_addr_85"/></StgValue>
</operation>

<operation id="3882" st_id="42" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3883" st_id="42" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1208 %sub_16 = dsub i64 %add1_16, i64 %mul3_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="3884" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1225 %sub_17 = dsub i64 %add1_17, i64 %mul3_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="3885" st_id="42" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1242 %sub_18 = dsub i64 %add1_18, i64 %mul3_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>

<operation id="3886" st_id="42" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1255 %add1_19 = dadd i64 %mul1_19, i64 %mul2_19

]]></Node>
<StgValue><ssdm name="add1_19"/></StgValue>
</operation>

<operation id="3887" st_id="42" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1272 %add1_20 = dadd i64 %mul1_20, i64 %mul2_20

]]></Node>
<StgValue><ssdm name="add1_20"/></StgValue>
</operation>

<operation id="3888" st_id="42" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1289 %add1_21 = dadd i64 %mul1_21, i64 %mul2_21

]]></Node>
<StgValue><ssdm name="add1_21"/></StgValue>
</operation>

<operation id="3889" st_id="42" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1305 %mul2_22 = dmul i64 %bitcast_ln48_125, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_22"/></StgValue>
</operation>

<operation id="3890" st_id="42" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1309 %mul3_22 = dmul i64 %bitcast_ln48_126, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_22"/></StgValue>
</operation>

<operation id="3891" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1319 %mul1_23 = dmul i64 %bitcast_ln48_24, i64 45

]]></Node>
<StgValue><ssdm name="mul1_23"/></StgValue>
</operation>

<operation id="3892" st_id="42" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1322 %mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="3893" st_id="42" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1326 %mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_23"/></StgValue>
</operation>

<operation id="3894" st_id="42" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1336 %mul1_24 = dmul i64 %bitcast_ln48_25, i64 45

]]></Node>
<StgValue><ssdm name="mul1_24"/></StgValue>
</operation>

<operation id="3895" st_id="42" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1339 %mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="3896" st_id="42" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1343 %mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_24"/></StgValue>
</operation>

<operation id="3897" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1352 %bitcast_ln48_134 = bitcast i64 %u_load_26

]]></Node>
<StgValue><ssdm name="bitcast_ln48_134"/></StgValue>
</operation>

<operation id="3898" st_id="42" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1353 %mul1_25 = dmul i64 %bitcast_ln48_134, i64 45

]]></Node>
<StgValue><ssdm name="mul1_25"/></StgValue>
</operation>

<operation id="3899" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1355 %bitcast_ln48_135 = bitcast i64 %u_load_109

]]></Node>
<StgValue><ssdm name="bitcast_ln48_135"/></StgValue>
</operation>

<operation id="3900" st_id="42" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1356 %mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="3901" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1358 %u_load_110 = load i12 %u_addr_82

]]></Node>
<StgValue><ssdm name="u_load_110"/></StgValue>
</operation>

<operation id="3902" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1368 %u_load_27 = load i12 %u_addr_83

]]></Node>
<StgValue><ssdm name="u_load_27"/></StgValue>
</operation>

<operation id="3903" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1371 %u_load_111 = load i12 %u_addr_81

]]></Node>
<StgValue><ssdm name="u_load_111"/></StgValue>
</operation>

<operation id="3904" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1375 %u_load_112 = load i12 %u_addr_85

]]></Node>
<StgValue><ssdm name="u_load_112"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="3905" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:99 %add_ln48_27 = add i10 %zext_ln48_4, i10 716

]]></Node>
<StgValue><ssdm name="add_ln48_27"/></StgValue>
</operation>

<operation id="3906" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:100 %sext_ln48_8 = sext i10 %add_ln48_27

]]></Node>
<StgValue><ssdm name="sext_ln48_8"/></StgValue>
</operation>

<operation id="3907" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:101 %zext_ln48_34 = zext i11 %sext_ln48_8

]]></Node>
<StgValue><ssdm name="zext_ln48_34"/></StgValue>
</operation>

<operation id="3908" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:102 %u_addr_84 = getelementptr i64 %u, i64 0, i64 %zext_ln48_34

]]></Node>
<StgValue><ssdm name="u_addr_84"/></StgValue>
</operation>

<operation id="3909" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:606 %add_ln48_82 = add i10 %zext_ln48_68, i10 716

]]></Node>
<StgValue><ssdm name="add_ln48_82"/></StgValue>
</operation>

<operation id="3910" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:607 %sext_ln48_28 = sext i10 %add_ln48_82

]]></Node>
<StgValue><ssdm name="sext_ln48_28"/></StgValue>
</operation>

<operation id="3911" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:608 %zext_ln48_98 = zext i11 %sext_ln48_28

]]></Node>
<StgValue><ssdm name="zext_ln48_98"/></StgValue>
</operation>

<operation id="3912" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:609 %u_addr_86 = getelementptr i64 %u, i64 0, i64 %zext_ln48_98

]]></Node>
<StgValue><ssdm name="u_addr_86"/></StgValue>
</operation>

<operation id="3913" st_id="43" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3914" st_id="43" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1208 %sub_16 = dsub i64 %add1_16, i64 %mul3_16

]]></Node>
<StgValue><ssdm name="sub_16"/></StgValue>
</operation>

<operation id="3915" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1225 %sub_17 = dsub i64 %add1_17, i64 %mul3_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="3916" st_id="43" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1242 %sub_18 = dsub i64 %add1_18, i64 %mul3_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>

<operation id="3917" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1259 %sub_19 = dsub i64 %add1_19, i64 %mul3_19

]]></Node>
<StgValue><ssdm name="sub_19"/></StgValue>
</operation>

<operation id="3918" st_id="43" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1272 %add1_20 = dadd i64 %mul1_20, i64 %mul2_20

]]></Node>
<StgValue><ssdm name="add1_20"/></StgValue>
</operation>

<operation id="3919" st_id="43" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1289 %add1_21 = dadd i64 %mul1_21, i64 %mul2_21

]]></Node>
<StgValue><ssdm name="add1_21"/></StgValue>
</operation>

<operation id="3920" st_id="43" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1306 %add1_22 = dadd i64 %mul1_22, i64 %mul2_22

]]></Node>
<StgValue><ssdm name="add1_22"/></StgValue>
</operation>

<operation id="3921" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1319 %mul1_23 = dmul i64 %bitcast_ln48_24, i64 45

]]></Node>
<StgValue><ssdm name="mul1_23"/></StgValue>
</operation>

<operation id="3922" st_id="43" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1322 %mul2_23 = dmul i64 %bitcast_ln48_128, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_23"/></StgValue>
</operation>

<operation id="3923" st_id="43" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1326 %mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_23"/></StgValue>
</operation>

<operation id="3924" st_id="43" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1336 %mul1_24 = dmul i64 %bitcast_ln48_25, i64 45

]]></Node>
<StgValue><ssdm name="mul1_24"/></StgValue>
</operation>

<operation id="3925" st_id="43" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1339 %mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="3926" st_id="43" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1343 %mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_24"/></StgValue>
</operation>

<operation id="3927" st_id="43" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1353 %mul1_25 = dmul i64 %bitcast_ln48_134, i64 45

]]></Node>
<StgValue><ssdm name="mul1_25"/></StgValue>
</operation>

<operation id="3928" st_id="43" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1356 %mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="3929" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1359 %bitcast_ln48_136 = bitcast i64 %u_load_110

]]></Node>
<StgValue><ssdm name="bitcast_ln48_136"/></StgValue>
</operation>

<operation id="3930" st_id="43" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1360 %mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_25"/></StgValue>
</operation>

<operation id="3931" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1369 %bitcast_ln48_27 = bitcast i64 %u_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln48_27"/></StgValue>
</operation>

<operation id="3932" st_id="43" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1370 %mul1_26 = dmul i64 %bitcast_ln48_27, i64 45

]]></Node>
<StgValue><ssdm name="mul1_26"/></StgValue>
</operation>

<operation id="3933" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1371 %u_load_111 = load i12 %u_addr_81

]]></Node>
<StgValue><ssdm name="u_load_111"/></StgValue>
</operation>

<operation id="3934" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1375 %u_load_112 = load i12 %u_addr_85

]]></Node>
<StgValue><ssdm name="u_load_112"/></StgValue>
</operation>

<operation id="3935" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1385 %u_load_28 = load i12 %u_addr_86

]]></Node>
<StgValue><ssdm name="u_load_28"/></StgValue>
</operation>

<operation id="3936" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1388 %u_load_113 = load i12 %u_addr_84

]]></Node>
<StgValue><ssdm name="u_load_113"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="3937" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:610 %add_ln48_83 = add i9 %zext_ln48_67, i9 264

]]></Node>
<StgValue><ssdm name="add_ln48_83"/></StgValue>
</operation>

<operation id="3938" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:611 %sext_ln48_29 = sext i9 %add_ln48_83

]]></Node>
<StgValue><ssdm name="sext_ln48_29"/></StgValue>
</operation>

<operation id="3939" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:612 %zext_ln48_99 = zext i11 %sext_ln48_29

]]></Node>
<StgValue><ssdm name="zext_ln48_99"/></StgValue>
</operation>

<operation id="3940" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:613 %u_addr_89 = getelementptr i64 %u, i64 0, i64 %zext_ln48_99

]]></Node>
<StgValue><ssdm name="u_addr_89"/></StgValue>
</operation>

<operation id="3941" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:807 %add_ln48_137 = add i10 %zext_ln48_132, i10 716

]]></Node>
<StgValue><ssdm name="add_ln48_137"/></StgValue>
</operation>

<operation id="3942" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_46_3.split:808 %sext_ln48_48 = sext i10 %add_ln48_137

]]></Node>
<StgValue><ssdm name="sext_ln48_48"/></StgValue>
</operation>

<operation id="3943" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:809 %zext_ln48_162 = zext i11 %sext_ln48_48

]]></Node>
<StgValue><ssdm name="zext_ln48_162"/></StgValue>
</operation>

<operation id="3944" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:810 %u_addr_88 = getelementptr i64 %u, i64 0, i64 %zext_ln48_162

]]></Node>
<StgValue><ssdm name="u_addr_88"/></StgValue>
</operation>

<operation id="3945" st_id="44" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:922 %div1 = ddiv i64 %sub1, i64 181

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="3946" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1225 %sub_17 = dsub i64 %add1_17, i64 %mul3_17

]]></Node>
<StgValue><ssdm name="sub_17"/></StgValue>
</operation>

<operation id="3947" st_id="44" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1242 %sub_18 = dsub i64 %add1_18, i64 %mul3_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>

<operation id="3948" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1259 %sub_19 = dsub i64 %add1_19, i64 %mul3_19

]]></Node>
<StgValue><ssdm name="sub_19"/></StgValue>
</operation>

<operation id="3949" st_id="44" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1272 %add1_20 = dadd i64 %mul1_20, i64 %mul2_20

]]></Node>
<StgValue><ssdm name="add1_20"/></StgValue>
</operation>

<operation id="3950" st_id="44" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1289 %add1_21 = dadd i64 %mul1_21, i64 %mul2_21

]]></Node>
<StgValue><ssdm name="add1_21"/></StgValue>
</operation>

<operation id="3951" st_id="44" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1306 %add1_22 = dadd i64 %mul1_22, i64 %mul2_22

]]></Node>
<StgValue><ssdm name="add1_22"/></StgValue>
</operation>

<operation id="3952" st_id="44" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1323 %add1_23 = dadd i64 %mul1_23, i64 %mul2_23

]]></Node>
<StgValue><ssdm name="add1_23"/></StgValue>
</operation>

<operation id="3953" st_id="44" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1326 %mul3_23 = dmul i64 %bitcast_ln48_129, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_23"/></StgValue>
</operation>

<operation id="3954" st_id="44" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1336 %mul1_24 = dmul i64 %bitcast_ln48_25, i64 45

]]></Node>
<StgValue><ssdm name="mul1_24"/></StgValue>
</operation>

<operation id="3955" st_id="44" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1339 %mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="3956" st_id="44" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1343 %mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_24"/></StgValue>
</operation>

<operation id="3957" st_id="44" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1353 %mul1_25 = dmul i64 %bitcast_ln48_134, i64 45

]]></Node>
<StgValue><ssdm name="mul1_25"/></StgValue>
</operation>

<operation id="3958" st_id="44" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1356 %mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="3959" st_id="44" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1360 %mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_25"/></StgValue>
</operation>

<operation id="3960" st_id="44" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1370 %mul1_26 = dmul i64 %bitcast_ln48_27, i64 45

]]></Node>
<StgValue><ssdm name="mul1_26"/></StgValue>
</operation>

<operation id="3961" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1372 %bitcast_ln48_138 = bitcast i64 %u_load_111

]]></Node>
<StgValue><ssdm name="bitcast_ln48_138"/></StgValue>
</operation>

<operation id="3962" st_id="44" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1373 %mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="3963" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1376 %bitcast_ln48_139 = bitcast i64 %u_load_112

]]></Node>
<StgValue><ssdm name="bitcast_ln48_139"/></StgValue>
</operation>

<operation id="3964" st_id="44" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1377 %mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_26"/></StgValue>
</operation>

<operation id="3965" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1385 %u_load_28 = load i12 %u_addr_86

]]></Node>
<StgValue><ssdm name="u_load_28"/></StgValue>
</operation>

<operation id="3966" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1388 %u_load_113 = load i12 %u_addr_84

]]></Node>
<StgValue><ssdm name="u_load_113"/></StgValue>
</operation>

<operation id="3967" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1392 %u_load_114 = load i12 %u_addr_88

]]></Node>
<StgValue><ssdm name="u_load_114"/></StgValue>
</operation>

<operation id="3968" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1402 %u_load_29 = load i12 %u_addr_89

]]></Node>
<StgValue><ssdm name="u_load_29"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="3969" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:103 %add_ln48_28 = add i9 %zext_ln48_3, i9 264

]]></Node>
<StgValue><ssdm name="add_ln48_28"/></StgValue>
</operation>

<operation id="3970" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:104 %sext_ln48_9 = sext i9 %add_ln48_28

]]></Node>
<StgValue><ssdm name="sext_ln48_9"/></StgValue>
</operation>

<operation id="3971" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:105 %zext_ln48_35 = zext i11 %sext_ln48_9

]]></Node>
<StgValue><ssdm name="zext_ln48_35"/></StgValue>
</operation>

<operation id="3972" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:106 %u_addr_87 = getelementptr i64 %u, i64 0, i64 %zext_ln48_35

]]></Node>
<StgValue><ssdm name="u_addr_87"/></StgValue>
</operation>

<operation id="3973" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:811 %add_ln48_138 = add i9 %zext_ln48_131, i9 264

]]></Node>
<StgValue><ssdm name="add_ln48_138"/></StgValue>
</operation>

<operation id="3974" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:812 %sext_ln48_49 = sext i9 %add_ln48_138

]]></Node>
<StgValue><ssdm name="sext_ln48_49"/></StgValue>
</operation>

<operation id="3975" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:813 %zext_ln48_163 = zext i11 %sext_ln48_49

]]></Node>
<StgValue><ssdm name="zext_ln48_163"/></StgValue>
</operation>

<operation id="3976" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:814 %u_addr_91 = getelementptr i64 %u, i64 0, i64 %zext_ln48_163

]]></Node>
<StgValue><ssdm name="u_addr_91"/></StgValue>
</operation>

<operation id="3977" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:923 %bitcast_ln48_3 = bitcast i64 %div1

]]></Node>
<StgValue><ssdm name="bitcast_ln48_3"/></StgValue>
</operation>

<operation id="3978" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:924 %store_ln48 = store i64 %bitcast_ln48_3, i12 %q_addr_2

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="3979" st_id="45" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:937 %mul4_1 = dmul i64 %div1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="3980" st_id="45" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1242 %sub_18 = dsub i64 %add1_18, i64 %mul3_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>

<operation id="3981" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1259 %sub_19 = dsub i64 %add1_19, i64 %mul3_19

]]></Node>
<StgValue><ssdm name="sub_19"/></StgValue>
</operation>

<operation id="3982" st_id="45" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1276 %sub_20 = dsub i64 %add1_20, i64 %mul3_20

]]></Node>
<StgValue><ssdm name="sub_20"/></StgValue>
</operation>

<operation id="3983" st_id="45" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1289 %add1_21 = dadd i64 %mul1_21, i64 %mul2_21

]]></Node>
<StgValue><ssdm name="add1_21"/></StgValue>
</operation>

<operation id="3984" st_id="45" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1306 %add1_22 = dadd i64 %mul1_22, i64 %mul2_22

]]></Node>
<StgValue><ssdm name="add1_22"/></StgValue>
</operation>

<operation id="3985" st_id="45" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1323 %add1_23 = dadd i64 %mul1_23, i64 %mul2_23

]]></Node>
<StgValue><ssdm name="add1_23"/></StgValue>
</operation>

<operation id="3986" st_id="45" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1339 %mul2_24 = dmul i64 %bitcast_ln48_131, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_24"/></StgValue>
</operation>

<operation id="3987" st_id="45" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1343 %mul3_24 = dmul i64 %bitcast_ln48_132, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_24"/></StgValue>
</operation>

<operation id="3988" st_id="45" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1353 %mul1_25 = dmul i64 %bitcast_ln48_134, i64 45

]]></Node>
<StgValue><ssdm name="mul1_25"/></StgValue>
</operation>

<operation id="3989" st_id="45" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1356 %mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="3990" st_id="45" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1360 %mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_25"/></StgValue>
</operation>

<operation id="3991" st_id="45" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1370 %mul1_26 = dmul i64 %bitcast_ln48_27, i64 45

]]></Node>
<StgValue><ssdm name="mul1_26"/></StgValue>
</operation>

<operation id="3992" st_id="45" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1373 %mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="3993" st_id="45" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1377 %mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_26"/></StgValue>
</operation>

<operation id="3994" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1386 %bitcast_ln48_28 = bitcast i64 %u_load_28

]]></Node>
<StgValue><ssdm name="bitcast_ln48_28"/></StgValue>
</operation>

<operation id="3995" st_id="45" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1387 %mul1_27 = dmul i64 %bitcast_ln48_28, i64 45

]]></Node>
<StgValue><ssdm name="mul1_27"/></StgValue>
</operation>

<operation id="3996" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1389 %bitcast_ln48_141 = bitcast i64 %u_load_113

]]></Node>
<StgValue><ssdm name="bitcast_ln48_141"/></StgValue>
</operation>

<operation id="3997" st_id="45" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1390 %mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="3998" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1392 %u_load_114 = load i12 %u_addr_88

]]></Node>
<StgValue><ssdm name="u_load_114"/></StgValue>
</operation>

<operation id="3999" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1402 %u_load_29 = load i12 %u_addr_89

]]></Node>
<StgValue><ssdm name="u_load_29"/></StgValue>
</operation>

<operation id="4000" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1405 %u_load_115 = load i12 %u_addr_87

]]></Node>
<StgValue><ssdm name="u_load_115"/></StgValue>
</operation>

<operation id="4001" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1409 %u_load_116 = load i12 %u_addr_91

]]></Node>
<StgValue><ssdm name="u_load_116"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="4002" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:107 %add_ln48_29 = add i9 %zext_ln48_3, i9 324

]]></Node>
<StgValue><ssdm name="add_ln48_29"/></StgValue>
</operation>

<operation id="4003" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:108 %sext_ln48_10 = sext i9 %add_ln48_29

]]></Node>
<StgValue><ssdm name="sext_ln48_10"/></StgValue>
</operation>

<operation id="4004" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:109 %zext_ln48_36 = zext i11 %sext_ln48_10

]]></Node>
<StgValue><ssdm name="zext_ln48_36"/></StgValue>
</operation>

<operation id="4005" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:110 %u_addr_90 = getelementptr i64 %u, i64 0, i64 %zext_ln48_36

]]></Node>
<StgValue><ssdm name="u_addr_90"/></StgValue>
</operation>

<operation id="4006" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:614 %add_ln48_84 = add i9 %zext_ln48_67, i9 324

]]></Node>
<StgValue><ssdm name="add_ln48_84"/></StgValue>
</operation>

<operation id="4007" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:615 %sext_ln48_30 = sext i9 %add_ln48_84

]]></Node>
<StgValue><ssdm name="sext_ln48_30"/></StgValue>
</operation>

<operation id="4008" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:616 %zext_ln48_100 = zext i11 %sext_ln48_30

]]></Node>
<StgValue><ssdm name="zext_ln48_100"/></StgValue>
</operation>

<operation id="4009" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:617 %u_addr_92 = getelementptr i64 %u, i64 0, i64 %zext_ln48_100

]]></Node>
<StgValue><ssdm name="u_addr_92"/></StgValue>
</operation>

<operation id="4010" st_id="46" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:937 %mul4_1 = dmul i64 %div1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="4011" st_id="46" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1242 %sub_18 = dsub i64 %add1_18, i64 %mul3_18

]]></Node>
<StgValue><ssdm name="sub_18"/></StgValue>
</operation>

<operation id="4012" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1259 %sub_19 = dsub i64 %add1_19, i64 %mul3_19

]]></Node>
<StgValue><ssdm name="sub_19"/></StgValue>
</operation>

<operation id="4013" st_id="46" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1276 %sub_20 = dsub i64 %add1_20, i64 %mul3_20

]]></Node>
<StgValue><ssdm name="sub_20"/></StgValue>
</operation>

<operation id="4014" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1293 %sub_21 = dsub i64 %add1_21, i64 %mul3_21

]]></Node>
<StgValue><ssdm name="sub_21"/></StgValue>
</operation>

<operation id="4015" st_id="46" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1306 %add1_22 = dadd i64 %mul1_22, i64 %mul2_22

]]></Node>
<StgValue><ssdm name="add1_22"/></StgValue>
</operation>

<operation id="4016" st_id="46" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1323 %add1_23 = dadd i64 %mul1_23, i64 %mul2_23

]]></Node>
<StgValue><ssdm name="add1_23"/></StgValue>
</operation>

<operation id="4017" st_id="46" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1340 %add1_24 = dadd i64 %mul1_24, i64 %mul2_24

]]></Node>
<StgValue><ssdm name="add1_24"/></StgValue>
</operation>

<operation id="4018" st_id="46" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1353 %mul1_25 = dmul i64 %bitcast_ln48_134, i64 45

]]></Node>
<StgValue><ssdm name="mul1_25"/></StgValue>
</operation>

<operation id="4019" st_id="46" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1356 %mul2_25 = dmul i64 %bitcast_ln48_135, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_25"/></StgValue>
</operation>

<operation id="4020" st_id="46" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1360 %mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_25"/></StgValue>
</operation>

<operation id="4021" st_id="46" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1370 %mul1_26 = dmul i64 %bitcast_ln48_27, i64 45

]]></Node>
<StgValue><ssdm name="mul1_26"/></StgValue>
</operation>

<operation id="4022" st_id="46" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1373 %mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="4023" st_id="46" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1377 %mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_26"/></StgValue>
</operation>

<operation id="4024" st_id="46" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1387 %mul1_27 = dmul i64 %bitcast_ln48_28, i64 45

]]></Node>
<StgValue><ssdm name="mul1_27"/></StgValue>
</operation>

<operation id="4025" st_id="46" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1390 %mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="4026" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1393 %bitcast_ln48_142 = bitcast i64 %u_load_114

]]></Node>
<StgValue><ssdm name="bitcast_ln48_142"/></StgValue>
</operation>

<operation id="4027" st_id="46" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1394 %mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_27"/></StgValue>
</operation>

<operation id="4028" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1403 %bitcast_ln48_29 = bitcast i64 %u_load_29

]]></Node>
<StgValue><ssdm name="bitcast_ln48_29"/></StgValue>
</operation>

<operation id="4029" st_id="46" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1404 %mul1_28 = dmul i64 %bitcast_ln48_29, i64 45

]]></Node>
<StgValue><ssdm name="mul1_28"/></StgValue>
</operation>

<operation id="4030" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1405 %u_load_115 = load i12 %u_addr_87

]]></Node>
<StgValue><ssdm name="u_load_115"/></StgValue>
</operation>

<operation id="4031" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1409 %u_load_116 = load i12 %u_addr_91

]]></Node>
<StgValue><ssdm name="u_load_116"/></StgValue>
</operation>

<operation id="4032" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1419 %u_load_30 = load i12 %u_addr_92

]]></Node>
<StgValue><ssdm name="u_load_30"/></StgValue>
</operation>

<operation id="4033" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1422 %u_load_117 = load i12 %u_addr_90

]]></Node>
<StgValue><ssdm name="u_load_117"/></StgValue>
</operation>

<operation id="4034" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2163 %q_load_9 = load i12 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="4035" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:618 %tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %empty_10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="4036" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:619 %sext_ln48_31 = sext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln48_31"/></StgValue>
</operation>

<operation id="4037" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:620 %zext_ln48_101 = zext i11 %sext_ln48_31

]]></Node>
<StgValue><ssdm name="zext_ln48_101"/></StgValue>
</operation>

<operation id="4038" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:621 %u_addr_95 = getelementptr i64 %u, i64 0, i64 %zext_ln48_101

]]></Node>
<StgValue><ssdm name="u_addr_95"/></StgValue>
</operation>

<operation id="4039" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:815 %add_ln48_139 = add i9 %zext_ln48_131, i9 324

]]></Node>
<StgValue><ssdm name="add_ln48_139"/></StgValue>
</operation>

<operation id="4040" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="9">
<![CDATA[
VITIS_LOOP_46_3.split:816 %sext_ln48_50 = sext i9 %add_ln48_139

]]></Node>
<StgValue><ssdm name="sext_ln48_50"/></StgValue>
</operation>

<operation id="4041" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:817 %zext_ln48_164 = zext i11 %sext_ln48_50

]]></Node>
<StgValue><ssdm name="zext_ln48_164"/></StgValue>
</operation>

<operation id="4042" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:818 %u_addr_94 = getelementptr i64 %u, i64 0, i64 %zext_ln48_164

]]></Node>
<StgValue><ssdm name="u_addr_94"/></StgValue>
</operation>

<operation id="4043" st_id="47" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:937 %mul4_1 = dmul i64 %div1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="4044" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1259 %sub_19 = dsub i64 %add1_19, i64 %mul3_19

]]></Node>
<StgValue><ssdm name="sub_19"/></StgValue>
</operation>

<operation id="4045" st_id="47" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1276 %sub_20 = dsub i64 %add1_20, i64 %mul3_20

]]></Node>
<StgValue><ssdm name="sub_20"/></StgValue>
</operation>

<operation id="4046" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1293 %sub_21 = dsub i64 %add1_21, i64 %mul3_21

]]></Node>
<StgValue><ssdm name="sub_21"/></StgValue>
</operation>

<operation id="4047" st_id="47" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1306 %add1_22 = dadd i64 %mul1_22, i64 %mul2_22

]]></Node>
<StgValue><ssdm name="add1_22"/></StgValue>
</operation>

<operation id="4048" st_id="47" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1323 %add1_23 = dadd i64 %mul1_23, i64 %mul2_23

]]></Node>
<StgValue><ssdm name="add1_23"/></StgValue>
</operation>

<operation id="4049" st_id="47" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1340 %add1_24 = dadd i64 %mul1_24, i64 %mul2_24

]]></Node>
<StgValue><ssdm name="add1_24"/></StgValue>
</operation>

<operation id="4050" st_id="47" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1357 %add1_25 = dadd i64 %mul1_25, i64 %mul2_25

]]></Node>
<StgValue><ssdm name="add1_25"/></StgValue>
</operation>

<operation id="4051" st_id="47" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1360 %mul3_25 = dmul i64 %bitcast_ln48_136, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_25"/></StgValue>
</operation>

<operation id="4052" st_id="47" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1370 %mul1_26 = dmul i64 %bitcast_ln48_27, i64 45

]]></Node>
<StgValue><ssdm name="mul1_26"/></StgValue>
</operation>

<operation id="4053" st_id="47" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1373 %mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="4054" st_id="47" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1377 %mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_26"/></StgValue>
</operation>

<operation id="4055" st_id="47" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1387 %mul1_27 = dmul i64 %bitcast_ln48_28, i64 45

]]></Node>
<StgValue><ssdm name="mul1_27"/></StgValue>
</operation>

<operation id="4056" st_id="47" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1390 %mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="4057" st_id="47" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1394 %mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_27"/></StgValue>
</operation>

<operation id="4058" st_id="47" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1404 %mul1_28 = dmul i64 %bitcast_ln48_29, i64 45

]]></Node>
<StgValue><ssdm name="mul1_28"/></StgValue>
</operation>

<operation id="4059" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1406 %bitcast_ln48_144 = bitcast i64 %u_load_115

]]></Node>
<StgValue><ssdm name="bitcast_ln48_144"/></StgValue>
</operation>

<operation id="4060" st_id="47" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1407 %mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="4061" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1410 %bitcast_ln48_145 = bitcast i64 %u_load_116

]]></Node>
<StgValue><ssdm name="bitcast_ln48_145"/></StgValue>
</operation>

<operation id="4062" st_id="47" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1411 %mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_28"/></StgValue>
</operation>

<operation id="4063" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1419 %u_load_30 = load i12 %u_addr_92

]]></Node>
<StgValue><ssdm name="u_load_30"/></StgValue>
</operation>

<operation id="4064" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1422 %u_load_117 = load i12 %u_addr_90

]]></Node>
<StgValue><ssdm name="u_load_117"/></StgValue>
</operation>

<operation id="4065" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1426 %u_load_118 = load i12 %u_addr_94

]]></Node>
<StgValue><ssdm name="u_load_118"/></StgValue>
</operation>

<operation id="4066" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1436 %u_load_31 = load i12 %u_addr_95

]]></Node>
<StgValue><ssdm name="u_load_31"/></StgValue>
</operation>

<operation id="4067" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2163 %q_load_9 = load i12 %q_addr_2

]]></Node>
<StgValue><ssdm name="q_load_9"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="4068" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:111 %tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %i_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="4069" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:112 %sext_ln48_11 = sext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln48_11"/></StgValue>
</operation>

<operation id="4070" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:113 %zext_ln48_37 = zext i11 %sext_ln48_11

]]></Node>
<StgValue><ssdm name="zext_ln48_37"/></StgValue>
</operation>

<operation id="4071" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:114 %u_addr_93 = getelementptr i64 %u, i64 0, i64 %zext_ln48_37

]]></Node>
<StgValue><ssdm name="u_addr_93"/></StgValue>
</operation>

<operation id="4072" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:819 %tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="4073" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:820 %sext_ln48_51 = sext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln48_51"/></StgValue>
</operation>

<operation id="4074" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:821 %zext_ln48_165 = zext i11 %sext_ln48_51

]]></Node>
<StgValue><ssdm name="zext_ln48_165"/></StgValue>
</operation>

<operation id="4075" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:822 %u_addr_97 = getelementptr i64 %u, i64 0, i64 %zext_ln48_165

]]></Node>
<StgValue><ssdm name="u_addr_97"/></StgValue>
</operation>

<operation id="4076" st_id="48" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:937 %mul4_1 = dmul i64 %div1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="4077" st_id="48" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1276 %sub_20 = dsub i64 %add1_20, i64 %mul3_20

]]></Node>
<StgValue><ssdm name="sub_20"/></StgValue>
</operation>

<operation id="4078" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1293 %sub_21 = dsub i64 %add1_21, i64 %mul3_21

]]></Node>
<StgValue><ssdm name="sub_21"/></StgValue>
</operation>

<operation id="4079" st_id="48" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1310 %sub_22 = dsub i64 %add1_22, i64 %mul3_22

]]></Node>
<StgValue><ssdm name="sub_22"/></StgValue>
</operation>

<operation id="4080" st_id="48" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1323 %add1_23 = dadd i64 %mul1_23, i64 %mul2_23

]]></Node>
<StgValue><ssdm name="add1_23"/></StgValue>
</operation>

<operation id="4081" st_id="48" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1340 %add1_24 = dadd i64 %mul1_24, i64 %mul2_24

]]></Node>
<StgValue><ssdm name="add1_24"/></StgValue>
</operation>

<operation id="4082" st_id="48" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1357 %add1_25 = dadd i64 %mul1_25, i64 %mul2_25

]]></Node>
<StgValue><ssdm name="add1_25"/></StgValue>
</operation>

<operation id="4083" st_id="48" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1373 %mul2_26 = dmul i64 %bitcast_ln48_138, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_26"/></StgValue>
</operation>

<operation id="4084" st_id="48" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1377 %mul3_26 = dmul i64 %bitcast_ln48_139, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_26"/></StgValue>
</operation>

<operation id="4085" st_id="48" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1387 %mul1_27 = dmul i64 %bitcast_ln48_28, i64 45

]]></Node>
<StgValue><ssdm name="mul1_27"/></StgValue>
</operation>

<operation id="4086" st_id="48" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1390 %mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="4087" st_id="48" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1394 %mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_27"/></StgValue>
</operation>

<operation id="4088" st_id="48" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1404 %mul1_28 = dmul i64 %bitcast_ln48_29, i64 45

]]></Node>
<StgValue><ssdm name="mul1_28"/></StgValue>
</operation>

<operation id="4089" st_id="48" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1407 %mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="4090" st_id="48" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1411 %mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_28"/></StgValue>
</operation>

<operation id="4091" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1420 %bitcast_ln48_30 = bitcast i64 %u_load_30

]]></Node>
<StgValue><ssdm name="bitcast_ln48_30"/></StgValue>
</operation>

<operation id="4092" st_id="48" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1421 %mul1_29 = dmul i64 %bitcast_ln48_30, i64 45

]]></Node>
<StgValue><ssdm name="mul1_29"/></StgValue>
</operation>

<operation id="4093" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1423 %bitcast_ln48_147 = bitcast i64 %u_load_117

]]></Node>
<StgValue><ssdm name="bitcast_ln48_147"/></StgValue>
</operation>

<operation id="4094" st_id="48" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1424 %mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="4095" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1426 %u_load_118 = load i12 %u_addr_94

]]></Node>
<StgValue><ssdm name="u_load_118"/></StgValue>
</operation>

<operation id="4096" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1436 %u_load_31 = load i12 %u_addr_95

]]></Node>
<StgValue><ssdm name="u_load_31"/></StgValue>
</operation>

<operation id="4097" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1439 %u_load_119 = load i12 %u_addr_93

]]></Node>
<StgValue><ssdm name="u_load_119"/></StgValue>
</operation>

<operation id="4098" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1443 %u_load_120 = load i12 %u_addr_97

]]></Node>
<StgValue><ssdm name="u_load_120"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="4099" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:115 %add_ln48_30 = add i8 %zext_ln48_2, i8 188

]]></Node>
<StgValue><ssdm name="add_ln48_30"/></StgValue>
</operation>

<operation id="4100" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:116 %sext_ln48_12 = sext i8 %add_ln48_30

]]></Node>
<StgValue><ssdm name="sext_ln48_12"/></StgValue>
</operation>

<operation id="4101" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:117 %zext_ln48_38 = zext i11 %sext_ln48_12

]]></Node>
<StgValue><ssdm name="zext_ln48_38"/></StgValue>
</operation>

<operation id="4102" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:118 %u_addr_96 = getelementptr i64 %u, i64 0, i64 %zext_ln48_38

]]></Node>
<StgValue><ssdm name="u_addr_96"/></StgValue>
</operation>

<operation id="4103" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:622 %add_ln48_85 = add i8 %zext_ln48_66, i8 188

]]></Node>
<StgValue><ssdm name="add_ln48_85"/></StgValue>
</operation>

<operation id="4104" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:623 %sext_ln48_32 = sext i8 %add_ln48_85

]]></Node>
<StgValue><ssdm name="sext_ln48_32"/></StgValue>
</operation>

<operation id="4105" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:624 %zext_ln48_102 = zext i11 %sext_ln48_32

]]></Node>
<StgValue><ssdm name="zext_ln48_102"/></StgValue>
</operation>

<operation id="4106" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:625 %u_addr_98 = getelementptr i64 %u, i64 0, i64 %zext_ln48_102

]]></Node>
<StgValue><ssdm name="u_addr_98"/></StgValue>
</operation>

<operation id="4107" st_id="49" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:937 %mul4_1 = dmul i64 %div1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_1"/></StgValue>
</operation>

<operation id="4108" st_id="49" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1276 %sub_20 = dsub i64 %add1_20, i64 %mul3_20

]]></Node>
<StgValue><ssdm name="sub_20"/></StgValue>
</operation>

<operation id="4109" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1293 %sub_21 = dsub i64 %add1_21, i64 %mul3_21

]]></Node>
<StgValue><ssdm name="sub_21"/></StgValue>
</operation>

<operation id="4110" st_id="49" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1310 %sub_22 = dsub i64 %add1_22, i64 %mul3_22

]]></Node>
<StgValue><ssdm name="sub_22"/></StgValue>
</operation>

<operation id="4111" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1327 %sub_23 = dsub i64 %add1_23, i64 %mul3_23

]]></Node>
<StgValue><ssdm name="sub_23"/></StgValue>
</operation>

<operation id="4112" st_id="49" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1340 %add1_24 = dadd i64 %mul1_24, i64 %mul2_24

]]></Node>
<StgValue><ssdm name="add1_24"/></StgValue>
</operation>

<operation id="4113" st_id="49" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1357 %add1_25 = dadd i64 %mul1_25, i64 %mul2_25

]]></Node>
<StgValue><ssdm name="add1_25"/></StgValue>
</operation>

<operation id="4114" st_id="49" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1374 %add1_26 = dadd i64 %mul1_26, i64 %mul2_26

]]></Node>
<StgValue><ssdm name="add1_26"/></StgValue>
</operation>

<operation id="4115" st_id="49" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1387 %mul1_27 = dmul i64 %bitcast_ln48_28, i64 45

]]></Node>
<StgValue><ssdm name="mul1_27"/></StgValue>
</operation>

<operation id="4116" st_id="49" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1390 %mul2_27 = dmul i64 %bitcast_ln48_141, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_27"/></StgValue>
</operation>

<operation id="4117" st_id="49" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1394 %mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_27"/></StgValue>
</operation>

<operation id="4118" st_id="49" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1404 %mul1_28 = dmul i64 %bitcast_ln48_29, i64 45

]]></Node>
<StgValue><ssdm name="mul1_28"/></StgValue>
</operation>

<operation id="4119" st_id="49" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1407 %mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="4120" st_id="49" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1411 %mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_28"/></StgValue>
</operation>

<operation id="4121" st_id="49" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1421 %mul1_29 = dmul i64 %bitcast_ln48_30, i64 45

]]></Node>
<StgValue><ssdm name="mul1_29"/></StgValue>
</operation>

<operation id="4122" st_id="49" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1424 %mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="4123" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1427 %bitcast_ln48_148 = bitcast i64 %u_load_118

]]></Node>
<StgValue><ssdm name="bitcast_ln48_148"/></StgValue>
</operation>

<operation id="4124" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1428 %mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_29"/></StgValue>
</operation>

<operation id="4125" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1437 %bitcast_ln48_31 = bitcast i64 %u_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln48_31"/></StgValue>
</operation>

<operation id="4126" st_id="49" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1438 %mul1_30 = dmul i64 %bitcast_ln48_31, i64 45

]]></Node>
<StgValue><ssdm name="mul1_30"/></StgValue>
</operation>

<operation id="4127" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1439 %u_load_119 = load i12 %u_addr_93

]]></Node>
<StgValue><ssdm name="u_load_119"/></StgValue>
</operation>

<operation id="4128" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1443 %u_load_120 = load i12 %u_addr_97

]]></Node>
<StgValue><ssdm name="u_load_120"/></StgValue>
</operation>

<operation id="4129" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1453 %u_load_32 = load i12 %u_addr_98

]]></Node>
<StgValue><ssdm name="u_load_32"/></StgValue>
</operation>

<operation id="4130" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1456 %u_load_121 = load i12 %u_addr_96

]]></Node>
<StgValue><ssdm name="u_load_121"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="4131" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:508 %zext_ln48_64 = zext i6 %empty_10

]]></Node>
<StgValue><ssdm name="zext_ln48_64"/></StgValue>
</operation>

<operation id="4132" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:626 %add_ln48_86 = add i12 %zext_ln48_64, i12 2040

]]></Node>
<StgValue><ssdm name="add_ln48_86"/></StgValue>
</operation>

<operation id="4133" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:627 %zext_ln48_103 = zext i12 %add_ln48_86

]]></Node>
<StgValue><ssdm name="zext_ln48_103"/></StgValue>
</operation>

<operation id="4134" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:628 %u_addr_101 = getelementptr i64 %u, i64 0, i64 %zext_ln48_103

]]></Node>
<StgValue><ssdm name="u_addr_101"/></StgValue>
</operation>

<operation id="4135" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:823 %add_ln48_140 = add i8 %zext_ln48_130, i8 188

]]></Node>
<StgValue><ssdm name="add_ln48_140"/></StgValue>
</operation>

<operation id="4136" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_46_3.split:824 %sext_ln48_52 = sext i8 %add_ln48_140

]]></Node>
<StgValue><ssdm name="sext_ln48_52"/></StgValue>
</operation>

<operation id="4137" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:825 %zext_ln48_166 = zext i11 %sext_ln48_52

]]></Node>
<StgValue><ssdm name="zext_ln48_166"/></StgValue>
</operation>

<operation id="4138" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:826 %u_addr_100 = getelementptr i64 %u, i64 0, i64 %zext_ln48_166

]]></Node>
<StgValue><ssdm name="u_addr_100"/></StgValue>
</operation>

<operation id="4139" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:938 %sub1_1 = dsub i64 %sub_1, i64 %mul4_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="4140" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1293 %sub_21 = dsub i64 %add1_21, i64 %mul3_21

]]></Node>
<StgValue><ssdm name="sub_21"/></StgValue>
</operation>

<operation id="4141" st_id="50" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1310 %sub_22 = dsub i64 %add1_22, i64 %mul3_22

]]></Node>
<StgValue><ssdm name="sub_22"/></StgValue>
</operation>

<operation id="4142" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1327 %sub_23 = dsub i64 %add1_23, i64 %mul3_23

]]></Node>
<StgValue><ssdm name="sub_23"/></StgValue>
</operation>

<operation id="4143" st_id="50" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1340 %add1_24 = dadd i64 %mul1_24, i64 %mul2_24

]]></Node>
<StgValue><ssdm name="add1_24"/></StgValue>
</operation>

<operation id="4144" st_id="50" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1357 %add1_25 = dadd i64 %mul1_25, i64 %mul2_25

]]></Node>
<StgValue><ssdm name="add1_25"/></StgValue>
</operation>

<operation id="4145" st_id="50" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1374 %add1_26 = dadd i64 %mul1_26, i64 %mul2_26

]]></Node>
<StgValue><ssdm name="add1_26"/></StgValue>
</operation>

<operation id="4146" st_id="50" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1391 %add1_27 = dadd i64 %mul1_27, i64 %mul2_27

]]></Node>
<StgValue><ssdm name="add1_27"/></StgValue>
</operation>

<operation id="4147" st_id="50" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1394 %mul3_27 = dmul i64 %bitcast_ln48_142, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_27"/></StgValue>
</operation>

<operation id="4148" st_id="50" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1404 %mul1_28 = dmul i64 %bitcast_ln48_29, i64 45

]]></Node>
<StgValue><ssdm name="mul1_28"/></StgValue>
</operation>

<operation id="4149" st_id="50" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1407 %mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="4150" st_id="50" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1411 %mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_28"/></StgValue>
</operation>

<operation id="4151" st_id="50" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1421 %mul1_29 = dmul i64 %bitcast_ln48_30, i64 45

]]></Node>
<StgValue><ssdm name="mul1_29"/></StgValue>
</operation>

<operation id="4152" st_id="50" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1424 %mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="4153" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1428 %mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_29"/></StgValue>
</operation>

<operation id="4154" st_id="50" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1438 %mul1_30 = dmul i64 %bitcast_ln48_31, i64 45

]]></Node>
<StgValue><ssdm name="mul1_30"/></StgValue>
</operation>

<operation id="4155" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1440 %bitcast_ln48_150 = bitcast i64 %u_load_119

]]></Node>
<StgValue><ssdm name="bitcast_ln48_150"/></StgValue>
</operation>

<operation id="4156" st_id="50" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1441 %mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="4157" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1444 %bitcast_ln48_151 = bitcast i64 %u_load_120

]]></Node>
<StgValue><ssdm name="bitcast_ln48_151"/></StgValue>
</operation>

<operation id="4158" st_id="50" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1445 %mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_30"/></StgValue>
</operation>

<operation id="4159" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1453 %u_load_32 = load i12 %u_addr_98

]]></Node>
<StgValue><ssdm name="u_load_32"/></StgValue>
</operation>

<operation id="4160" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1456 %u_load_121 = load i12 %u_addr_96

]]></Node>
<StgValue><ssdm name="u_load_121"/></StgValue>
</operation>

<operation id="4161" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1460 %u_load_122 = load i12 %u_addr_100

]]></Node>
<StgValue><ssdm name="u_load_122"/></StgValue>
</operation>

<operation id="4162" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1470 %u_load_33 = load i12 %u_addr_101

]]></Node>
<StgValue><ssdm name="u_load_33"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="4163" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:1 %zext_ln48 = zext i6 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="4164" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:119 %add_ln48_31 = add i12 %zext_ln48, i12 2040

]]></Node>
<StgValue><ssdm name="add_ln48_31"/></StgValue>
</operation>

<operation id="4165" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:120 %zext_ln48_39 = zext i12 %add_ln48_31

]]></Node>
<StgValue><ssdm name="zext_ln48_39"/></StgValue>
</operation>

<operation id="4166" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:121 %u_addr_99 = getelementptr i64 %u, i64 0, i64 %zext_ln48_39

]]></Node>
<StgValue><ssdm name="u_addr_99"/></StgValue>
</operation>

<operation id="4167" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="12" op_0_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:709 %zext_ln48_128 = zext i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="zext_ln48_128"/></StgValue>
</operation>

<operation id="4168" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:827 %add_ln48_141 = add i12 %zext_ln48_128, i12 2040

]]></Node>
<StgValue><ssdm name="add_ln48_141"/></StgValue>
</operation>

<operation id="4169" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:828 %zext_ln48_167 = zext i12 %add_ln48_141

]]></Node>
<StgValue><ssdm name="zext_ln48_167"/></StgValue>
</operation>

<operation id="4170" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:829 %u_addr_103 = getelementptr i64 %u, i64 0, i64 %zext_ln48_167

]]></Node>
<StgValue><ssdm name="u_addr_103"/></StgValue>
</operation>

<operation id="4171" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:938 %sub1_1 = dsub i64 %sub_1, i64 %mul4_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="4172" st_id="51" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1310 %sub_22 = dsub i64 %add1_22, i64 %mul3_22

]]></Node>
<StgValue><ssdm name="sub_22"/></StgValue>
</operation>

<operation id="4173" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1327 %sub_23 = dsub i64 %add1_23, i64 %mul3_23

]]></Node>
<StgValue><ssdm name="sub_23"/></StgValue>
</operation>

<operation id="4174" st_id="51" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1344 %sub_24 = dsub i64 %add1_24, i64 %mul3_24

]]></Node>
<StgValue><ssdm name="sub_24"/></StgValue>
</operation>

<operation id="4175" st_id="51" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1357 %add1_25 = dadd i64 %mul1_25, i64 %mul2_25

]]></Node>
<StgValue><ssdm name="add1_25"/></StgValue>
</operation>

<operation id="4176" st_id="51" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1374 %add1_26 = dadd i64 %mul1_26, i64 %mul2_26

]]></Node>
<StgValue><ssdm name="add1_26"/></StgValue>
</operation>

<operation id="4177" st_id="51" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1391 %add1_27 = dadd i64 %mul1_27, i64 %mul2_27

]]></Node>
<StgValue><ssdm name="add1_27"/></StgValue>
</operation>

<operation id="4178" st_id="51" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1407 %mul2_28 = dmul i64 %bitcast_ln48_144, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_28"/></StgValue>
</operation>

<operation id="4179" st_id="51" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1411 %mul3_28 = dmul i64 %bitcast_ln48_145, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_28"/></StgValue>
</operation>

<operation id="4180" st_id="51" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1421 %mul1_29 = dmul i64 %bitcast_ln48_30, i64 45

]]></Node>
<StgValue><ssdm name="mul1_29"/></StgValue>
</operation>

<operation id="4181" st_id="51" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1424 %mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="4182" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1428 %mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_29"/></StgValue>
</operation>

<operation id="4183" st_id="51" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1438 %mul1_30 = dmul i64 %bitcast_ln48_31, i64 45

]]></Node>
<StgValue><ssdm name="mul1_30"/></StgValue>
</operation>

<operation id="4184" st_id="51" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1441 %mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="4185" st_id="51" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1445 %mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_30"/></StgValue>
</operation>

<operation id="4186" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1454 %bitcast_ln48_32 = bitcast i64 %u_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln48_32"/></StgValue>
</operation>

<operation id="4187" st_id="51" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1455 %mul1_31 = dmul i64 %bitcast_ln48_32, i64 45

]]></Node>
<StgValue><ssdm name="mul1_31"/></StgValue>
</operation>

<operation id="4188" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1457 %bitcast_ln48_153 = bitcast i64 %u_load_121

]]></Node>
<StgValue><ssdm name="bitcast_ln48_153"/></StgValue>
</operation>

<operation id="4189" st_id="51" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1458 %mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="4190" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1460 %u_load_122 = load i12 %u_addr_100

]]></Node>
<StgValue><ssdm name="u_load_122"/></StgValue>
</operation>

<operation id="4191" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1470 %u_load_33 = load i12 %u_addr_101

]]></Node>
<StgValue><ssdm name="u_load_33"/></StgValue>
</operation>

<operation id="4192" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1473 %u_load_123 = load i12 %u_addr_99

]]></Node>
<StgValue><ssdm name="u_load_123"/></StgValue>
</operation>

<operation id="4193" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1477 %u_load_124 = load i12 %u_addr_103

]]></Node>
<StgValue><ssdm name="u_load_124"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="4194" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:122 %add_ln48_32 = add i12 %zext_ln48, i12 2100

]]></Node>
<StgValue><ssdm name="add_ln48_32"/></StgValue>
</operation>

<operation id="4195" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:123 %zext_ln48_40 = zext i12 %add_ln48_32

]]></Node>
<StgValue><ssdm name="zext_ln48_40"/></StgValue>
</operation>

<operation id="4196" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:124 %u_addr_102 = getelementptr i64 %u, i64 0, i64 %zext_ln48_40

]]></Node>
<StgValue><ssdm name="u_addr_102"/></StgValue>
</operation>

<operation id="4197" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:629 %add_ln48_87 = add i12 %zext_ln48_64, i12 2100

]]></Node>
<StgValue><ssdm name="add_ln48_87"/></StgValue>
</operation>

<operation id="4198" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:630 %zext_ln48_104 = zext i12 %add_ln48_87

]]></Node>
<StgValue><ssdm name="zext_ln48_104"/></StgValue>
</operation>

<operation id="4199" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:631 %u_addr_104 = getelementptr i64 %u, i64 0, i64 %zext_ln48_104

]]></Node>
<StgValue><ssdm name="u_addr_104"/></StgValue>
</operation>

<operation id="4200" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:938 %sub1_1 = dsub i64 %sub_1, i64 %mul4_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="4201" st_id="52" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1310 %sub_22 = dsub i64 %add1_22, i64 %mul3_22

]]></Node>
<StgValue><ssdm name="sub_22"/></StgValue>
</operation>

<operation id="4202" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1327 %sub_23 = dsub i64 %add1_23, i64 %mul3_23

]]></Node>
<StgValue><ssdm name="sub_23"/></StgValue>
</operation>

<operation id="4203" st_id="52" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1344 %sub_24 = dsub i64 %add1_24, i64 %mul3_24

]]></Node>
<StgValue><ssdm name="sub_24"/></StgValue>
</operation>

<operation id="4204" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1361 %sub_25 = dsub i64 %add1_25, i64 %mul3_25

]]></Node>
<StgValue><ssdm name="sub_25"/></StgValue>
</operation>

<operation id="4205" st_id="52" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1374 %add1_26 = dadd i64 %mul1_26, i64 %mul2_26

]]></Node>
<StgValue><ssdm name="add1_26"/></StgValue>
</operation>

<operation id="4206" st_id="52" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1391 %add1_27 = dadd i64 %mul1_27, i64 %mul2_27

]]></Node>
<StgValue><ssdm name="add1_27"/></StgValue>
</operation>

<operation id="4207" st_id="52" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1408 %add1_28 = dadd i64 %mul1_28, i64 %mul2_28

]]></Node>
<StgValue><ssdm name="add1_28"/></StgValue>
</operation>

<operation id="4208" st_id="52" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1421 %mul1_29 = dmul i64 %bitcast_ln48_30, i64 45

]]></Node>
<StgValue><ssdm name="mul1_29"/></StgValue>
</operation>

<operation id="4209" st_id="52" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1424 %mul2_29 = dmul i64 %bitcast_ln48_147, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_29"/></StgValue>
</operation>

<operation id="4210" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1428 %mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_29"/></StgValue>
</operation>

<operation id="4211" st_id="52" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1438 %mul1_30 = dmul i64 %bitcast_ln48_31, i64 45

]]></Node>
<StgValue><ssdm name="mul1_30"/></StgValue>
</operation>

<operation id="4212" st_id="52" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1441 %mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="4213" st_id="52" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1445 %mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_30"/></StgValue>
</operation>

<operation id="4214" st_id="52" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1455 %mul1_31 = dmul i64 %bitcast_ln48_32, i64 45

]]></Node>
<StgValue><ssdm name="mul1_31"/></StgValue>
</operation>

<operation id="4215" st_id="52" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1458 %mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="4216" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1461 %bitcast_ln48_154 = bitcast i64 %u_load_122

]]></Node>
<StgValue><ssdm name="bitcast_ln48_154"/></StgValue>
</operation>

<operation id="4217" st_id="52" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1462 %mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_31"/></StgValue>
</operation>

<operation id="4218" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1471 %bitcast_ln48_33 = bitcast i64 %u_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln48_33"/></StgValue>
</operation>

<operation id="4219" st_id="52" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1472 %mul1_32 = dmul i64 %bitcast_ln48_33, i64 45

]]></Node>
<StgValue><ssdm name="mul1_32"/></StgValue>
</operation>

<operation id="4220" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1473 %u_load_123 = load i12 %u_addr_99

]]></Node>
<StgValue><ssdm name="u_load_123"/></StgValue>
</operation>

<operation id="4221" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1477 %u_load_124 = load i12 %u_addr_103

]]></Node>
<StgValue><ssdm name="u_load_124"/></StgValue>
</operation>

<operation id="4222" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1487 %u_load_34 = load i12 %u_addr_104

]]></Node>
<StgValue><ssdm name="u_load_34"/></StgValue>
</operation>

<operation id="4223" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1490 %u_load_125 = load i12 %u_addr_102

]]></Node>
<StgValue><ssdm name="u_load_125"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="4224" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:632 %add_ln48_88 = add i12 %zext_ln48_64, i12 2160

]]></Node>
<StgValue><ssdm name="add_ln48_88"/></StgValue>
</operation>

<operation id="4225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:633 %zext_ln48_105 = zext i12 %add_ln48_88

]]></Node>
<StgValue><ssdm name="zext_ln48_105"/></StgValue>
</operation>

<operation id="4226" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:634 %u_addr_107 = getelementptr i64 %u, i64 0, i64 %zext_ln48_105

]]></Node>
<StgValue><ssdm name="u_addr_107"/></StgValue>
</operation>

<operation id="4227" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:830 %add_ln48_142 = add i12 %zext_ln48_128, i12 2100

]]></Node>
<StgValue><ssdm name="add_ln48_142"/></StgValue>
</operation>

<operation id="4228" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:831 %zext_ln48_168 = zext i12 %add_ln48_142

]]></Node>
<StgValue><ssdm name="zext_ln48_168"/></StgValue>
</operation>

<operation id="4229" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:832 %u_addr_106 = getelementptr i64 %u, i64 0, i64 %zext_ln48_168

]]></Node>
<StgValue><ssdm name="u_addr_106"/></StgValue>
</operation>

<operation id="4230" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:938 %sub1_1 = dsub i64 %sub_1, i64 %mul4_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="4231" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1327 %sub_23 = dsub i64 %add1_23, i64 %mul3_23

]]></Node>
<StgValue><ssdm name="sub_23"/></StgValue>
</operation>

<operation id="4232" st_id="53" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1344 %sub_24 = dsub i64 %add1_24, i64 %mul3_24

]]></Node>
<StgValue><ssdm name="sub_24"/></StgValue>
</operation>

<operation id="4233" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1361 %sub_25 = dsub i64 %add1_25, i64 %mul3_25

]]></Node>
<StgValue><ssdm name="sub_25"/></StgValue>
</operation>

<operation id="4234" st_id="53" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1374 %add1_26 = dadd i64 %mul1_26, i64 %mul2_26

]]></Node>
<StgValue><ssdm name="add1_26"/></StgValue>
</operation>

<operation id="4235" st_id="53" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1391 %add1_27 = dadd i64 %mul1_27, i64 %mul2_27

]]></Node>
<StgValue><ssdm name="add1_27"/></StgValue>
</operation>

<operation id="4236" st_id="53" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1408 %add1_28 = dadd i64 %mul1_28, i64 %mul2_28

]]></Node>
<StgValue><ssdm name="add1_28"/></StgValue>
</operation>

<operation id="4237" st_id="53" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1425 %add1_29 = dadd i64 %mul1_29, i64 %mul2_29

]]></Node>
<StgValue><ssdm name="add1_29"/></StgValue>
</operation>

<operation id="4238" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1428 %mul3_29 = dmul i64 %bitcast_ln48_148, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_29"/></StgValue>
</operation>

<operation id="4239" st_id="53" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1438 %mul1_30 = dmul i64 %bitcast_ln48_31, i64 45

]]></Node>
<StgValue><ssdm name="mul1_30"/></StgValue>
</operation>

<operation id="4240" st_id="53" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1441 %mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="4241" st_id="53" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1445 %mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_30"/></StgValue>
</operation>

<operation id="4242" st_id="53" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1455 %mul1_31 = dmul i64 %bitcast_ln48_32, i64 45

]]></Node>
<StgValue><ssdm name="mul1_31"/></StgValue>
</operation>

<operation id="4243" st_id="53" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1458 %mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="4244" st_id="53" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1462 %mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_31"/></StgValue>
</operation>

<operation id="4245" st_id="53" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1472 %mul1_32 = dmul i64 %bitcast_ln48_33, i64 45

]]></Node>
<StgValue><ssdm name="mul1_32"/></StgValue>
</operation>

<operation id="4246" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1474 %bitcast_ln48_156 = bitcast i64 %u_load_123

]]></Node>
<StgValue><ssdm name="bitcast_ln48_156"/></StgValue>
</operation>

<operation id="4247" st_id="53" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1475 %mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="4248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1478 %bitcast_ln48_157 = bitcast i64 %u_load_124

]]></Node>
<StgValue><ssdm name="bitcast_ln48_157"/></StgValue>
</operation>

<operation id="4249" st_id="53" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1479 %mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_32"/></StgValue>
</operation>

<operation id="4250" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1487 %u_load_34 = load i12 %u_addr_104

]]></Node>
<StgValue><ssdm name="u_load_34"/></StgValue>
</operation>

<operation id="4251" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1490 %u_load_125 = load i12 %u_addr_102

]]></Node>
<StgValue><ssdm name="u_load_125"/></StgValue>
</operation>

<operation id="4252" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1494 %u_load_126 = load i12 %u_addr_106

]]></Node>
<StgValue><ssdm name="u_load_126"/></StgValue>
</operation>

<operation id="4253" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1504 %u_load_35 = load i12 %u_addr_107

]]></Node>
<StgValue><ssdm name="u_load_35"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="4254" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:125 %add_ln48_33 = add i12 %zext_ln48, i12 2160

]]></Node>
<StgValue><ssdm name="add_ln48_33"/></StgValue>
</operation>

<operation id="4255" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:126 %zext_ln48_41 = zext i12 %add_ln48_33

]]></Node>
<StgValue><ssdm name="zext_ln48_41"/></StgValue>
</operation>

<operation id="4256" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:127 %u_addr_105 = getelementptr i64 %u, i64 0, i64 %zext_ln48_41

]]></Node>
<StgValue><ssdm name="u_addr_105"/></StgValue>
</operation>

<operation id="4257" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:833 %add_ln48_143 = add i12 %zext_ln48_128, i12 2160

]]></Node>
<StgValue><ssdm name="add_ln48_143"/></StgValue>
</operation>

<operation id="4258" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:834 %zext_ln48_169 = zext i12 %add_ln48_143

]]></Node>
<StgValue><ssdm name="zext_ln48_169"/></StgValue>
</operation>

<operation id="4259" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:835 %u_addr_109 = getelementptr i64 %u, i64 0, i64 %zext_ln48_169

]]></Node>
<StgValue><ssdm name="u_addr_109"/></StgValue>
</operation>

<operation id="4260" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:938 %sub1_1 = dsub i64 %sub_1, i64 %mul4_1

]]></Node>
<StgValue><ssdm name="sub1_1"/></StgValue>
</operation>

<operation id="4261" st_id="54" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1344 %sub_24 = dsub i64 %add1_24, i64 %mul3_24

]]></Node>
<StgValue><ssdm name="sub_24"/></StgValue>
</operation>

<operation id="4262" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1361 %sub_25 = dsub i64 %add1_25, i64 %mul3_25

]]></Node>
<StgValue><ssdm name="sub_25"/></StgValue>
</operation>

<operation id="4263" st_id="54" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1378 %sub_26 = dsub i64 %add1_26, i64 %mul3_26

]]></Node>
<StgValue><ssdm name="sub_26"/></StgValue>
</operation>

<operation id="4264" st_id="54" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1391 %add1_27 = dadd i64 %mul1_27, i64 %mul2_27

]]></Node>
<StgValue><ssdm name="add1_27"/></StgValue>
</operation>

<operation id="4265" st_id="54" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1408 %add1_28 = dadd i64 %mul1_28, i64 %mul2_28

]]></Node>
<StgValue><ssdm name="add1_28"/></StgValue>
</operation>

<operation id="4266" st_id="54" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1425 %add1_29 = dadd i64 %mul1_29, i64 %mul2_29

]]></Node>
<StgValue><ssdm name="add1_29"/></StgValue>
</operation>

<operation id="4267" st_id="54" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1441 %mul2_30 = dmul i64 %bitcast_ln48_150, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_30"/></StgValue>
</operation>

<operation id="4268" st_id="54" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1445 %mul3_30 = dmul i64 %bitcast_ln48_151, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_30"/></StgValue>
</operation>

<operation id="4269" st_id="54" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1455 %mul1_31 = dmul i64 %bitcast_ln48_32, i64 45

]]></Node>
<StgValue><ssdm name="mul1_31"/></StgValue>
</operation>

<operation id="4270" st_id="54" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1458 %mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="4271" st_id="54" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1462 %mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_31"/></StgValue>
</operation>

<operation id="4272" st_id="54" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1472 %mul1_32 = dmul i64 %bitcast_ln48_33, i64 45

]]></Node>
<StgValue><ssdm name="mul1_32"/></StgValue>
</operation>

<operation id="4273" st_id="54" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1475 %mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="4274" st_id="54" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1479 %mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_32"/></StgValue>
</operation>

<operation id="4275" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1488 %bitcast_ln48_34 = bitcast i64 %u_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln48_34"/></StgValue>
</operation>

<operation id="4276" st_id="54" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1489 %mul1_33 = dmul i64 %bitcast_ln48_34, i64 45

]]></Node>
<StgValue><ssdm name="mul1_33"/></StgValue>
</operation>

<operation id="4277" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1491 %bitcast_ln48_159 = bitcast i64 %u_load_125

]]></Node>
<StgValue><ssdm name="bitcast_ln48_159"/></StgValue>
</operation>

<operation id="4278" st_id="54" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1492 %mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="4279" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1494 %u_load_126 = load i12 %u_addr_106

]]></Node>
<StgValue><ssdm name="u_load_126"/></StgValue>
</operation>

<operation id="4280" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1504 %u_load_35 = load i12 %u_addr_107

]]></Node>
<StgValue><ssdm name="u_load_35"/></StgValue>
</operation>

<operation id="4281" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1507 %u_load_127 = load i12 %u_addr_105

]]></Node>
<StgValue><ssdm name="u_load_127"/></StgValue>
</operation>

<operation id="4282" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1511 %u_load_128 = load i12 %u_addr_109

]]></Node>
<StgValue><ssdm name="u_load_128"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="4283" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:128 %add_ln48_34 = add i12 %zext_ln48, i12 2220

]]></Node>
<StgValue><ssdm name="add_ln48_34"/></StgValue>
</operation>

<operation id="4284" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:129 %zext_ln48_42 = zext i12 %add_ln48_34

]]></Node>
<StgValue><ssdm name="zext_ln48_42"/></StgValue>
</operation>

<operation id="4285" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:130 %u_addr_108 = getelementptr i64 %u, i64 0, i64 %zext_ln48_42

]]></Node>
<StgValue><ssdm name="u_addr_108"/></StgValue>
</operation>

<operation id="4286" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:635 %add_ln48_89 = add i12 %zext_ln48_64, i12 2220

]]></Node>
<StgValue><ssdm name="add_ln48_89"/></StgValue>
</operation>

<operation id="4287" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:636 %zext_ln48_106 = zext i12 %add_ln48_89

]]></Node>
<StgValue><ssdm name="zext_ln48_106"/></StgValue>
</operation>

<operation id="4288" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:637 %u_addr_110 = getelementptr i64 %u, i64 0, i64 %zext_ln48_106

]]></Node>
<StgValue><ssdm name="u_addr_110"/></StgValue>
</operation>

<operation id="4289" st_id="55" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4290" st_id="55" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1344 %sub_24 = dsub i64 %add1_24, i64 %mul3_24

]]></Node>
<StgValue><ssdm name="sub_24"/></StgValue>
</operation>

<operation id="4291" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1361 %sub_25 = dsub i64 %add1_25, i64 %mul3_25

]]></Node>
<StgValue><ssdm name="sub_25"/></StgValue>
</operation>

<operation id="4292" st_id="55" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1378 %sub_26 = dsub i64 %add1_26, i64 %mul3_26

]]></Node>
<StgValue><ssdm name="sub_26"/></StgValue>
</operation>

<operation id="4293" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1395 %sub_27 = dsub i64 %add1_27, i64 %mul3_27

]]></Node>
<StgValue><ssdm name="sub_27"/></StgValue>
</operation>

<operation id="4294" st_id="55" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1408 %add1_28 = dadd i64 %mul1_28, i64 %mul2_28

]]></Node>
<StgValue><ssdm name="add1_28"/></StgValue>
</operation>

<operation id="4295" st_id="55" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1425 %add1_29 = dadd i64 %mul1_29, i64 %mul2_29

]]></Node>
<StgValue><ssdm name="add1_29"/></StgValue>
</operation>

<operation id="4296" st_id="55" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1442 %add1_30 = dadd i64 %mul1_30, i64 %mul2_30

]]></Node>
<StgValue><ssdm name="add1_30"/></StgValue>
</operation>

<operation id="4297" st_id="55" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1455 %mul1_31 = dmul i64 %bitcast_ln48_32, i64 45

]]></Node>
<StgValue><ssdm name="mul1_31"/></StgValue>
</operation>

<operation id="4298" st_id="55" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1458 %mul2_31 = dmul i64 %bitcast_ln48_153, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_31"/></StgValue>
</operation>

<operation id="4299" st_id="55" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1462 %mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_31"/></StgValue>
</operation>

<operation id="4300" st_id="55" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1472 %mul1_32 = dmul i64 %bitcast_ln48_33, i64 45

]]></Node>
<StgValue><ssdm name="mul1_32"/></StgValue>
</operation>

<operation id="4301" st_id="55" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1475 %mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="4302" st_id="55" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1479 %mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_32"/></StgValue>
</operation>

<operation id="4303" st_id="55" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1489 %mul1_33 = dmul i64 %bitcast_ln48_34, i64 45

]]></Node>
<StgValue><ssdm name="mul1_33"/></StgValue>
</operation>

<operation id="4304" st_id="55" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1492 %mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="4305" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1495 %bitcast_ln48_160 = bitcast i64 %u_load_126

]]></Node>
<StgValue><ssdm name="bitcast_ln48_160"/></StgValue>
</operation>

<operation id="4306" st_id="55" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1496 %mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_33"/></StgValue>
</operation>

<operation id="4307" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1505 %bitcast_ln48_35 = bitcast i64 %u_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln48_35"/></StgValue>
</operation>

<operation id="4308" st_id="55" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1506 %mul1_34 = dmul i64 %bitcast_ln48_35, i64 45

]]></Node>
<StgValue><ssdm name="mul1_34"/></StgValue>
</operation>

<operation id="4309" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1507 %u_load_127 = load i12 %u_addr_105

]]></Node>
<StgValue><ssdm name="u_load_127"/></StgValue>
</operation>

<operation id="4310" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1511 %u_load_128 = load i12 %u_addr_109

]]></Node>
<StgValue><ssdm name="u_load_128"/></StgValue>
</operation>

<operation id="4311" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1521 %u_load_36 = load i12 %u_addr_110

]]></Node>
<StgValue><ssdm name="u_load_36"/></StgValue>
</operation>

<operation id="4312" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1524 %u_load_129 = load i12 %u_addr_108

]]></Node>
<StgValue><ssdm name="u_load_129"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="4313" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:638 %add_ln48_90 = add i12 %zext_ln48_64, i12 2280

]]></Node>
<StgValue><ssdm name="add_ln48_90"/></StgValue>
</operation>

<operation id="4314" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:639 %zext_ln48_107 = zext i12 %add_ln48_90

]]></Node>
<StgValue><ssdm name="zext_ln48_107"/></StgValue>
</operation>

<operation id="4315" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:640 %u_addr_113 = getelementptr i64 %u, i64 0, i64 %zext_ln48_107

]]></Node>
<StgValue><ssdm name="u_addr_113"/></StgValue>
</operation>

<operation id="4316" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:836 %add_ln48_144 = add i12 %zext_ln48_128, i12 2220

]]></Node>
<StgValue><ssdm name="add_ln48_144"/></StgValue>
</operation>

<operation id="4317" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:837 %zext_ln48_170 = zext i12 %add_ln48_144

]]></Node>
<StgValue><ssdm name="zext_ln48_170"/></StgValue>
</operation>

<operation id="4318" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:838 %u_addr_112 = getelementptr i64 %u, i64 0, i64 %zext_ln48_170

]]></Node>
<StgValue><ssdm name="u_addr_112"/></StgValue>
</operation>

<operation id="4319" st_id="56" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4320" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1361 %sub_25 = dsub i64 %add1_25, i64 %mul3_25

]]></Node>
<StgValue><ssdm name="sub_25"/></StgValue>
</operation>

<operation id="4321" st_id="56" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1378 %sub_26 = dsub i64 %add1_26, i64 %mul3_26

]]></Node>
<StgValue><ssdm name="sub_26"/></StgValue>
</operation>

<operation id="4322" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1395 %sub_27 = dsub i64 %add1_27, i64 %mul3_27

]]></Node>
<StgValue><ssdm name="sub_27"/></StgValue>
</operation>

<operation id="4323" st_id="56" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1408 %add1_28 = dadd i64 %mul1_28, i64 %mul2_28

]]></Node>
<StgValue><ssdm name="add1_28"/></StgValue>
</operation>

<operation id="4324" st_id="56" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1425 %add1_29 = dadd i64 %mul1_29, i64 %mul2_29

]]></Node>
<StgValue><ssdm name="add1_29"/></StgValue>
</operation>

<operation id="4325" st_id="56" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1442 %add1_30 = dadd i64 %mul1_30, i64 %mul2_30

]]></Node>
<StgValue><ssdm name="add1_30"/></StgValue>
</operation>

<operation id="4326" st_id="56" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1459 %add1_31 = dadd i64 %mul1_31, i64 %mul2_31

]]></Node>
<StgValue><ssdm name="add1_31"/></StgValue>
</operation>

<operation id="4327" st_id="56" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1462 %mul3_31 = dmul i64 %bitcast_ln48_154, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_31"/></StgValue>
</operation>

<operation id="4328" st_id="56" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1472 %mul1_32 = dmul i64 %bitcast_ln48_33, i64 45

]]></Node>
<StgValue><ssdm name="mul1_32"/></StgValue>
</operation>

<operation id="4329" st_id="56" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1475 %mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="4330" st_id="56" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1479 %mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_32"/></StgValue>
</operation>

<operation id="4331" st_id="56" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1489 %mul1_33 = dmul i64 %bitcast_ln48_34, i64 45

]]></Node>
<StgValue><ssdm name="mul1_33"/></StgValue>
</operation>

<operation id="4332" st_id="56" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1492 %mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="4333" st_id="56" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1496 %mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_33"/></StgValue>
</operation>

<operation id="4334" st_id="56" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1506 %mul1_34 = dmul i64 %bitcast_ln48_35, i64 45

]]></Node>
<StgValue><ssdm name="mul1_34"/></StgValue>
</operation>

<operation id="4335" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1508 %bitcast_ln48_162 = bitcast i64 %u_load_127

]]></Node>
<StgValue><ssdm name="bitcast_ln48_162"/></StgValue>
</operation>

<operation id="4336" st_id="56" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1509 %mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="4337" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1512 %bitcast_ln48_163 = bitcast i64 %u_load_128

]]></Node>
<StgValue><ssdm name="bitcast_ln48_163"/></StgValue>
</operation>

<operation id="4338" st_id="56" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1513 %mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_34"/></StgValue>
</operation>

<operation id="4339" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1521 %u_load_36 = load i12 %u_addr_110

]]></Node>
<StgValue><ssdm name="u_load_36"/></StgValue>
</operation>

<operation id="4340" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1524 %u_load_129 = load i12 %u_addr_108

]]></Node>
<StgValue><ssdm name="u_load_129"/></StgValue>
</operation>

<operation id="4341" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1528 %u_load_130 = load i12 %u_addr_112

]]></Node>
<StgValue><ssdm name="u_load_130"/></StgValue>
</operation>

<operation id="4342" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1538 %u_load_37 = load i12 %u_addr_113

]]></Node>
<StgValue><ssdm name="u_load_37"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="4343" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:131 %add_ln48_35 = add i12 %zext_ln48, i12 2280

]]></Node>
<StgValue><ssdm name="add_ln48_35"/></StgValue>
</operation>

<operation id="4344" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:132 %zext_ln48_43 = zext i12 %add_ln48_35

]]></Node>
<StgValue><ssdm name="zext_ln48_43"/></StgValue>
</operation>

<operation id="4345" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:133 %u_addr_111 = getelementptr i64 %u, i64 0, i64 %zext_ln48_43

]]></Node>
<StgValue><ssdm name="u_addr_111"/></StgValue>
</operation>

<operation id="4346" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:839 %add_ln48_145 = add i12 %zext_ln48_128, i12 2280

]]></Node>
<StgValue><ssdm name="add_ln48_145"/></StgValue>
</operation>

<operation id="4347" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:840 %zext_ln48_171 = zext i12 %add_ln48_145

]]></Node>
<StgValue><ssdm name="zext_ln48_171"/></StgValue>
</operation>

<operation id="4348" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:841 %u_addr_115 = getelementptr i64 %u, i64 0, i64 %zext_ln48_171

]]></Node>
<StgValue><ssdm name="u_addr_115"/></StgValue>
</operation>

<operation id="4349" st_id="57" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4350" st_id="57" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1378 %sub_26 = dsub i64 %add1_26, i64 %mul3_26

]]></Node>
<StgValue><ssdm name="sub_26"/></StgValue>
</operation>

<operation id="4351" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1395 %sub_27 = dsub i64 %add1_27, i64 %mul3_27

]]></Node>
<StgValue><ssdm name="sub_27"/></StgValue>
</operation>

<operation id="4352" st_id="57" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1412 %sub_28 = dsub i64 %add1_28, i64 %mul3_28

]]></Node>
<StgValue><ssdm name="sub_28"/></StgValue>
</operation>

<operation id="4353" st_id="57" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1425 %add1_29 = dadd i64 %mul1_29, i64 %mul2_29

]]></Node>
<StgValue><ssdm name="add1_29"/></StgValue>
</operation>

<operation id="4354" st_id="57" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1442 %add1_30 = dadd i64 %mul1_30, i64 %mul2_30

]]></Node>
<StgValue><ssdm name="add1_30"/></StgValue>
</operation>

<operation id="4355" st_id="57" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1459 %add1_31 = dadd i64 %mul1_31, i64 %mul2_31

]]></Node>
<StgValue><ssdm name="add1_31"/></StgValue>
</operation>

<operation id="4356" st_id="57" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1475 %mul2_32 = dmul i64 %bitcast_ln48_156, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_32"/></StgValue>
</operation>

<operation id="4357" st_id="57" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1479 %mul3_32 = dmul i64 %bitcast_ln48_157, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_32"/></StgValue>
</operation>

<operation id="4358" st_id="57" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1489 %mul1_33 = dmul i64 %bitcast_ln48_34, i64 45

]]></Node>
<StgValue><ssdm name="mul1_33"/></StgValue>
</operation>

<operation id="4359" st_id="57" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1492 %mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="4360" st_id="57" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1496 %mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_33"/></StgValue>
</operation>

<operation id="4361" st_id="57" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1506 %mul1_34 = dmul i64 %bitcast_ln48_35, i64 45

]]></Node>
<StgValue><ssdm name="mul1_34"/></StgValue>
</operation>

<operation id="4362" st_id="57" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1509 %mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="4363" st_id="57" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1513 %mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_34"/></StgValue>
</operation>

<operation id="4364" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1522 %bitcast_ln48_36 = bitcast i64 %u_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln48_36"/></StgValue>
</operation>

<operation id="4365" st_id="57" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1523 %mul1_35 = dmul i64 %bitcast_ln48_36, i64 45

]]></Node>
<StgValue><ssdm name="mul1_35"/></StgValue>
</operation>

<operation id="4366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1525 %bitcast_ln48_165 = bitcast i64 %u_load_129

]]></Node>
<StgValue><ssdm name="bitcast_ln48_165"/></StgValue>
</operation>

<operation id="4367" st_id="57" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1526 %mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="4368" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1528 %u_load_130 = load i12 %u_addr_112

]]></Node>
<StgValue><ssdm name="u_load_130"/></StgValue>
</operation>

<operation id="4369" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1538 %u_load_37 = load i12 %u_addr_113

]]></Node>
<StgValue><ssdm name="u_load_37"/></StgValue>
</operation>

<operation id="4370" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1541 %u_load_131 = load i12 %u_addr_111

]]></Node>
<StgValue><ssdm name="u_load_131"/></StgValue>
</operation>

<operation id="4371" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1545 %u_load_132 = load i12 %u_addr_115

]]></Node>
<StgValue><ssdm name="u_load_132"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="4372" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:134 %add_ln48_36 = add i12 %zext_ln48, i12 2340

]]></Node>
<StgValue><ssdm name="add_ln48_36"/></StgValue>
</operation>

<operation id="4373" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:135 %zext_ln48_44 = zext i12 %add_ln48_36

]]></Node>
<StgValue><ssdm name="zext_ln48_44"/></StgValue>
</operation>

<operation id="4374" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:136 %u_addr_114 = getelementptr i64 %u, i64 0, i64 %zext_ln48_44

]]></Node>
<StgValue><ssdm name="u_addr_114"/></StgValue>
</operation>

<operation id="4375" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:641 %add_ln48_91 = add i12 %zext_ln48_64, i12 2340

]]></Node>
<StgValue><ssdm name="add_ln48_91"/></StgValue>
</operation>

<operation id="4376" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:642 %zext_ln48_108 = zext i12 %add_ln48_91

]]></Node>
<StgValue><ssdm name="zext_ln48_108"/></StgValue>
</operation>

<operation id="4377" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:643 %u_addr_116 = getelementptr i64 %u, i64 0, i64 %zext_ln48_108

]]></Node>
<StgValue><ssdm name="u_addr_116"/></StgValue>
</operation>

<operation id="4378" st_id="58" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4379" st_id="58" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1378 %sub_26 = dsub i64 %add1_26, i64 %mul3_26

]]></Node>
<StgValue><ssdm name="sub_26"/></StgValue>
</operation>

<operation id="4380" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1395 %sub_27 = dsub i64 %add1_27, i64 %mul3_27

]]></Node>
<StgValue><ssdm name="sub_27"/></StgValue>
</operation>

<operation id="4381" st_id="58" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1412 %sub_28 = dsub i64 %add1_28, i64 %mul3_28

]]></Node>
<StgValue><ssdm name="sub_28"/></StgValue>
</operation>

<operation id="4382" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1429 %sub_29 = dsub i64 %add1_29, i64 %mul3_29

]]></Node>
<StgValue><ssdm name="sub_29"/></StgValue>
</operation>

<operation id="4383" st_id="58" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1442 %add1_30 = dadd i64 %mul1_30, i64 %mul2_30

]]></Node>
<StgValue><ssdm name="add1_30"/></StgValue>
</operation>

<operation id="4384" st_id="58" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1459 %add1_31 = dadd i64 %mul1_31, i64 %mul2_31

]]></Node>
<StgValue><ssdm name="add1_31"/></StgValue>
</operation>

<operation id="4385" st_id="58" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1476 %add1_32 = dadd i64 %mul1_32, i64 %mul2_32

]]></Node>
<StgValue><ssdm name="add1_32"/></StgValue>
</operation>

<operation id="4386" st_id="58" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1489 %mul1_33 = dmul i64 %bitcast_ln48_34, i64 45

]]></Node>
<StgValue><ssdm name="mul1_33"/></StgValue>
</operation>

<operation id="4387" st_id="58" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1492 %mul2_33 = dmul i64 %bitcast_ln48_159, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_33"/></StgValue>
</operation>

<operation id="4388" st_id="58" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1496 %mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_33"/></StgValue>
</operation>

<operation id="4389" st_id="58" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1506 %mul1_34 = dmul i64 %bitcast_ln48_35, i64 45

]]></Node>
<StgValue><ssdm name="mul1_34"/></StgValue>
</operation>

<operation id="4390" st_id="58" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1509 %mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="4391" st_id="58" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1513 %mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_34"/></StgValue>
</operation>

<operation id="4392" st_id="58" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1523 %mul1_35 = dmul i64 %bitcast_ln48_36, i64 45

]]></Node>
<StgValue><ssdm name="mul1_35"/></StgValue>
</operation>

<operation id="4393" st_id="58" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1526 %mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="4394" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1529 %bitcast_ln48_166 = bitcast i64 %u_load_130

]]></Node>
<StgValue><ssdm name="bitcast_ln48_166"/></StgValue>
</operation>

<operation id="4395" st_id="58" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1530 %mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_35"/></StgValue>
</operation>

<operation id="4396" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1539 %bitcast_ln48_37 = bitcast i64 %u_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln48_37"/></StgValue>
</operation>

<operation id="4397" st_id="58" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1540 %mul1_36 = dmul i64 %bitcast_ln48_37, i64 45

]]></Node>
<StgValue><ssdm name="mul1_36"/></StgValue>
</operation>

<operation id="4398" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1541 %u_load_131 = load i12 %u_addr_111

]]></Node>
<StgValue><ssdm name="u_load_131"/></StgValue>
</operation>

<operation id="4399" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1545 %u_load_132 = load i12 %u_addr_115

]]></Node>
<StgValue><ssdm name="u_load_132"/></StgValue>
</operation>

<operation id="4400" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1555 %u_load_133 = load i12 %u_addr_116

]]></Node>
<StgValue><ssdm name="u_load_133"/></StgValue>
</operation>

<operation id="4401" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1558 %u_load_134 = load i12 %u_addr_114

]]></Node>
<StgValue><ssdm name="u_load_134"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="4402" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:644 %add_ln48_92 = add i12 %zext_ln48_64, i12 2400

]]></Node>
<StgValue><ssdm name="add_ln48_92"/></StgValue>
</operation>

<operation id="4403" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:645 %zext_ln48_109 = zext i12 %add_ln48_92

]]></Node>
<StgValue><ssdm name="zext_ln48_109"/></StgValue>
</operation>

<operation id="4404" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:646 %u_addr_119 = getelementptr i64 %u, i64 0, i64 %zext_ln48_109

]]></Node>
<StgValue><ssdm name="u_addr_119"/></StgValue>
</operation>

<operation id="4405" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:842 %add_ln48_146 = add i12 %zext_ln48_128, i12 2340

]]></Node>
<StgValue><ssdm name="add_ln48_146"/></StgValue>
</operation>

<operation id="4406" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:843 %zext_ln48_172 = zext i12 %add_ln48_146

]]></Node>
<StgValue><ssdm name="zext_ln48_172"/></StgValue>
</operation>

<operation id="4407" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:844 %u_addr_118 = getelementptr i64 %u, i64 0, i64 %zext_ln48_172

]]></Node>
<StgValue><ssdm name="u_addr_118"/></StgValue>
</operation>

<operation id="4408" st_id="59" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4409" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1395 %sub_27 = dsub i64 %add1_27, i64 %mul3_27

]]></Node>
<StgValue><ssdm name="sub_27"/></StgValue>
</operation>

<operation id="4410" st_id="59" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1412 %sub_28 = dsub i64 %add1_28, i64 %mul3_28

]]></Node>
<StgValue><ssdm name="sub_28"/></StgValue>
</operation>

<operation id="4411" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1429 %sub_29 = dsub i64 %add1_29, i64 %mul3_29

]]></Node>
<StgValue><ssdm name="sub_29"/></StgValue>
</operation>

<operation id="4412" st_id="59" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1442 %add1_30 = dadd i64 %mul1_30, i64 %mul2_30

]]></Node>
<StgValue><ssdm name="add1_30"/></StgValue>
</operation>

<operation id="4413" st_id="59" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1459 %add1_31 = dadd i64 %mul1_31, i64 %mul2_31

]]></Node>
<StgValue><ssdm name="add1_31"/></StgValue>
</operation>

<operation id="4414" st_id="59" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1476 %add1_32 = dadd i64 %mul1_32, i64 %mul2_32

]]></Node>
<StgValue><ssdm name="add1_32"/></StgValue>
</operation>

<operation id="4415" st_id="59" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1493 %add1_33 = dadd i64 %mul1_33, i64 %mul2_33

]]></Node>
<StgValue><ssdm name="add1_33"/></StgValue>
</operation>

<operation id="4416" st_id="59" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1496 %mul3_33 = dmul i64 %bitcast_ln48_160, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_33"/></StgValue>
</operation>

<operation id="4417" st_id="59" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1506 %mul1_34 = dmul i64 %bitcast_ln48_35, i64 45

]]></Node>
<StgValue><ssdm name="mul1_34"/></StgValue>
</operation>

<operation id="4418" st_id="59" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1509 %mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="4419" st_id="59" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1513 %mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_34"/></StgValue>
</operation>

<operation id="4420" st_id="59" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1523 %mul1_35 = dmul i64 %bitcast_ln48_36, i64 45

]]></Node>
<StgValue><ssdm name="mul1_35"/></StgValue>
</operation>

<operation id="4421" st_id="59" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1526 %mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="4422" st_id="59" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1530 %mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_35"/></StgValue>
</operation>

<operation id="4423" st_id="59" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1540 %mul1_36 = dmul i64 %bitcast_ln48_37, i64 45

]]></Node>
<StgValue><ssdm name="mul1_36"/></StgValue>
</operation>

<operation id="4424" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1542 %bitcast_ln48_168 = bitcast i64 %u_load_131

]]></Node>
<StgValue><ssdm name="bitcast_ln48_168"/></StgValue>
</operation>

<operation id="4425" st_id="59" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1543 %mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="4426" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1546 %bitcast_ln48_169 = bitcast i64 %u_load_132

]]></Node>
<StgValue><ssdm name="bitcast_ln48_169"/></StgValue>
</operation>

<operation id="4427" st_id="59" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1547 %mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_36"/></StgValue>
</operation>

<operation id="4428" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1555 %u_load_133 = load i12 %u_addr_116

]]></Node>
<StgValue><ssdm name="u_load_133"/></StgValue>
</operation>

<operation id="4429" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1558 %u_load_134 = load i12 %u_addr_114

]]></Node>
<StgValue><ssdm name="u_load_134"/></StgValue>
</operation>

<operation id="4430" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1562 %u_load_135 = load i12 %u_addr_118

]]></Node>
<StgValue><ssdm name="u_load_135"/></StgValue>
</operation>

<operation id="4431" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1572 %u_load_39 = load i12 %u_addr_119

]]></Node>
<StgValue><ssdm name="u_load_39"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="4432" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:137 %add_ln48_37 = add i12 %zext_ln48, i12 2400

]]></Node>
<StgValue><ssdm name="add_ln48_37"/></StgValue>
</operation>

<operation id="4433" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:138 %zext_ln48_45 = zext i12 %add_ln48_37

]]></Node>
<StgValue><ssdm name="zext_ln48_45"/></StgValue>
</operation>

<operation id="4434" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:139 %u_addr_117 = getelementptr i64 %u, i64 0, i64 %zext_ln48_45

]]></Node>
<StgValue><ssdm name="u_addr_117"/></StgValue>
</operation>

<operation id="4435" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:845 %add_ln48_147 = add i12 %zext_ln48_128, i12 2400

]]></Node>
<StgValue><ssdm name="add_ln48_147"/></StgValue>
</operation>

<operation id="4436" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:846 %zext_ln48_173 = zext i12 %add_ln48_147

]]></Node>
<StgValue><ssdm name="zext_ln48_173"/></StgValue>
</operation>

<operation id="4437" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:847 %u_addr_121 = getelementptr i64 %u, i64 0, i64 %zext_ln48_173

]]></Node>
<StgValue><ssdm name="u_addr_121"/></StgValue>
</operation>

<operation id="4438" st_id="60" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4439" st_id="60" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1412 %sub_28 = dsub i64 %add1_28, i64 %mul3_28

]]></Node>
<StgValue><ssdm name="sub_28"/></StgValue>
</operation>

<operation id="4440" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1429 %sub_29 = dsub i64 %add1_29, i64 %mul3_29

]]></Node>
<StgValue><ssdm name="sub_29"/></StgValue>
</operation>

<operation id="4441" st_id="60" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1446 %sub_30 = dsub i64 %add1_30, i64 %mul3_30

]]></Node>
<StgValue><ssdm name="sub_30"/></StgValue>
</operation>

<operation id="4442" st_id="60" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1459 %add1_31 = dadd i64 %mul1_31, i64 %mul2_31

]]></Node>
<StgValue><ssdm name="add1_31"/></StgValue>
</operation>

<operation id="4443" st_id="60" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1476 %add1_32 = dadd i64 %mul1_32, i64 %mul2_32

]]></Node>
<StgValue><ssdm name="add1_32"/></StgValue>
</operation>

<operation id="4444" st_id="60" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1493 %add1_33 = dadd i64 %mul1_33, i64 %mul2_33

]]></Node>
<StgValue><ssdm name="add1_33"/></StgValue>
</operation>

<operation id="4445" st_id="60" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1509 %mul2_34 = dmul i64 %bitcast_ln48_162, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_34"/></StgValue>
</operation>

<operation id="4446" st_id="60" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1513 %mul3_34 = dmul i64 %bitcast_ln48_163, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_34"/></StgValue>
</operation>

<operation id="4447" st_id="60" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1523 %mul1_35 = dmul i64 %bitcast_ln48_36, i64 45

]]></Node>
<StgValue><ssdm name="mul1_35"/></StgValue>
</operation>

<operation id="4448" st_id="60" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1526 %mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="4449" st_id="60" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1530 %mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_35"/></StgValue>
</operation>

<operation id="4450" st_id="60" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1540 %mul1_36 = dmul i64 %bitcast_ln48_37, i64 45

]]></Node>
<StgValue><ssdm name="mul1_36"/></StgValue>
</operation>

<operation id="4451" st_id="60" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1543 %mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="4452" st_id="60" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1547 %mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_36"/></StgValue>
</operation>

<operation id="4453" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1556 %bitcast_ln48_38 = bitcast i64 %u_load_133

]]></Node>
<StgValue><ssdm name="bitcast_ln48_38"/></StgValue>
</operation>

<operation id="4454" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1557 %mul1_37 = dmul i64 %bitcast_ln48_38, i64 45

]]></Node>
<StgValue><ssdm name="mul1_37"/></StgValue>
</operation>

<operation id="4455" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1559 %bitcast_ln48_171 = bitcast i64 %u_load_134

]]></Node>
<StgValue><ssdm name="bitcast_ln48_171"/></StgValue>
</operation>

<operation id="4456" st_id="60" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1560 %mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="4457" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1562 %u_load_135 = load i12 %u_addr_118

]]></Node>
<StgValue><ssdm name="u_load_135"/></StgValue>
</operation>

<operation id="4458" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1572 %u_load_39 = load i12 %u_addr_119

]]></Node>
<StgValue><ssdm name="u_load_39"/></StgValue>
</operation>

<operation id="4459" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1575 %u_load_136 = load i12 %u_addr_117

]]></Node>
<StgValue><ssdm name="u_load_136"/></StgValue>
</operation>

<operation id="4460" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1579 %u_load_137 = load i12 %u_addr_121

]]></Node>
<StgValue><ssdm name="u_load_137"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="4461" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:140 %add_ln48_38 = add i12 %zext_ln48, i12 2460

]]></Node>
<StgValue><ssdm name="add_ln48_38"/></StgValue>
</operation>

<operation id="4462" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:141 %zext_ln48_46 = zext i12 %add_ln48_38

]]></Node>
<StgValue><ssdm name="zext_ln48_46"/></StgValue>
</operation>

<operation id="4463" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:142 %u_addr_120 = getelementptr i64 %u, i64 0, i64 %zext_ln48_46

]]></Node>
<StgValue><ssdm name="u_addr_120"/></StgValue>
</operation>

<operation id="4464" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:647 %add_ln48_93 = add i12 %zext_ln48_64, i12 2460

]]></Node>
<StgValue><ssdm name="add_ln48_93"/></StgValue>
</operation>

<operation id="4465" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:648 %zext_ln48_110 = zext i12 %add_ln48_93

]]></Node>
<StgValue><ssdm name="zext_ln48_110"/></StgValue>
</operation>

<operation id="4466" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:649 %u_addr_122 = getelementptr i64 %u, i64 0, i64 %zext_ln48_110

]]></Node>
<StgValue><ssdm name="u_addr_122"/></StgValue>
</operation>

<operation id="4467" st_id="61" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4468" st_id="61" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1412 %sub_28 = dsub i64 %add1_28, i64 %mul3_28

]]></Node>
<StgValue><ssdm name="sub_28"/></StgValue>
</operation>

<operation id="4469" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1429 %sub_29 = dsub i64 %add1_29, i64 %mul3_29

]]></Node>
<StgValue><ssdm name="sub_29"/></StgValue>
</operation>

<operation id="4470" st_id="61" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1446 %sub_30 = dsub i64 %add1_30, i64 %mul3_30

]]></Node>
<StgValue><ssdm name="sub_30"/></StgValue>
</operation>

<operation id="4471" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1463 %sub_31 = dsub i64 %add1_31, i64 %mul3_31

]]></Node>
<StgValue><ssdm name="sub_31"/></StgValue>
</operation>

<operation id="4472" st_id="61" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1476 %add1_32 = dadd i64 %mul1_32, i64 %mul2_32

]]></Node>
<StgValue><ssdm name="add1_32"/></StgValue>
</operation>

<operation id="4473" st_id="61" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1493 %add1_33 = dadd i64 %mul1_33, i64 %mul2_33

]]></Node>
<StgValue><ssdm name="add1_33"/></StgValue>
</operation>

<operation id="4474" st_id="61" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1510 %add1_34 = dadd i64 %mul1_34, i64 %mul2_34

]]></Node>
<StgValue><ssdm name="add1_34"/></StgValue>
</operation>

<operation id="4475" st_id="61" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1523 %mul1_35 = dmul i64 %bitcast_ln48_36, i64 45

]]></Node>
<StgValue><ssdm name="mul1_35"/></StgValue>
</operation>

<operation id="4476" st_id="61" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1526 %mul2_35 = dmul i64 %bitcast_ln48_165, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_35"/></StgValue>
</operation>

<operation id="4477" st_id="61" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1530 %mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_35"/></StgValue>
</operation>

<operation id="4478" st_id="61" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1540 %mul1_36 = dmul i64 %bitcast_ln48_37, i64 45

]]></Node>
<StgValue><ssdm name="mul1_36"/></StgValue>
</operation>

<operation id="4479" st_id="61" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1543 %mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="4480" st_id="61" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1547 %mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_36"/></StgValue>
</operation>

<operation id="4481" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1557 %mul1_37 = dmul i64 %bitcast_ln48_38, i64 45

]]></Node>
<StgValue><ssdm name="mul1_37"/></StgValue>
</operation>

<operation id="4482" st_id="61" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1560 %mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="4483" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1563 %bitcast_ln48_172 = bitcast i64 %u_load_135

]]></Node>
<StgValue><ssdm name="bitcast_ln48_172"/></StgValue>
</operation>

<operation id="4484" st_id="61" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1564 %mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_37"/></StgValue>
</operation>

<operation id="4485" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1573 %bitcast_ln48_174 = bitcast i64 %u_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln48_174"/></StgValue>
</operation>

<operation id="4486" st_id="61" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1574 %mul1_38 = dmul i64 %bitcast_ln48_174, i64 45

]]></Node>
<StgValue><ssdm name="mul1_38"/></StgValue>
</operation>

<operation id="4487" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1575 %u_load_136 = load i12 %u_addr_117

]]></Node>
<StgValue><ssdm name="u_load_136"/></StgValue>
</operation>

<operation id="4488" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1579 %u_load_137 = load i12 %u_addr_121

]]></Node>
<StgValue><ssdm name="u_load_137"/></StgValue>
</operation>

<operation id="4489" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1589 %u_load_40 = load i12 %u_addr_122

]]></Node>
<StgValue><ssdm name="u_load_40"/></StgValue>
</operation>

<operation id="4490" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1592 %u_load_138 = load i12 %u_addr_120

]]></Node>
<StgValue><ssdm name="u_load_138"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="4491" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:650 %add_ln48_94 = add i12 %zext_ln48_64, i12 2520

]]></Node>
<StgValue><ssdm name="add_ln48_94"/></StgValue>
</operation>

<operation id="4492" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:651 %zext_ln48_111 = zext i12 %add_ln48_94

]]></Node>
<StgValue><ssdm name="zext_ln48_111"/></StgValue>
</operation>

<operation id="4493" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:652 %u_addr_125 = getelementptr i64 %u, i64 0, i64 %zext_ln48_111

]]></Node>
<StgValue><ssdm name="u_addr_125"/></StgValue>
</operation>

<operation id="4494" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:848 %add_ln48_148 = add i12 %zext_ln48_128, i12 2460

]]></Node>
<StgValue><ssdm name="add_ln48_148"/></StgValue>
</operation>

<operation id="4495" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:849 %zext_ln48_174 = zext i12 %add_ln48_148

]]></Node>
<StgValue><ssdm name="zext_ln48_174"/></StgValue>
</operation>

<operation id="4496" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:850 %u_addr_124 = getelementptr i64 %u, i64 0, i64 %zext_ln48_174

]]></Node>
<StgValue><ssdm name="u_addr_124"/></StgValue>
</operation>

<operation id="4497" st_id="62" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4498" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1429 %sub_29 = dsub i64 %add1_29, i64 %mul3_29

]]></Node>
<StgValue><ssdm name="sub_29"/></StgValue>
</operation>

<operation id="4499" st_id="62" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1446 %sub_30 = dsub i64 %add1_30, i64 %mul3_30

]]></Node>
<StgValue><ssdm name="sub_30"/></StgValue>
</operation>

<operation id="4500" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1463 %sub_31 = dsub i64 %add1_31, i64 %mul3_31

]]></Node>
<StgValue><ssdm name="sub_31"/></StgValue>
</operation>

<operation id="4501" st_id="62" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1476 %add1_32 = dadd i64 %mul1_32, i64 %mul2_32

]]></Node>
<StgValue><ssdm name="add1_32"/></StgValue>
</operation>

<operation id="4502" st_id="62" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1493 %add1_33 = dadd i64 %mul1_33, i64 %mul2_33

]]></Node>
<StgValue><ssdm name="add1_33"/></StgValue>
</operation>

<operation id="4503" st_id="62" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1510 %add1_34 = dadd i64 %mul1_34, i64 %mul2_34

]]></Node>
<StgValue><ssdm name="add1_34"/></StgValue>
</operation>

<operation id="4504" st_id="62" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1527 %add1_35 = dadd i64 %mul1_35, i64 %mul2_35

]]></Node>
<StgValue><ssdm name="add1_35"/></StgValue>
</operation>

<operation id="4505" st_id="62" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1530 %mul3_35 = dmul i64 %bitcast_ln48_166, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_35"/></StgValue>
</operation>

<operation id="4506" st_id="62" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1540 %mul1_36 = dmul i64 %bitcast_ln48_37, i64 45

]]></Node>
<StgValue><ssdm name="mul1_36"/></StgValue>
</operation>

<operation id="4507" st_id="62" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1543 %mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="4508" st_id="62" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1547 %mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_36"/></StgValue>
</operation>

<operation id="4509" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1557 %mul1_37 = dmul i64 %bitcast_ln48_38, i64 45

]]></Node>
<StgValue><ssdm name="mul1_37"/></StgValue>
</operation>

<operation id="4510" st_id="62" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1560 %mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="4511" st_id="62" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1564 %mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_37"/></StgValue>
</operation>

<operation id="4512" st_id="62" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1574 %mul1_38 = dmul i64 %bitcast_ln48_174, i64 45

]]></Node>
<StgValue><ssdm name="mul1_38"/></StgValue>
</operation>

<operation id="4513" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1576 %bitcast_ln48_175 = bitcast i64 %u_load_136

]]></Node>
<StgValue><ssdm name="bitcast_ln48_175"/></StgValue>
</operation>

<operation id="4514" st_id="62" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1577 %mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="4515" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1580 %bitcast_ln48_176 = bitcast i64 %u_load_137

]]></Node>
<StgValue><ssdm name="bitcast_ln48_176"/></StgValue>
</operation>

<operation id="4516" st_id="62" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1581 %mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_38"/></StgValue>
</operation>

<operation id="4517" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1589 %u_load_40 = load i12 %u_addr_122

]]></Node>
<StgValue><ssdm name="u_load_40"/></StgValue>
</operation>

<operation id="4518" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1592 %u_load_138 = load i12 %u_addr_120

]]></Node>
<StgValue><ssdm name="u_load_138"/></StgValue>
</operation>

<operation id="4519" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1596 %u_load_139 = load i12 %u_addr_124

]]></Node>
<StgValue><ssdm name="u_load_139"/></StgValue>
</operation>

<operation id="4520" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1606 %u_load_41 = load i12 %u_addr_125

]]></Node>
<StgValue><ssdm name="u_load_41"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="4521" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:143 %add_ln48_39 = add i12 %zext_ln48, i12 2520

]]></Node>
<StgValue><ssdm name="add_ln48_39"/></StgValue>
</operation>

<operation id="4522" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:144 %zext_ln48_47 = zext i12 %add_ln48_39

]]></Node>
<StgValue><ssdm name="zext_ln48_47"/></StgValue>
</operation>

<operation id="4523" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:145 %u_addr_123 = getelementptr i64 %u, i64 0, i64 %zext_ln48_47

]]></Node>
<StgValue><ssdm name="u_addr_123"/></StgValue>
</operation>

<operation id="4524" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:851 %add_ln48_149 = add i12 %zext_ln48_128, i12 2520

]]></Node>
<StgValue><ssdm name="add_ln48_149"/></StgValue>
</operation>

<operation id="4525" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:852 %zext_ln48_175 = zext i12 %add_ln48_149

]]></Node>
<StgValue><ssdm name="zext_ln48_175"/></StgValue>
</operation>

<operation id="4526" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:853 %u_addr_127 = getelementptr i64 %u, i64 0, i64 %zext_ln48_175

]]></Node>
<StgValue><ssdm name="u_addr_127"/></StgValue>
</operation>

<operation id="4527" st_id="63" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4528" st_id="63" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1446 %sub_30 = dsub i64 %add1_30, i64 %mul3_30

]]></Node>
<StgValue><ssdm name="sub_30"/></StgValue>
</operation>

<operation id="4529" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1463 %sub_31 = dsub i64 %add1_31, i64 %mul3_31

]]></Node>
<StgValue><ssdm name="sub_31"/></StgValue>
</operation>

<operation id="4530" st_id="63" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1480 %sub_32 = dsub i64 %add1_32, i64 %mul3_32

]]></Node>
<StgValue><ssdm name="sub_32"/></StgValue>
</operation>

<operation id="4531" st_id="63" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1493 %add1_33 = dadd i64 %mul1_33, i64 %mul2_33

]]></Node>
<StgValue><ssdm name="add1_33"/></StgValue>
</operation>

<operation id="4532" st_id="63" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1510 %add1_34 = dadd i64 %mul1_34, i64 %mul2_34

]]></Node>
<StgValue><ssdm name="add1_34"/></StgValue>
</operation>

<operation id="4533" st_id="63" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1527 %add1_35 = dadd i64 %mul1_35, i64 %mul2_35

]]></Node>
<StgValue><ssdm name="add1_35"/></StgValue>
</operation>

<operation id="4534" st_id="63" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1543 %mul2_36 = dmul i64 %bitcast_ln48_168, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_36"/></StgValue>
</operation>

<operation id="4535" st_id="63" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1547 %mul3_36 = dmul i64 %bitcast_ln48_169, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_36"/></StgValue>
</operation>

<operation id="4536" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1557 %mul1_37 = dmul i64 %bitcast_ln48_38, i64 45

]]></Node>
<StgValue><ssdm name="mul1_37"/></StgValue>
</operation>

<operation id="4537" st_id="63" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1560 %mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="4538" st_id="63" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1564 %mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_37"/></StgValue>
</operation>

<operation id="4539" st_id="63" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1574 %mul1_38 = dmul i64 %bitcast_ln48_174, i64 45

]]></Node>
<StgValue><ssdm name="mul1_38"/></StgValue>
</operation>

<operation id="4540" st_id="63" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1577 %mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="4541" st_id="63" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1581 %mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_38"/></StgValue>
</operation>

<operation id="4542" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1590 %bitcast_ln48_40 = bitcast i64 %u_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln48_40"/></StgValue>
</operation>

<operation id="4543" st_id="63" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1591 %mul1_39 = dmul i64 %bitcast_ln48_40, i64 45

]]></Node>
<StgValue><ssdm name="mul1_39"/></StgValue>
</operation>

<operation id="4544" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1593 %bitcast_ln48_178 = bitcast i64 %u_load_138

]]></Node>
<StgValue><ssdm name="bitcast_ln48_178"/></StgValue>
</operation>

<operation id="4545" st_id="63" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1594 %mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="4546" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1596 %u_load_139 = load i12 %u_addr_124

]]></Node>
<StgValue><ssdm name="u_load_139"/></StgValue>
</operation>

<operation id="4547" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1606 %u_load_41 = load i12 %u_addr_125

]]></Node>
<StgValue><ssdm name="u_load_41"/></StgValue>
</operation>

<operation id="4548" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1609 %u_load_140 = load i12 %u_addr_123

]]></Node>
<StgValue><ssdm name="u_load_140"/></StgValue>
</operation>

<operation id="4549" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1613 %u_load_141 = load i12 %u_addr_127

]]></Node>
<StgValue><ssdm name="u_load_141"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="4550" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:146 %add_ln48_40 = add i12 %zext_ln48, i12 2580

]]></Node>
<StgValue><ssdm name="add_ln48_40"/></StgValue>
</operation>

<operation id="4551" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:147 %zext_ln48_48 = zext i12 %add_ln48_40

]]></Node>
<StgValue><ssdm name="zext_ln48_48"/></StgValue>
</operation>

<operation id="4552" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:148 %u_addr_126 = getelementptr i64 %u, i64 0, i64 %zext_ln48_48

]]></Node>
<StgValue><ssdm name="u_addr_126"/></StgValue>
</operation>

<operation id="4553" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:653 %add_ln48_95 = add i12 %zext_ln48_64, i12 2580

]]></Node>
<StgValue><ssdm name="add_ln48_95"/></StgValue>
</operation>

<operation id="4554" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:654 %zext_ln48_112 = zext i12 %add_ln48_95

]]></Node>
<StgValue><ssdm name="zext_ln48_112"/></StgValue>
</operation>

<operation id="4555" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:655 %u_addr_128 = getelementptr i64 %u, i64 0, i64 %zext_ln48_112

]]></Node>
<StgValue><ssdm name="u_addr_128"/></StgValue>
</operation>

<operation id="4556" st_id="64" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4557" st_id="64" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1446 %sub_30 = dsub i64 %add1_30, i64 %mul3_30

]]></Node>
<StgValue><ssdm name="sub_30"/></StgValue>
</operation>

<operation id="4558" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1463 %sub_31 = dsub i64 %add1_31, i64 %mul3_31

]]></Node>
<StgValue><ssdm name="sub_31"/></StgValue>
</operation>

<operation id="4559" st_id="64" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1480 %sub_32 = dsub i64 %add1_32, i64 %mul3_32

]]></Node>
<StgValue><ssdm name="sub_32"/></StgValue>
</operation>

<operation id="4560" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1497 %sub_33 = dsub i64 %add1_33, i64 %mul3_33

]]></Node>
<StgValue><ssdm name="sub_33"/></StgValue>
</operation>

<operation id="4561" st_id="64" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1510 %add1_34 = dadd i64 %mul1_34, i64 %mul2_34

]]></Node>
<StgValue><ssdm name="add1_34"/></StgValue>
</operation>

<operation id="4562" st_id="64" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1527 %add1_35 = dadd i64 %mul1_35, i64 %mul2_35

]]></Node>
<StgValue><ssdm name="add1_35"/></StgValue>
</operation>

<operation id="4563" st_id="64" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1544 %add1_36 = dadd i64 %mul1_36, i64 %mul2_36

]]></Node>
<StgValue><ssdm name="add1_36"/></StgValue>
</operation>

<operation id="4564" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1557 %mul1_37 = dmul i64 %bitcast_ln48_38, i64 45

]]></Node>
<StgValue><ssdm name="mul1_37"/></StgValue>
</operation>

<operation id="4565" st_id="64" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1560 %mul2_37 = dmul i64 %bitcast_ln48_171, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_37"/></StgValue>
</operation>

<operation id="4566" st_id="64" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1564 %mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_37"/></StgValue>
</operation>

<operation id="4567" st_id="64" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1574 %mul1_38 = dmul i64 %bitcast_ln48_174, i64 45

]]></Node>
<StgValue><ssdm name="mul1_38"/></StgValue>
</operation>

<operation id="4568" st_id="64" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1577 %mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="4569" st_id="64" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1581 %mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_38"/></StgValue>
</operation>

<operation id="4570" st_id="64" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1591 %mul1_39 = dmul i64 %bitcast_ln48_40, i64 45

]]></Node>
<StgValue><ssdm name="mul1_39"/></StgValue>
</operation>

<operation id="4571" st_id="64" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1594 %mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="4572" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1597 %bitcast_ln48_179 = bitcast i64 %u_load_139

]]></Node>
<StgValue><ssdm name="bitcast_ln48_179"/></StgValue>
</operation>

<operation id="4573" st_id="64" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1598 %mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_39"/></StgValue>
</operation>

<operation id="4574" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1607 %bitcast_ln48_41 = bitcast i64 %u_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln48_41"/></StgValue>
</operation>

<operation id="4575" st_id="64" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1608 %mul1_40 = dmul i64 %bitcast_ln48_41, i64 45

]]></Node>
<StgValue><ssdm name="mul1_40"/></StgValue>
</operation>

<operation id="4576" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1609 %u_load_140 = load i12 %u_addr_123

]]></Node>
<StgValue><ssdm name="u_load_140"/></StgValue>
</operation>

<operation id="4577" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1613 %u_load_141 = load i12 %u_addr_127

]]></Node>
<StgValue><ssdm name="u_load_141"/></StgValue>
</operation>

<operation id="4578" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1623 %u_load_42 = load i12 %u_addr_128

]]></Node>
<StgValue><ssdm name="u_load_42"/></StgValue>
</operation>

<operation id="4579" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1626 %u_load_142 = load i12 %u_addr_126

]]></Node>
<StgValue><ssdm name="u_load_142"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="4580" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:656 %add_ln48_96 = add i12 %zext_ln48_64, i12 2640

]]></Node>
<StgValue><ssdm name="add_ln48_96"/></StgValue>
</operation>

<operation id="4581" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:657 %zext_ln48_113 = zext i12 %add_ln48_96

]]></Node>
<StgValue><ssdm name="zext_ln48_113"/></StgValue>
</operation>

<operation id="4582" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:658 %u_addr_131 = getelementptr i64 %u, i64 0, i64 %zext_ln48_113

]]></Node>
<StgValue><ssdm name="u_addr_131"/></StgValue>
</operation>

<operation id="4583" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:854 %add_ln48_150 = add i12 %zext_ln48_128, i12 2580

]]></Node>
<StgValue><ssdm name="add_ln48_150"/></StgValue>
</operation>

<operation id="4584" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:855 %zext_ln48_176 = zext i12 %add_ln48_150

]]></Node>
<StgValue><ssdm name="zext_ln48_176"/></StgValue>
</operation>

<operation id="4585" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:856 %u_addr_130 = getelementptr i64 %u, i64 0, i64 %zext_ln48_176

]]></Node>
<StgValue><ssdm name="u_addr_130"/></StgValue>
</operation>

<operation id="4586" st_id="65" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4587" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1463 %sub_31 = dsub i64 %add1_31, i64 %mul3_31

]]></Node>
<StgValue><ssdm name="sub_31"/></StgValue>
</operation>

<operation id="4588" st_id="65" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1480 %sub_32 = dsub i64 %add1_32, i64 %mul3_32

]]></Node>
<StgValue><ssdm name="sub_32"/></StgValue>
</operation>

<operation id="4589" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1497 %sub_33 = dsub i64 %add1_33, i64 %mul3_33

]]></Node>
<StgValue><ssdm name="sub_33"/></StgValue>
</operation>

<operation id="4590" st_id="65" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1510 %add1_34 = dadd i64 %mul1_34, i64 %mul2_34

]]></Node>
<StgValue><ssdm name="add1_34"/></StgValue>
</operation>

<operation id="4591" st_id="65" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1527 %add1_35 = dadd i64 %mul1_35, i64 %mul2_35

]]></Node>
<StgValue><ssdm name="add1_35"/></StgValue>
</operation>

<operation id="4592" st_id="65" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1544 %add1_36 = dadd i64 %mul1_36, i64 %mul2_36

]]></Node>
<StgValue><ssdm name="add1_36"/></StgValue>
</operation>

<operation id="4593" st_id="65" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1561 %add1_37 = dadd i64 %mul1_37, i64 %mul2_37

]]></Node>
<StgValue><ssdm name="add1_37"/></StgValue>
</operation>

<operation id="4594" st_id="65" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1564 %mul3_37 = dmul i64 %bitcast_ln48_172, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_37"/></StgValue>
</operation>

<operation id="4595" st_id="65" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1574 %mul1_38 = dmul i64 %bitcast_ln48_174, i64 45

]]></Node>
<StgValue><ssdm name="mul1_38"/></StgValue>
</operation>

<operation id="4596" st_id="65" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1577 %mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="4597" st_id="65" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1581 %mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_38"/></StgValue>
</operation>

<operation id="4598" st_id="65" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1591 %mul1_39 = dmul i64 %bitcast_ln48_40, i64 45

]]></Node>
<StgValue><ssdm name="mul1_39"/></StgValue>
</operation>

<operation id="4599" st_id="65" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1594 %mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="4600" st_id="65" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1598 %mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_39"/></StgValue>
</operation>

<operation id="4601" st_id="65" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1608 %mul1_40 = dmul i64 %bitcast_ln48_41, i64 45

]]></Node>
<StgValue><ssdm name="mul1_40"/></StgValue>
</operation>

<operation id="4602" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1610 %bitcast_ln48_181 = bitcast i64 %u_load_140

]]></Node>
<StgValue><ssdm name="bitcast_ln48_181"/></StgValue>
</operation>

<operation id="4603" st_id="65" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1611 %mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="4604" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1614 %bitcast_ln48_182 = bitcast i64 %u_load_141

]]></Node>
<StgValue><ssdm name="bitcast_ln48_182"/></StgValue>
</operation>

<operation id="4605" st_id="65" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1615 %mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_40"/></StgValue>
</operation>

<operation id="4606" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1623 %u_load_42 = load i12 %u_addr_128

]]></Node>
<StgValue><ssdm name="u_load_42"/></StgValue>
</operation>

<operation id="4607" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1626 %u_load_142 = load i12 %u_addr_126

]]></Node>
<StgValue><ssdm name="u_load_142"/></StgValue>
</operation>

<operation id="4608" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1630 %u_load_143 = load i12 %u_addr_130

]]></Node>
<StgValue><ssdm name="u_load_143"/></StgValue>
</operation>

<operation id="4609" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1640 %u_load_43 = load i12 %u_addr_131

]]></Node>
<StgValue><ssdm name="u_load_43"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="4610" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:149 %add_ln48_41 = add i12 %zext_ln48, i12 2640

]]></Node>
<StgValue><ssdm name="add_ln48_41"/></StgValue>
</operation>

<operation id="4611" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:150 %zext_ln48_49 = zext i12 %add_ln48_41

]]></Node>
<StgValue><ssdm name="zext_ln48_49"/></StgValue>
</operation>

<operation id="4612" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:151 %u_addr_129 = getelementptr i64 %u, i64 0, i64 %zext_ln48_49

]]></Node>
<StgValue><ssdm name="u_addr_129"/></StgValue>
</operation>

<operation id="4613" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:857 %add_ln48_151 = add i12 %zext_ln48_128, i12 2640

]]></Node>
<StgValue><ssdm name="add_ln48_151"/></StgValue>
</operation>

<operation id="4614" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:858 %zext_ln48_177 = zext i12 %add_ln48_151

]]></Node>
<StgValue><ssdm name="zext_ln48_177"/></StgValue>
</operation>

<operation id="4615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:859 %u_addr_133 = getelementptr i64 %u, i64 0, i64 %zext_ln48_177

]]></Node>
<StgValue><ssdm name="u_addr_133"/></StgValue>
</operation>

<operation id="4616" st_id="66" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4617" st_id="66" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1480 %sub_32 = dsub i64 %add1_32, i64 %mul3_32

]]></Node>
<StgValue><ssdm name="sub_32"/></StgValue>
</operation>

<operation id="4618" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1497 %sub_33 = dsub i64 %add1_33, i64 %mul3_33

]]></Node>
<StgValue><ssdm name="sub_33"/></StgValue>
</operation>

<operation id="4619" st_id="66" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1514 %sub_34 = dsub i64 %add1_34, i64 %mul3_34

]]></Node>
<StgValue><ssdm name="sub_34"/></StgValue>
</operation>

<operation id="4620" st_id="66" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1527 %add1_35 = dadd i64 %mul1_35, i64 %mul2_35

]]></Node>
<StgValue><ssdm name="add1_35"/></StgValue>
</operation>

<operation id="4621" st_id="66" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1544 %add1_36 = dadd i64 %mul1_36, i64 %mul2_36

]]></Node>
<StgValue><ssdm name="add1_36"/></StgValue>
</operation>

<operation id="4622" st_id="66" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1561 %add1_37 = dadd i64 %mul1_37, i64 %mul2_37

]]></Node>
<StgValue><ssdm name="add1_37"/></StgValue>
</operation>

<operation id="4623" st_id="66" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1577 %mul2_38 = dmul i64 %bitcast_ln48_175, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_38"/></StgValue>
</operation>

<operation id="4624" st_id="66" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1581 %mul3_38 = dmul i64 %bitcast_ln48_176, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_38"/></StgValue>
</operation>

<operation id="4625" st_id="66" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1591 %mul1_39 = dmul i64 %bitcast_ln48_40, i64 45

]]></Node>
<StgValue><ssdm name="mul1_39"/></StgValue>
</operation>

<operation id="4626" st_id="66" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1594 %mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="4627" st_id="66" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1598 %mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_39"/></StgValue>
</operation>

<operation id="4628" st_id="66" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1608 %mul1_40 = dmul i64 %bitcast_ln48_41, i64 45

]]></Node>
<StgValue><ssdm name="mul1_40"/></StgValue>
</operation>

<operation id="4629" st_id="66" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1611 %mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="4630" st_id="66" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1615 %mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_40"/></StgValue>
</operation>

<operation id="4631" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1624 %bitcast_ln48_42 = bitcast i64 %u_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln48_42"/></StgValue>
</operation>

<operation id="4632" st_id="66" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1625 %mul1_41 = dmul i64 %bitcast_ln48_42, i64 45

]]></Node>
<StgValue><ssdm name="mul1_41"/></StgValue>
</operation>

<operation id="4633" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1627 %bitcast_ln48_184 = bitcast i64 %u_load_142

]]></Node>
<StgValue><ssdm name="bitcast_ln48_184"/></StgValue>
</operation>

<operation id="4634" st_id="66" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1628 %mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="4635" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1630 %u_load_143 = load i12 %u_addr_130

]]></Node>
<StgValue><ssdm name="u_load_143"/></StgValue>
</operation>

<operation id="4636" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1640 %u_load_43 = load i12 %u_addr_131

]]></Node>
<StgValue><ssdm name="u_load_43"/></StgValue>
</operation>

<operation id="4637" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1643 %u_load_144 = load i12 %u_addr_129

]]></Node>
<StgValue><ssdm name="u_load_144"/></StgValue>
</operation>

<operation id="4638" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1647 %u_load_145 = load i12 %u_addr_133

]]></Node>
<StgValue><ssdm name="u_load_145"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="4639" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:152 %add_ln48_42 = add i12 %zext_ln48, i12 2700

]]></Node>
<StgValue><ssdm name="add_ln48_42"/></StgValue>
</operation>

<operation id="4640" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:153 %zext_ln48_50 = zext i12 %add_ln48_42

]]></Node>
<StgValue><ssdm name="zext_ln48_50"/></StgValue>
</operation>

<operation id="4641" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:154 %u_addr_132 = getelementptr i64 %u, i64 0, i64 %zext_ln48_50

]]></Node>
<StgValue><ssdm name="u_addr_132"/></StgValue>
</operation>

<operation id="4642" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:659 %add_ln48_97 = add i12 %zext_ln48_64, i12 2700

]]></Node>
<StgValue><ssdm name="add_ln48_97"/></StgValue>
</operation>

<operation id="4643" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:660 %zext_ln48_114 = zext i12 %add_ln48_97

]]></Node>
<StgValue><ssdm name="zext_ln48_114"/></StgValue>
</operation>

<operation id="4644" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:661 %u_addr_134 = getelementptr i64 %u, i64 0, i64 %zext_ln48_114

]]></Node>
<StgValue><ssdm name="u_addr_134"/></StgValue>
</operation>

<operation id="4645" st_id="67" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4646" st_id="67" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1480 %sub_32 = dsub i64 %add1_32, i64 %mul3_32

]]></Node>
<StgValue><ssdm name="sub_32"/></StgValue>
</operation>

<operation id="4647" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1497 %sub_33 = dsub i64 %add1_33, i64 %mul3_33

]]></Node>
<StgValue><ssdm name="sub_33"/></StgValue>
</operation>

<operation id="4648" st_id="67" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1514 %sub_34 = dsub i64 %add1_34, i64 %mul3_34

]]></Node>
<StgValue><ssdm name="sub_34"/></StgValue>
</operation>

<operation id="4649" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1531 %sub_35 = dsub i64 %add1_35, i64 %mul3_35

]]></Node>
<StgValue><ssdm name="sub_35"/></StgValue>
</operation>

<operation id="4650" st_id="67" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1544 %add1_36 = dadd i64 %mul1_36, i64 %mul2_36

]]></Node>
<StgValue><ssdm name="add1_36"/></StgValue>
</operation>

<operation id="4651" st_id="67" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1561 %add1_37 = dadd i64 %mul1_37, i64 %mul2_37

]]></Node>
<StgValue><ssdm name="add1_37"/></StgValue>
</operation>

<operation id="4652" st_id="67" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1578 %add1_38 = dadd i64 %mul1_38, i64 %mul2_38

]]></Node>
<StgValue><ssdm name="add1_38"/></StgValue>
</operation>

<operation id="4653" st_id="67" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1591 %mul1_39 = dmul i64 %bitcast_ln48_40, i64 45

]]></Node>
<StgValue><ssdm name="mul1_39"/></StgValue>
</operation>

<operation id="4654" st_id="67" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1594 %mul2_39 = dmul i64 %bitcast_ln48_178, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_39"/></StgValue>
</operation>

<operation id="4655" st_id="67" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1598 %mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_39"/></StgValue>
</operation>

<operation id="4656" st_id="67" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1608 %mul1_40 = dmul i64 %bitcast_ln48_41, i64 45

]]></Node>
<StgValue><ssdm name="mul1_40"/></StgValue>
</operation>

<operation id="4657" st_id="67" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1611 %mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="4658" st_id="67" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1615 %mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_40"/></StgValue>
</operation>

<operation id="4659" st_id="67" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1625 %mul1_41 = dmul i64 %bitcast_ln48_42, i64 45

]]></Node>
<StgValue><ssdm name="mul1_41"/></StgValue>
</operation>

<operation id="4660" st_id="67" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1628 %mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="4661" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1631 %bitcast_ln48_185 = bitcast i64 %u_load_143

]]></Node>
<StgValue><ssdm name="bitcast_ln48_185"/></StgValue>
</operation>

<operation id="4662" st_id="67" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1632 %mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_41"/></StgValue>
</operation>

<operation id="4663" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1641 %bitcast_ln48_43 = bitcast i64 %u_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln48_43"/></StgValue>
</operation>

<operation id="4664" st_id="67" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1642 %mul1_42 = dmul i64 %bitcast_ln48_43, i64 45

]]></Node>
<StgValue><ssdm name="mul1_42"/></StgValue>
</operation>

<operation id="4665" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1643 %u_load_144 = load i12 %u_addr_129

]]></Node>
<StgValue><ssdm name="u_load_144"/></StgValue>
</operation>

<operation id="4666" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1647 %u_load_145 = load i12 %u_addr_133

]]></Node>
<StgValue><ssdm name="u_load_145"/></StgValue>
</operation>

<operation id="4667" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1657 %u_load_44 = load i12 %u_addr_134

]]></Node>
<StgValue><ssdm name="u_load_44"/></StgValue>
</operation>

<operation id="4668" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1660 %u_load_146 = load i12 %u_addr_132

]]></Node>
<StgValue><ssdm name="u_load_146"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="4669" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:662 %add_ln48_98 = add i12 %zext_ln48_64, i12 2760

]]></Node>
<StgValue><ssdm name="add_ln48_98"/></StgValue>
</operation>

<operation id="4670" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:663 %zext_ln48_115 = zext i12 %add_ln48_98

]]></Node>
<StgValue><ssdm name="zext_ln48_115"/></StgValue>
</operation>

<operation id="4671" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:664 %u_addr_137 = getelementptr i64 %u, i64 0, i64 %zext_ln48_115

]]></Node>
<StgValue><ssdm name="u_addr_137"/></StgValue>
</operation>

<operation id="4672" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:860 %add_ln48_152 = add i12 %zext_ln48_128, i12 2700

]]></Node>
<StgValue><ssdm name="add_ln48_152"/></StgValue>
</operation>

<operation id="4673" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:861 %zext_ln48_178 = zext i12 %add_ln48_152

]]></Node>
<StgValue><ssdm name="zext_ln48_178"/></StgValue>
</operation>

<operation id="4674" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:862 %u_addr_136 = getelementptr i64 %u, i64 0, i64 %zext_ln48_178

]]></Node>
<StgValue><ssdm name="u_addr_136"/></StgValue>
</operation>

<operation id="4675" st_id="68" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4676" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1497 %sub_33 = dsub i64 %add1_33, i64 %mul3_33

]]></Node>
<StgValue><ssdm name="sub_33"/></StgValue>
</operation>

<operation id="4677" st_id="68" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1514 %sub_34 = dsub i64 %add1_34, i64 %mul3_34

]]></Node>
<StgValue><ssdm name="sub_34"/></StgValue>
</operation>

<operation id="4678" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1531 %sub_35 = dsub i64 %add1_35, i64 %mul3_35

]]></Node>
<StgValue><ssdm name="sub_35"/></StgValue>
</operation>

<operation id="4679" st_id="68" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1544 %add1_36 = dadd i64 %mul1_36, i64 %mul2_36

]]></Node>
<StgValue><ssdm name="add1_36"/></StgValue>
</operation>

<operation id="4680" st_id="68" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1561 %add1_37 = dadd i64 %mul1_37, i64 %mul2_37

]]></Node>
<StgValue><ssdm name="add1_37"/></StgValue>
</operation>

<operation id="4681" st_id="68" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1578 %add1_38 = dadd i64 %mul1_38, i64 %mul2_38

]]></Node>
<StgValue><ssdm name="add1_38"/></StgValue>
</operation>

<operation id="4682" st_id="68" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1595 %add1_39 = dadd i64 %mul1_39, i64 %mul2_39

]]></Node>
<StgValue><ssdm name="add1_39"/></StgValue>
</operation>

<operation id="4683" st_id="68" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1598 %mul3_39 = dmul i64 %bitcast_ln48_179, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_39"/></StgValue>
</operation>

<operation id="4684" st_id="68" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1608 %mul1_40 = dmul i64 %bitcast_ln48_41, i64 45

]]></Node>
<StgValue><ssdm name="mul1_40"/></StgValue>
</operation>

<operation id="4685" st_id="68" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1611 %mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="4686" st_id="68" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1615 %mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_40"/></StgValue>
</operation>

<operation id="4687" st_id="68" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1625 %mul1_41 = dmul i64 %bitcast_ln48_42, i64 45

]]></Node>
<StgValue><ssdm name="mul1_41"/></StgValue>
</operation>

<operation id="4688" st_id="68" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1628 %mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="4689" st_id="68" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1632 %mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_41"/></StgValue>
</operation>

<operation id="4690" st_id="68" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1642 %mul1_42 = dmul i64 %bitcast_ln48_43, i64 45

]]></Node>
<StgValue><ssdm name="mul1_42"/></StgValue>
</operation>

<operation id="4691" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1644 %bitcast_ln48_187 = bitcast i64 %u_load_144

]]></Node>
<StgValue><ssdm name="bitcast_ln48_187"/></StgValue>
</operation>

<operation id="4692" st_id="68" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1645 %mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="4693" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1648 %bitcast_ln48_188 = bitcast i64 %u_load_145

]]></Node>
<StgValue><ssdm name="bitcast_ln48_188"/></StgValue>
</operation>

<operation id="4694" st_id="68" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1649 %mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_42"/></StgValue>
</operation>

<operation id="4695" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1657 %u_load_44 = load i12 %u_addr_134

]]></Node>
<StgValue><ssdm name="u_load_44"/></StgValue>
</operation>

<operation id="4696" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1660 %u_load_146 = load i12 %u_addr_132

]]></Node>
<StgValue><ssdm name="u_load_146"/></StgValue>
</operation>

<operation id="4697" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1664 %u_load_147 = load i12 %u_addr_136

]]></Node>
<StgValue><ssdm name="u_load_147"/></StgValue>
</operation>

<operation id="4698" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1674 %u_load_45 = load i12 %u_addr_137

]]></Node>
<StgValue><ssdm name="u_load_45"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="4699" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:155 %add_ln48_43 = add i12 %zext_ln48, i12 2760

]]></Node>
<StgValue><ssdm name="add_ln48_43"/></StgValue>
</operation>

<operation id="4700" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:156 %zext_ln48_51 = zext i12 %add_ln48_43

]]></Node>
<StgValue><ssdm name="zext_ln48_51"/></StgValue>
</operation>

<operation id="4701" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:157 %u_addr_135 = getelementptr i64 %u, i64 0, i64 %zext_ln48_51

]]></Node>
<StgValue><ssdm name="u_addr_135"/></StgValue>
</operation>

<operation id="4702" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:863 %add_ln48_153 = add i12 %zext_ln48_128, i12 2760

]]></Node>
<StgValue><ssdm name="add_ln48_153"/></StgValue>
</operation>

<operation id="4703" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:864 %zext_ln48_179 = zext i12 %add_ln48_153

]]></Node>
<StgValue><ssdm name="zext_ln48_179"/></StgValue>
</operation>

<operation id="4704" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:865 %u_addr_139 = getelementptr i64 %u, i64 0, i64 %zext_ln48_179

]]></Node>
<StgValue><ssdm name="u_addr_139"/></StgValue>
</operation>

<operation id="4705" st_id="69" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4706" st_id="69" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1514 %sub_34 = dsub i64 %add1_34, i64 %mul3_34

]]></Node>
<StgValue><ssdm name="sub_34"/></StgValue>
</operation>

<operation id="4707" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1531 %sub_35 = dsub i64 %add1_35, i64 %mul3_35

]]></Node>
<StgValue><ssdm name="sub_35"/></StgValue>
</operation>

<operation id="4708" st_id="69" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1548 %sub_36 = dsub i64 %add1_36, i64 %mul3_36

]]></Node>
<StgValue><ssdm name="sub_36"/></StgValue>
</operation>

<operation id="4709" st_id="69" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1561 %add1_37 = dadd i64 %mul1_37, i64 %mul2_37

]]></Node>
<StgValue><ssdm name="add1_37"/></StgValue>
</operation>

<operation id="4710" st_id="69" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1578 %add1_38 = dadd i64 %mul1_38, i64 %mul2_38

]]></Node>
<StgValue><ssdm name="add1_38"/></StgValue>
</operation>

<operation id="4711" st_id="69" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1595 %add1_39 = dadd i64 %mul1_39, i64 %mul2_39

]]></Node>
<StgValue><ssdm name="add1_39"/></StgValue>
</operation>

<operation id="4712" st_id="69" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1611 %mul2_40 = dmul i64 %bitcast_ln48_181, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_40"/></StgValue>
</operation>

<operation id="4713" st_id="69" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1615 %mul3_40 = dmul i64 %bitcast_ln48_182, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_40"/></StgValue>
</operation>

<operation id="4714" st_id="69" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1625 %mul1_41 = dmul i64 %bitcast_ln48_42, i64 45

]]></Node>
<StgValue><ssdm name="mul1_41"/></StgValue>
</operation>

<operation id="4715" st_id="69" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1628 %mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="4716" st_id="69" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1632 %mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_41"/></StgValue>
</operation>

<operation id="4717" st_id="69" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1642 %mul1_42 = dmul i64 %bitcast_ln48_43, i64 45

]]></Node>
<StgValue><ssdm name="mul1_42"/></StgValue>
</operation>

<operation id="4718" st_id="69" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1645 %mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="4719" st_id="69" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1649 %mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_42"/></StgValue>
</operation>

<operation id="4720" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1658 %bitcast_ln48_44 = bitcast i64 %u_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln48_44"/></StgValue>
</operation>

<operation id="4721" st_id="69" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1659 %mul1_43 = dmul i64 %bitcast_ln48_44, i64 45

]]></Node>
<StgValue><ssdm name="mul1_43"/></StgValue>
</operation>

<operation id="4722" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1661 %bitcast_ln48_190 = bitcast i64 %u_load_146

]]></Node>
<StgValue><ssdm name="bitcast_ln48_190"/></StgValue>
</operation>

<operation id="4723" st_id="69" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1662 %mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="4724" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1664 %u_load_147 = load i12 %u_addr_136

]]></Node>
<StgValue><ssdm name="u_load_147"/></StgValue>
</operation>

<operation id="4725" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1674 %u_load_45 = load i12 %u_addr_137

]]></Node>
<StgValue><ssdm name="u_load_45"/></StgValue>
</operation>

<operation id="4726" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1677 %u_load_148 = load i12 %u_addr_135

]]></Node>
<StgValue><ssdm name="u_load_148"/></StgValue>
</operation>

<operation id="4727" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1681 %u_load_149 = load i12 %u_addr_139

]]></Node>
<StgValue><ssdm name="u_load_149"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="4728" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:158 %add_ln48_44 = add i12 %zext_ln48, i12 2820

]]></Node>
<StgValue><ssdm name="add_ln48_44"/></StgValue>
</operation>

<operation id="4729" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:159 %zext_ln48_52 = zext i12 %add_ln48_44

]]></Node>
<StgValue><ssdm name="zext_ln48_52"/></StgValue>
</operation>

<operation id="4730" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:160 %u_addr_138 = getelementptr i64 %u, i64 0, i64 %zext_ln48_52

]]></Node>
<StgValue><ssdm name="u_addr_138"/></StgValue>
</operation>

<operation id="4731" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:665 %add_ln48_99 = add i12 %zext_ln48_64, i12 2820

]]></Node>
<StgValue><ssdm name="add_ln48_99"/></StgValue>
</operation>

<operation id="4732" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:666 %zext_ln48_116 = zext i12 %add_ln48_99

]]></Node>
<StgValue><ssdm name="zext_ln48_116"/></StgValue>
</operation>

<operation id="4733" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:667 %u_addr_140 = getelementptr i64 %u, i64 0, i64 %zext_ln48_116

]]></Node>
<StgValue><ssdm name="u_addr_140"/></StgValue>
</operation>

<operation id="4734" st_id="70" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4735" st_id="70" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1514 %sub_34 = dsub i64 %add1_34, i64 %mul3_34

]]></Node>
<StgValue><ssdm name="sub_34"/></StgValue>
</operation>

<operation id="4736" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1531 %sub_35 = dsub i64 %add1_35, i64 %mul3_35

]]></Node>
<StgValue><ssdm name="sub_35"/></StgValue>
</operation>

<operation id="4737" st_id="70" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1548 %sub_36 = dsub i64 %add1_36, i64 %mul3_36

]]></Node>
<StgValue><ssdm name="sub_36"/></StgValue>
</operation>

<operation id="4738" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1565 %sub_37 = dsub i64 %add1_37, i64 %mul3_37

]]></Node>
<StgValue><ssdm name="sub_37"/></StgValue>
</operation>

<operation id="4739" st_id="70" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1578 %add1_38 = dadd i64 %mul1_38, i64 %mul2_38

]]></Node>
<StgValue><ssdm name="add1_38"/></StgValue>
</operation>

<operation id="4740" st_id="70" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1595 %add1_39 = dadd i64 %mul1_39, i64 %mul2_39

]]></Node>
<StgValue><ssdm name="add1_39"/></StgValue>
</operation>

<operation id="4741" st_id="70" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1612 %add1_40 = dadd i64 %mul1_40, i64 %mul2_40

]]></Node>
<StgValue><ssdm name="add1_40"/></StgValue>
</operation>

<operation id="4742" st_id="70" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1625 %mul1_41 = dmul i64 %bitcast_ln48_42, i64 45

]]></Node>
<StgValue><ssdm name="mul1_41"/></StgValue>
</operation>

<operation id="4743" st_id="70" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1628 %mul2_41 = dmul i64 %bitcast_ln48_184, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_41"/></StgValue>
</operation>

<operation id="4744" st_id="70" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1632 %mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_41"/></StgValue>
</operation>

<operation id="4745" st_id="70" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1642 %mul1_42 = dmul i64 %bitcast_ln48_43, i64 45

]]></Node>
<StgValue><ssdm name="mul1_42"/></StgValue>
</operation>

<operation id="4746" st_id="70" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1645 %mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="4747" st_id="70" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1649 %mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_42"/></StgValue>
</operation>

<operation id="4748" st_id="70" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1659 %mul1_43 = dmul i64 %bitcast_ln48_44, i64 45

]]></Node>
<StgValue><ssdm name="mul1_43"/></StgValue>
</operation>

<operation id="4749" st_id="70" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1662 %mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="4750" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1665 %bitcast_ln48_191 = bitcast i64 %u_load_147

]]></Node>
<StgValue><ssdm name="bitcast_ln48_191"/></StgValue>
</operation>

<operation id="4751" st_id="70" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1666 %mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_43"/></StgValue>
</operation>

<operation id="4752" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1675 %bitcast_ln48_45 = bitcast i64 %u_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln48_45"/></StgValue>
</operation>

<operation id="4753" st_id="70" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1676 %mul1_44 = dmul i64 %bitcast_ln48_45, i64 45

]]></Node>
<StgValue><ssdm name="mul1_44"/></StgValue>
</operation>

<operation id="4754" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1677 %u_load_148 = load i12 %u_addr_135

]]></Node>
<StgValue><ssdm name="u_load_148"/></StgValue>
</operation>

<operation id="4755" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1681 %u_load_149 = load i12 %u_addr_139

]]></Node>
<StgValue><ssdm name="u_load_149"/></StgValue>
</operation>

<operation id="4756" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1691 %u_load_46 = load i12 %u_addr_140

]]></Node>
<StgValue><ssdm name="u_load_46"/></StgValue>
</operation>

<operation id="4757" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1694 %u_load_150 = load i12 %u_addr_138

]]></Node>
<StgValue><ssdm name="u_load_150"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="4758" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:668 %tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %empty_10

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="4759" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:669 %zext_ln48_117 = zext i12 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln48_117"/></StgValue>
</operation>

<operation id="4760" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:670 %u_addr_143 = getelementptr i64 %u, i64 0, i64 %zext_ln48_117

]]></Node>
<StgValue><ssdm name="u_addr_143"/></StgValue>
</operation>

<operation id="4761" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:866 %add_ln48_154 = add i12 %zext_ln48_128, i12 2820

]]></Node>
<StgValue><ssdm name="add_ln48_154"/></StgValue>
</operation>

<operation id="4762" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:867 %zext_ln48_180 = zext i12 %add_ln48_154

]]></Node>
<StgValue><ssdm name="zext_ln48_180"/></StgValue>
</operation>

<operation id="4763" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:868 %u_addr_142 = getelementptr i64 %u, i64 0, i64 %zext_ln48_180

]]></Node>
<StgValue><ssdm name="u_addr_142"/></StgValue>
</operation>

<operation id="4764" st_id="71" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4765" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1531 %sub_35 = dsub i64 %add1_35, i64 %mul3_35

]]></Node>
<StgValue><ssdm name="sub_35"/></StgValue>
</operation>

<operation id="4766" st_id="71" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1548 %sub_36 = dsub i64 %add1_36, i64 %mul3_36

]]></Node>
<StgValue><ssdm name="sub_36"/></StgValue>
</operation>

<operation id="4767" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1565 %sub_37 = dsub i64 %add1_37, i64 %mul3_37

]]></Node>
<StgValue><ssdm name="sub_37"/></StgValue>
</operation>

<operation id="4768" st_id="71" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1578 %add1_38 = dadd i64 %mul1_38, i64 %mul2_38

]]></Node>
<StgValue><ssdm name="add1_38"/></StgValue>
</operation>

<operation id="4769" st_id="71" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1595 %add1_39 = dadd i64 %mul1_39, i64 %mul2_39

]]></Node>
<StgValue><ssdm name="add1_39"/></StgValue>
</operation>

<operation id="4770" st_id="71" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1612 %add1_40 = dadd i64 %mul1_40, i64 %mul2_40

]]></Node>
<StgValue><ssdm name="add1_40"/></StgValue>
</operation>

<operation id="4771" st_id="71" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1629 %add1_41 = dadd i64 %mul1_41, i64 %mul2_41

]]></Node>
<StgValue><ssdm name="add1_41"/></StgValue>
</operation>

<operation id="4772" st_id="71" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1632 %mul3_41 = dmul i64 %bitcast_ln48_185, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_41"/></StgValue>
</operation>

<operation id="4773" st_id="71" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1642 %mul1_42 = dmul i64 %bitcast_ln48_43, i64 45

]]></Node>
<StgValue><ssdm name="mul1_42"/></StgValue>
</operation>

<operation id="4774" st_id="71" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1645 %mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="4775" st_id="71" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1649 %mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_42"/></StgValue>
</operation>

<operation id="4776" st_id="71" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1659 %mul1_43 = dmul i64 %bitcast_ln48_44, i64 45

]]></Node>
<StgValue><ssdm name="mul1_43"/></StgValue>
</operation>

<operation id="4777" st_id="71" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1662 %mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="4778" st_id="71" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1666 %mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_43"/></StgValue>
</operation>

<operation id="4779" st_id="71" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1676 %mul1_44 = dmul i64 %bitcast_ln48_45, i64 45

]]></Node>
<StgValue><ssdm name="mul1_44"/></StgValue>
</operation>

<operation id="4780" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1678 %bitcast_ln48_193 = bitcast i64 %u_load_148

]]></Node>
<StgValue><ssdm name="bitcast_ln48_193"/></StgValue>
</operation>

<operation id="4781" st_id="71" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1679 %mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="4782" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1682 %bitcast_ln48_194 = bitcast i64 %u_load_149

]]></Node>
<StgValue><ssdm name="bitcast_ln48_194"/></StgValue>
</operation>

<operation id="4783" st_id="71" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1683 %mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_44"/></StgValue>
</operation>

<operation id="4784" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1691 %u_load_46 = load i12 %u_addr_140

]]></Node>
<StgValue><ssdm name="u_load_46"/></StgValue>
</operation>

<operation id="4785" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1694 %u_load_150 = load i12 %u_addr_138

]]></Node>
<StgValue><ssdm name="u_load_150"/></StgValue>
</operation>

<operation id="4786" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1698 %u_load_151 = load i12 %u_addr_142

]]></Node>
<StgValue><ssdm name="u_load_151"/></StgValue>
</operation>

<operation id="4787" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1708 %u_load_47 = load i12 %u_addr_143

]]></Node>
<StgValue><ssdm name="u_load_47"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="4788" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:161 %tmp_2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %i_2

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="4789" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:162 %zext_ln48_53 = zext i12 %tmp_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln48_53"/></StgValue>
</operation>

<operation id="4790" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:163 %u_addr_141 = getelementptr i64 %u, i64 0, i64 %zext_ln48_53

]]></Node>
<StgValue><ssdm name="u_addr_141"/></StgValue>
</operation>

<operation id="4791" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_46_3.split:869 %tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 45, i6 %indvars_iv_next50

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="4792" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:870 %zext_ln48_181 = zext i12 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln48_181"/></StgValue>
</operation>

<operation id="4793" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:871 %u_addr_145 = getelementptr i64 %u, i64 0, i64 %zext_ln48_181

]]></Node>
<StgValue><ssdm name="u_addr_145"/></StgValue>
</operation>

<operation id="4794" st_id="72" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4795" st_id="72" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1548 %sub_36 = dsub i64 %add1_36, i64 %mul3_36

]]></Node>
<StgValue><ssdm name="sub_36"/></StgValue>
</operation>

<operation id="4796" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1565 %sub_37 = dsub i64 %add1_37, i64 %mul3_37

]]></Node>
<StgValue><ssdm name="sub_37"/></StgValue>
</operation>

<operation id="4797" st_id="72" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1582 %sub_38 = dsub i64 %add1_38, i64 %mul3_38

]]></Node>
<StgValue><ssdm name="sub_38"/></StgValue>
</operation>

<operation id="4798" st_id="72" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1595 %add1_39 = dadd i64 %mul1_39, i64 %mul2_39

]]></Node>
<StgValue><ssdm name="add1_39"/></StgValue>
</operation>

<operation id="4799" st_id="72" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1612 %add1_40 = dadd i64 %mul1_40, i64 %mul2_40

]]></Node>
<StgValue><ssdm name="add1_40"/></StgValue>
</operation>

<operation id="4800" st_id="72" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1629 %add1_41 = dadd i64 %mul1_41, i64 %mul2_41

]]></Node>
<StgValue><ssdm name="add1_41"/></StgValue>
</operation>

<operation id="4801" st_id="72" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1645 %mul2_42 = dmul i64 %bitcast_ln48_187, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_42"/></StgValue>
</operation>

<operation id="4802" st_id="72" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1649 %mul3_42 = dmul i64 %bitcast_ln48_188, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_42"/></StgValue>
</operation>

<operation id="4803" st_id="72" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1659 %mul1_43 = dmul i64 %bitcast_ln48_44, i64 45

]]></Node>
<StgValue><ssdm name="mul1_43"/></StgValue>
</operation>

<operation id="4804" st_id="72" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1662 %mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="4805" st_id="72" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1666 %mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_43"/></StgValue>
</operation>

<operation id="4806" st_id="72" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1676 %mul1_44 = dmul i64 %bitcast_ln48_45, i64 45

]]></Node>
<StgValue><ssdm name="mul1_44"/></StgValue>
</operation>

<operation id="4807" st_id="72" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1679 %mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="4808" st_id="72" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1683 %mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_44"/></StgValue>
</operation>

<operation id="4809" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1692 %bitcast_ln48_46 = bitcast i64 %u_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln48_46"/></StgValue>
</operation>

<operation id="4810" st_id="72" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1693 %mul1_45 = dmul i64 %bitcast_ln48_46, i64 45

]]></Node>
<StgValue><ssdm name="mul1_45"/></StgValue>
</operation>

<operation id="4811" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1695 %bitcast_ln48_196 = bitcast i64 %u_load_150

]]></Node>
<StgValue><ssdm name="bitcast_ln48_196"/></StgValue>
</operation>

<operation id="4812" st_id="72" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1696 %mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="4813" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1698 %u_load_151 = load i12 %u_addr_142

]]></Node>
<StgValue><ssdm name="u_load_151"/></StgValue>
</operation>

<operation id="4814" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1708 %u_load_47 = load i12 %u_addr_143

]]></Node>
<StgValue><ssdm name="u_load_47"/></StgValue>
</operation>

<operation id="4815" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1711 %u_load_152 = load i12 %u_addr_141

]]></Node>
<StgValue><ssdm name="u_load_152"/></StgValue>
</operation>

<operation id="4816" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1715 %u_load_153 = load i12 %u_addr_145

]]></Node>
<StgValue><ssdm name="u_load_153"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="4817" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:164 %add_ln48_45 = add i12 %zext_ln48, i12 2940

]]></Node>
<StgValue><ssdm name="add_ln48_45"/></StgValue>
</operation>

<operation id="4818" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:165 %zext_ln48_54 = zext i12 %add_ln48_45

]]></Node>
<StgValue><ssdm name="zext_ln48_54"/></StgValue>
</operation>

<operation id="4819" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:166 %u_addr_144 = getelementptr i64 %u, i64 0, i64 %zext_ln48_54

]]></Node>
<StgValue><ssdm name="u_addr_144"/></StgValue>
</operation>

<operation id="4820" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:671 %add_ln48_100 = add i12 %zext_ln48_64, i12 2940

]]></Node>
<StgValue><ssdm name="add_ln48_100"/></StgValue>
</operation>

<operation id="4821" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:672 %zext_ln48_118 = zext i12 %add_ln48_100

]]></Node>
<StgValue><ssdm name="zext_ln48_118"/></StgValue>
</operation>

<operation id="4822" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:673 %u_addr_146 = getelementptr i64 %u, i64 0, i64 %zext_ln48_118

]]></Node>
<StgValue><ssdm name="u_addr_146"/></StgValue>
</operation>

<operation id="4823" st_id="73" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4824" st_id="73" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1548 %sub_36 = dsub i64 %add1_36, i64 %mul3_36

]]></Node>
<StgValue><ssdm name="sub_36"/></StgValue>
</operation>

<operation id="4825" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1565 %sub_37 = dsub i64 %add1_37, i64 %mul3_37

]]></Node>
<StgValue><ssdm name="sub_37"/></StgValue>
</operation>

<operation id="4826" st_id="73" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1582 %sub_38 = dsub i64 %add1_38, i64 %mul3_38

]]></Node>
<StgValue><ssdm name="sub_38"/></StgValue>
</operation>

<operation id="4827" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1599 %sub_39 = dsub i64 %add1_39, i64 %mul3_39

]]></Node>
<StgValue><ssdm name="sub_39"/></StgValue>
</operation>

<operation id="4828" st_id="73" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1612 %add1_40 = dadd i64 %mul1_40, i64 %mul2_40

]]></Node>
<StgValue><ssdm name="add1_40"/></StgValue>
</operation>

<operation id="4829" st_id="73" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1629 %add1_41 = dadd i64 %mul1_41, i64 %mul2_41

]]></Node>
<StgValue><ssdm name="add1_41"/></StgValue>
</operation>

<operation id="4830" st_id="73" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1646 %add1_42 = dadd i64 %mul1_42, i64 %mul2_42

]]></Node>
<StgValue><ssdm name="add1_42"/></StgValue>
</operation>

<operation id="4831" st_id="73" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1659 %mul1_43 = dmul i64 %bitcast_ln48_44, i64 45

]]></Node>
<StgValue><ssdm name="mul1_43"/></StgValue>
</operation>

<operation id="4832" st_id="73" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1662 %mul2_43 = dmul i64 %bitcast_ln48_190, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_43"/></StgValue>
</operation>

<operation id="4833" st_id="73" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1666 %mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_43"/></StgValue>
</operation>

<operation id="4834" st_id="73" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1676 %mul1_44 = dmul i64 %bitcast_ln48_45, i64 45

]]></Node>
<StgValue><ssdm name="mul1_44"/></StgValue>
</operation>

<operation id="4835" st_id="73" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1679 %mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="4836" st_id="73" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1683 %mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_44"/></StgValue>
</operation>

<operation id="4837" st_id="73" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1693 %mul1_45 = dmul i64 %bitcast_ln48_46, i64 45

]]></Node>
<StgValue><ssdm name="mul1_45"/></StgValue>
</operation>

<operation id="4838" st_id="73" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1696 %mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="4839" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1699 %bitcast_ln48_197 = bitcast i64 %u_load_151

]]></Node>
<StgValue><ssdm name="bitcast_ln48_197"/></StgValue>
</operation>

<operation id="4840" st_id="73" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1700 %mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_45"/></StgValue>
</operation>

<operation id="4841" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1709 %bitcast_ln48_47 = bitcast i64 %u_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln48_47"/></StgValue>
</operation>

<operation id="4842" st_id="73" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1710 %mul1_46 = dmul i64 %bitcast_ln48_47, i64 45

]]></Node>
<StgValue><ssdm name="mul1_46"/></StgValue>
</operation>

<operation id="4843" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1711 %u_load_152 = load i12 %u_addr_141

]]></Node>
<StgValue><ssdm name="u_load_152"/></StgValue>
</operation>

<operation id="4844" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1715 %u_load_153 = load i12 %u_addr_145

]]></Node>
<StgValue><ssdm name="u_load_153"/></StgValue>
</operation>

<operation id="4845" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1725 %u_load_48 = load i12 %u_addr_146

]]></Node>
<StgValue><ssdm name="u_load_48"/></StgValue>
</operation>

<operation id="4846" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1728 %u_load_154 = load i12 %u_addr_144

]]></Node>
<StgValue><ssdm name="u_load_154"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="4847" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:674 %add_ln48_101 = add i12 %zext_ln48_64, i12 3000

]]></Node>
<StgValue><ssdm name="add_ln48_101"/></StgValue>
</operation>

<operation id="4848" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:675 %zext_ln48_119 = zext i12 %add_ln48_101

]]></Node>
<StgValue><ssdm name="zext_ln48_119"/></StgValue>
</operation>

<operation id="4849" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:676 %u_addr_149 = getelementptr i64 %u, i64 0, i64 %zext_ln48_119

]]></Node>
<StgValue><ssdm name="u_addr_149"/></StgValue>
</operation>

<operation id="4850" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:872 %add_ln48_155 = add i12 %zext_ln48_128, i12 2940

]]></Node>
<StgValue><ssdm name="add_ln48_155"/></StgValue>
</operation>

<operation id="4851" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:873 %zext_ln48_182 = zext i12 %add_ln48_155

]]></Node>
<StgValue><ssdm name="zext_ln48_182"/></StgValue>
</operation>

<operation id="4852" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:874 %u_addr_148 = getelementptr i64 %u, i64 0, i64 %zext_ln48_182

]]></Node>
<StgValue><ssdm name="u_addr_148"/></StgValue>
</operation>

<operation id="4853" st_id="74" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4854" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1565 %sub_37 = dsub i64 %add1_37, i64 %mul3_37

]]></Node>
<StgValue><ssdm name="sub_37"/></StgValue>
</operation>

<operation id="4855" st_id="74" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1582 %sub_38 = dsub i64 %add1_38, i64 %mul3_38

]]></Node>
<StgValue><ssdm name="sub_38"/></StgValue>
</operation>

<operation id="4856" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1599 %sub_39 = dsub i64 %add1_39, i64 %mul3_39

]]></Node>
<StgValue><ssdm name="sub_39"/></StgValue>
</operation>

<operation id="4857" st_id="74" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1612 %add1_40 = dadd i64 %mul1_40, i64 %mul2_40

]]></Node>
<StgValue><ssdm name="add1_40"/></StgValue>
</operation>

<operation id="4858" st_id="74" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1629 %add1_41 = dadd i64 %mul1_41, i64 %mul2_41

]]></Node>
<StgValue><ssdm name="add1_41"/></StgValue>
</operation>

<operation id="4859" st_id="74" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1646 %add1_42 = dadd i64 %mul1_42, i64 %mul2_42

]]></Node>
<StgValue><ssdm name="add1_42"/></StgValue>
</operation>

<operation id="4860" st_id="74" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1663 %add1_43 = dadd i64 %mul1_43, i64 %mul2_43

]]></Node>
<StgValue><ssdm name="add1_43"/></StgValue>
</operation>

<operation id="4861" st_id="74" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1666 %mul3_43 = dmul i64 %bitcast_ln48_191, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_43"/></StgValue>
</operation>

<operation id="4862" st_id="74" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1676 %mul1_44 = dmul i64 %bitcast_ln48_45, i64 45

]]></Node>
<StgValue><ssdm name="mul1_44"/></StgValue>
</operation>

<operation id="4863" st_id="74" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1679 %mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="4864" st_id="74" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1683 %mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_44"/></StgValue>
</operation>

<operation id="4865" st_id="74" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1693 %mul1_45 = dmul i64 %bitcast_ln48_46, i64 45

]]></Node>
<StgValue><ssdm name="mul1_45"/></StgValue>
</operation>

<operation id="4866" st_id="74" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1696 %mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="4867" st_id="74" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1700 %mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_45"/></StgValue>
</operation>

<operation id="4868" st_id="74" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1710 %mul1_46 = dmul i64 %bitcast_ln48_47, i64 45

]]></Node>
<StgValue><ssdm name="mul1_46"/></StgValue>
</operation>

<operation id="4869" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1712 %bitcast_ln48_199 = bitcast i64 %u_load_152

]]></Node>
<StgValue><ssdm name="bitcast_ln48_199"/></StgValue>
</operation>

<operation id="4870" st_id="74" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1713 %mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="4871" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1716 %bitcast_ln48_200 = bitcast i64 %u_load_153

]]></Node>
<StgValue><ssdm name="bitcast_ln48_200"/></StgValue>
</operation>

<operation id="4872" st_id="74" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1717 %mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_46"/></StgValue>
</operation>

<operation id="4873" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1725 %u_load_48 = load i12 %u_addr_146

]]></Node>
<StgValue><ssdm name="u_load_48"/></StgValue>
</operation>

<operation id="4874" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1728 %u_load_154 = load i12 %u_addr_144

]]></Node>
<StgValue><ssdm name="u_load_154"/></StgValue>
</operation>

<operation id="4875" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1732 %u_load_155 = load i12 %u_addr_148

]]></Node>
<StgValue><ssdm name="u_load_155"/></StgValue>
</operation>

<operation id="4876" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1742 %u_load_49 = load i12 %u_addr_149

]]></Node>
<StgValue><ssdm name="u_load_49"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="4877" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:167 %add_ln48_46 = add i12 %zext_ln48, i12 3000

]]></Node>
<StgValue><ssdm name="add_ln48_46"/></StgValue>
</operation>

<operation id="4878" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:168 %zext_ln48_55 = zext i12 %add_ln48_46

]]></Node>
<StgValue><ssdm name="zext_ln48_55"/></StgValue>
</operation>

<operation id="4879" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:169 %u_addr_147 = getelementptr i64 %u, i64 0, i64 %zext_ln48_55

]]></Node>
<StgValue><ssdm name="u_addr_147"/></StgValue>
</operation>

<operation id="4880" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:875 %add_ln48_156 = add i12 %zext_ln48_128, i12 3000

]]></Node>
<StgValue><ssdm name="add_ln48_156"/></StgValue>
</operation>

<operation id="4881" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:876 %zext_ln48_183 = zext i12 %add_ln48_156

]]></Node>
<StgValue><ssdm name="zext_ln48_183"/></StgValue>
</operation>

<operation id="4882" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:877 %u_addr_151 = getelementptr i64 %u, i64 0, i64 %zext_ln48_183

]]></Node>
<StgValue><ssdm name="u_addr_151"/></StgValue>
</operation>

<operation id="4883" st_id="75" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4884" st_id="75" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1582 %sub_38 = dsub i64 %add1_38, i64 %mul3_38

]]></Node>
<StgValue><ssdm name="sub_38"/></StgValue>
</operation>

<operation id="4885" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1599 %sub_39 = dsub i64 %add1_39, i64 %mul3_39

]]></Node>
<StgValue><ssdm name="sub_39"/></StgValue>
</operation>

<operation id="4886" st_id="75" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1616 %sub_40 = dsub i64 %add1_40, i64 %mul3_40

]]></Node>
<StgValue><ssdm name="sub_40"/></StgValue>
</operation>

<operation id="4887" st_id="75" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1629 %add1_41 = dadd i64 %mul1_41, i64 %mul2_41

]]></Node>
<StgValue><ssdm name="add1_41"/></StgValue>
</operation>

<operation id="4888" st_id="75" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1646 %add1_42 = dadd i64 %mul1_42, i64 %mul2_42

]]></Node>
<StgValue><ssdm name="add1_42"/></StgValue>
</operation>

<operation id="4889" st_id="75" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1663 %add1_43 = dadd i64 %mul1_43, i64 %mul2_43

]]></Node>
<StgValue><ssdm name="add1_43"/></StgValue>
</operation>

<operation id="4890" st_id="75" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1679 %mul2_44 = dmul i64 %bitcast_ln48_193, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_44"/></StgValue>
</operation>

<operation id="4891" st_id="75" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1683 %mul3_44 = dmul i64 %bitcast_ln48_194, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_44"/></StgValue>
</operation>

<operation id="4892" st_id="75" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1693 %mul1_45 = dmul i64 %bitcast_ln48_46, i64 45

]]></Node>
<StgValue><ssdm name="mul1_45"/></StgValue>
</operation>

<operation id="4893" st_id="75" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1696 %mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="4894" st_id="75" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1700 %mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_45"/></StgValue>
</operation>

<operation id="4895" st_id="75" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1710 %mul1_46 = dmul i64 %bitcast_ln48_47, i64 45

]]></Node>
<StgValue><ssdm name="mul1_46"/></StgValue>
</operation>

<operation id="4896" st_id="75" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1713 %mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="4897" st_id="75" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1717 %mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_46"/></StgValue>
</operation>

<operation id="4898" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1726 %bitcast_ln48_48 = bitcast i64 %u_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln48_48"/></StgValue>
</operation>

<operation id="4899" st_id="75" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1727 %mul1_47 = dmul i64 %bitcast_ln48_48, i64 45

]]></Node>
<StgValue><ssdm name="mul1_47"/></StgValue>
</operation>

<operation id="4900" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1729 %bitcast_ln48_202 = bitcast i64 %u_load_154

]]></Node>
<StgValue><ssdm name="bitcast_ln48_202"/></StgValue>
</operation>

<operation id="4901" st_id="75" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1730 %mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="4902" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1732 %u_load_155 = load i12 %u_addr_148

]]></Node>
<StgValue><ssdm name="u_load_155"/></StgValue>
</operation>

<operation id="4903" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1742 %u_load_49 = load i12 %u_addr_149

]]></Node>
<StgValue><ssdm name="u_load_49"/></StgValue>
</operation>

<operation id="4904" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1745 %u_load_156 = load i12 %u_addr_147

]]></Node>
<StgValue><ssdm name="u_load_156"/></StgValue>
</operation>

<operation id="4905" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1749 %u_load_157 = load i12 %u_addr_151

]]></Node>
<StgValue><ssdm name="u_load_157"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="4906" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:170 %add_ln48_47 = add i12 %zext_ln48, i12 3060

]]></Node>
<StgValue><ssdm name="add_ln48_47"/></StgValue>
</operation>

<operation id="4907" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:171 %zext_ln48_56 = zext i12 %add_ln48_47

]]></Node>
<StgValue><ssdm name="zext_ln48_56"/></StgValue>
</operation>

<operation id="4908" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:172 %u_addr_150 = getelementptr i64 %u, i64 0, i64 %zext_ln48_56

]]></Node>
<StgValue><ssdm name="u_addr_150"/></StgValue>
</operation>

<operation id="4909" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:677 %add_ln48_102 = add i12 %zext_ln48_64, i12 3060

]]></Node>
<StgValue><ssdm name="add_ln48_102"/></StgValue>
</operation>

<operation id="4910" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:678 %zext_ln48_120 = zext i12 %add_ln48_102

]]></Node>
<StgValue><ssdm name="zext_ln48_120"/></StgValue>
</operation>

<operation id="4911" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:679 %u_addr_152 = getelementptr i64 %u, i64 0, i64 %zext_ln48_120

]]></Node>
<StgValue><ssdm name="u_addr_152"/></StgValue>
</operation>

<operation id="4912" st_id="76" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:939 %div1_1 = ddiv i64 %sub1_1, i64 136.249

]]></Node>
<StgValue><ssdm name="div1_1"/></StgValue>
</operation>

<operation id="4913" st_id="76" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1582 %sub_38 = dsub i64 %add1_38, i64 %mul3_38

]]></Node>
<StgValue><ssdm name="sub_38"/></StgValue>
</operation>

<operation id="4914" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1599 %sub_39 = dsub i64 %add1_39, i64 %mul3_39

]]></Node>
<StgValue><ssdm name="sub_39"/></StgValue>
</operation>

<operation id="4915" st_id="76" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1616 %sub_40 = dsub i64 %add1_40, i64 %mul3_40

]]></Node>
<StgValue><ssdm name="sub_40"/></StgValue>
</operation>

<operation id="4916" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1633 %sub_41 = dsub i64 %add1_41, i64 %mul3_41

]]></Node>
<StgValue><ssdm name="sub_41"/></StgValue>
</operation>

<operation id="4917" st_id="76" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1646 %add1_42 = dadd i64 %mul1_42, i64 %mul2_42

]]></Node>
<StgValue><ssdm name="add1_42"/></StgValue>
</operation>

<operation id="4918" st_id="76" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1663 %add1_43 = dadd i64 %mul1_43, i64 %mul2_43

]]></Node>
<StgValue><ssdm name="add1_43"/></StgValue>
</operation>

<operation id="4919" st_id="76" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1680 %add1_44 = dadd i64 %mul1_44, i64 %mul2_44

]]></Node>
<StgValue><ssdm name="add1_44"/></StgValue>
</operation>

<operation id="4920" st_id="76" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1693 %mul1_45 = dmul i64 %bitcast_ln48_46, i64 45

]]></Node>
<StgValue><ssdm name="mul1_45"/></StgValue>
</operation>

<operation id="4921" st_id="76" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1696 %mul2_45 = dmul i64 %bitcast_ln48_196, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_45"/></StgValue>
</operation>

<operation id="4922" st_id="76" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1700 %mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_45"/></StgValue>
</operation>

<operation id="4923" st_id="76" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1710 %mul1_46 = dmul i64 %bitcast_ln48_47, i64 45

]]></Node>
<StgValue><ssdm name="mul1_46"/></StgValue>
</operation>

<operation id="4924" st_id="76" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1713 %mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="4925" st_id="76" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1717 %mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_46"/></StgValue>
</operation>

<operation id="4926" st_id="76" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1727 %mul1_47 = dmul i64 %bitcast_ln48_48, i64 45

]]></Node>
<StgValue><ssdm name="mul1_47"/></StgValue>
</operation>

<operation id="4927" st_id="76" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1730 %mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="4928" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1733 %bitcast_ln48_203 = bitcast i64 %u_load_155

]]></Node>
<StgValue><ssdm name="bitcast_ln48_203"/></StgValue>
</operation>

<operation id="4929" st_id="76" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1734 %mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_47"/></StgValue>
</operation>

<operation id="4930" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1743 %bitcast_ln48_49 = bitcast i64 %u_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln48_49"/></StgValue>
</operation>

<operation id="4931" st_id="76" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1744 %mul1_48 = dmul i64 %bitcast_ln48_49, i64 45

]]></Node>
<StgValue><ssdm name="mul1_48"/></StgValue>
</operation>

<operation id="4932" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1745 %u_load_156 = load i12 %u_addr_147

]]></Node>
<StgValue><ssdm name="u_load_156"/></StgValue>
</operation>

<operation id="4933" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1749 %u_load_157 = load i12 %u_addr_151

]]></Node>
<StgValue><ssdm name="u_load_157"/></StgValue>
</operation>

<operation id="4934" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1759 %u_load_50 = load i12 %u_addr_152

]]></Node>
<StgValue><ssdm name="u_load_50"/></StgValue>
</operation>

<operation id="4935" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1762 %u_load_158 = load i12 %u_addr_150

]]></Node>
<StgValue><ssdm name="u_load_158"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="4936" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:680 %add_ln48_103 = add i11 %zext_ln48_65, i11 1072

]]></Node>
<StgValue><ssdm name="add_ln48_103"/></StgValue>
</operation>

<operation id="4937" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:681 %sext_ln48_33 = sext i11 %add_ln48_103

]]></Node>
<StgValue><ssdm name="sext_ln48_33"/></StgValue>
</operation>

<operation id="4938" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:682 %zext_ln48_121 = zext i12 %sext_ln48_33

]]></Node>
<StgValue><ssdm name="zext_ln48_121"/></StgValue>
</operation>

<operation id="4939" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:683 %u_addr_155 = getelementptr i64 %u, i64 0, i64 %zext_ln48_121

]]></Node>
<StgValue><ssdm name="u_addr_155"/></StgValue>
</operation>

<operation id="4940" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:878 %add_ln48_157 = add i12 %zext_ln48_128, i12 3060

]]></Node>
<StgValue><ssdm name="add_ln48_157"/></StgValue>
</operation>

<operation id="4941" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:879 %zext_ln48_184 = zext i12 %add_ln48_157

]]></Node>
<StgValue><ssdm name="zext_ln48_184"/></StgValue>
</operation>

<operation id="4942" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:880 %u_addr_154 = getelementptr i64 %u, i64 0, i64 %zext_ln48_184

]]></Node>
<StgValue><ssdm name="u_addr_154"/></StgValue>
</operation>

<operation id="4943" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:940 %bitcast_ln48_60 = bitcast i64 %div1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln48_60"/></StgValue>
</operation>

<operation id="4944" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:941 %store_ln48 = store i64 %bitcast_ln48_60, i12 %q_addr_3

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="4945" st_id="77" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:954 %mul4_2 = dmul i64 %div1_1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="4946" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1599 %sub_39 = dsub i64 %add1_39, i64 %mul3_39

]]></Node>
<StgValue><ssdm name="sub_39"/></StgValue>
</operation>

<operation id="4947" st_id="77" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1616 %sub_40 = dsub i64 %add1_40, i64 %mul3_40

]]></Node>
<StgValue><ssdm name="sub_40"/></StgValue>
</operation>

<operation id="4948" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1633 %sub_41 = dsub i64 %add1_41, i64 %mul3_41

]]></Node>
<StgValue><ssdm name="sub_41"/></StgValue>
</operation>

<operation id="4949" st_id="77" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1646 %add1_42 = dadd i64 %mul1_42, i64 %mul2_42

]]></Node>
<StgValue><ssdm name="add1_42"/></StgValue>
</operation>

<operation id="4950" st_id="77" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1663 %add1_43 = dadd i64 %mul1_43, i64 %mul2_43

]]></Node>
<StgValue><ssdm name="add1_43"/></StgValue>
</operation>

<operation id="4951" st_id="77" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1680 %add1_44 = dadd i64 %mul1_44, i64 %mul2_44

]]></Node>
<StgValue><ssdm name="add1_44"/></StgValue>
</operation>

<operation id="4952" st_id="77" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1697 %add1_45 = dadd i64 %mul1_45, i64 %mul2_45

]]></Node>
<StgValue><ssdm name="add1_45"/></StgValue>
</operation>

<operation id="4953" st_id="77" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1700 %mul3_45 = dmul i64 %bitcast_ln48_197, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_45"/></StgValue>
</operation>

<operation id="4954" st_id="77" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1710 %mul1_46 = dmul i64 %bitcast_ln48_47, i64 45

]]></Node>
<StgValue><ssdm name="mul1_46"/></StgValue>
</operation>

<operation id="4955" st_id="77" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1713 %mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="4956" st_id="77" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1717 %mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_46"/></StgValue>
</operation>

<operation id="4957" st_id="77" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1727 %mul1_47 = dmul i64 %bitcast_ln48_48, i64 45

]]></Node>
<StgValue><ssdm name="mul1_47"/></StgValue>
</operation>

<operation id="4958" st_id="77" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1730 %mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="4959" st_id="77" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1734 %mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_47"/></StgValue>
</operation>

<operation id="4960" st_id="77" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1744 %mul1_48 = dmul i64 %bitcast_ln48_49, i64 45

]]></Node>
<StgValue><ssdm name="mul1_48"/></StgValue>
</operation>

<operation id="4961" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1746 %bitcast_ln48_205 = bitcast i64 %u_load_156

]]></Node>
<StgValue><ssdm name="bitcast_ln48_205"/></StgValue>
</operation>

<operation id="4962" st_id="77" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1747 %mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="4963" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1750 %bitcast_ln48_206 = bitcast i64 %u_load_157

]]></Node>
<StgValue><ssdm name="bitcast_ln48_206"/></StgValue>
</operation>

<operation id="4964" st_id="77" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1751 %mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_48"/></StgValue>
</operation>

<operation id="4965" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1759 %u_load_50 = load i12 %u_addr_152

]]></Node>
<StgValue><ssdm name="u_load_50"/></StgValue>
</operation>

<operation id="4966" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1762 %u_load_158 = load i12 %u_addr_150

]]></Node>
<StgValue><ssdm name="u_load_158"/></StgValue>
</operation>

<operation id="4967" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1766 %u_load_159 = load i12 %u_addr_154

]]></Node>
<StgValue><ssdm name="u_load_159"/></StgValue>
</operation>

<operation id="4968" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1776 %u_load_51 = load i12 %u_addr_155

]]></Node>
<StgValue><ssdm name="u_load_51"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="4969" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:173 %add_ln48_48 = add i11 %zext_ln48_1, i11 1072

]]></Node>
<StgValue><ssdm name="add_ln48_48"/></StgValue>
</operation>

<operation id="4970" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:174 %sext_ln48_13 = sext i11 %add_ln48_48

]]></Node>
<StgValue><ssdm name="sext_ln48_13"/></StgValue>
</operation>

<operation id="4971" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:175 %zext_ln48_57 = zext i12 %sext_ln48_13

]]></Node>
<StgValue><ssdm name="zext_ln48_57"/></StgValue>
</operation>

<operation id="4972" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:176 %u_addr_153 = getelementptr i64 %u, i64 0, i64 %zext_ln48_57

]]></Node>
<StgValue><ssdm name="u_addr_153"/></StgValue>
</operation>

<operation id="4973" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:881 %add_ln48_158 = add i11 %zext_ln48_129, i11 1072

]]></Node>
<StgValue><ssdm name="add_ln48_158"/></StgValue>
</operation>

<operation id="4974" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:882 %sext_ln48_53 = sext i11 %add_ln48_158

]]></Node>
<StgValue><ssdm name="sext_ln48_53"/></StgValue>
</operation>

<operation id="4975" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:883 %zext_ln48_185 = zext i12 %sext_ln48_53

]]></Node>
<StgValue><ssdm name="zext_ln48_185"/></StgValue>
</operation>

<operation id="4976" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:884 %u_addr_157 = getelementptr i64 %u, i64 0, i64 %zext_ln48_185

]]></Node>
<StgValue><ssdm name="u_addr_157"/></StgValue>
</operation>

<operation id="4977" st_id="78" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:954 %mul4_2 = dmul i64 %div1_1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="4978" st_id="78" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1616 %sub_40 = dsub i64 %add1_40, i64 %mul3_40

]]></Node>
<StgValue><ssdm name="sub_40"/></StgValue>
</operation>

<operation id="4979" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1633 %sub_41 = dsub i64 %add1_41, i64 %mul3_41

]]></Node>
<StgValue><ssdm name="sub_41"/></StgValue>
</operation>

<operation id="4980" st_id="78" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1650 %sub_42 = dsub i64 %add1_42, i64 %mul3_42

]]></Node>
<StgValue><ssdm name="sub_42"/></StgValue>
</operation>

<operation id="4981" st_id="78" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1663 %add1_43 = dadd i64 %mul1_43, i64 %mul2_43

]]></Node>
<StgValue><ssdm name="add1_43"/></StgValue>
</operation>

<operation id="4982" st_id="78" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1680 %add1_44 = dadd i64 %mul1_44, i64 %mul2_44

]]></Node>
<StgValue><ssdm name="add1_44"/></StgValue>
</operation>

<operation id="4983" st_id="78" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1697 %add1_45 = dadd i64 %mul1_45, i64 %mul2_45

]]></Node>
<StgValue><ssdm name="add1_45"/></StgValue>
</operation>

<operation id="4984" st_id="78" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1713 %mul2_46 = dmul i64 %bitcast_ln48_199, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_46"/></StgValue>
</operation>

<operation id="4985" st_id="78" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1717 %mul3_46 = dmul i64 %bitcast_ln48_200, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_46"/></StgValue>
</operation>

<operation id="4986" st_id="78" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1727 %mul1_47 = dmul i64 %bitcast_ln48_48, i64 45

]]></Node>
<StgValue><ssdm name="mul1_47"/></StgValue>
</operation>

<operation id="4987" st_id="78" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1730 %mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="4988" st_id="78" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1734 %mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_47"/></StgValue>
</operation>

<operation id="4989" st_id="78" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1744 %mul1_48 = dmul i64 %bitcast_ln48_49, i64 45

]]></Node>
<StgValue><ssdm name="mul1_48"/></StgValue>
</operation>

<operation id="4990" st_id="78" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1747 %mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="4991" st_id="78" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1751 %mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_48"/></StgValue>
</operation>

<operation id="4992" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1760 %bitcast_ln48_50 = bitcast i64 %u_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln48_50"/></StgValue>
</operation>

<operation id="4993" st_id="78" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1761 %mul1_49 = dmul i64 %bitcast_ln48_50, i64 45

]]></Node>
<StgValue><ssdm name="mul1_49"/></StgValue>
</operation>

<operation id="4994" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1763 %bitcast_ln48_208 = bitcast i64 %u_load_158

]]></Node>
<StgValue><ssdm name="bitcast_ln48_208"/></StgValue>
</operation>

<operation id="4995" st_id="78" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1764 %mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="4996" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1766 %u_load_159 = load i12 %u_addr_154

]]></Node>
<StgValue><ssdm name="u_load_159"/></StgValue>
</operation>

<operation id="4997" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1776 %u_load_51 = load i12 %u_addr_155

]]></Node>
<StgValue><ssdm name="u_load_51"/></StgValue>
</operation>

<operation id="4998" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1779 %u_load_160 = load i12 %u_addr_153

]]></Node>
<StgValue><ssdm name="u_load_160"/></StgValue>
</operation>

<operation id="4999" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1783 %u_load_161 = load i12 %u_addr_157

]]></Node>
<StgValue><ssdm name="u_load_161"/></StgValue>
</operation>

<operation id="5000" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2155 %q_load_8 = load i12 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="5001" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:177 %add_ln48_49 = add i11 %zext_ln48_1, i11 1132

]]></Node>
<StgValue><ssdm name="add_ln48_49"/></StgValue>
</operation>

<operation id="5002" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:178 %sext_ln48_14 = sext i11 %add_ln48_49

]]></Node>
<StgValue><ssdm name="sext_ln48_14"/></StgValue>
</operation>

<operation id="5003" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:179 %zext_ln48_58 = zext i12 %sext_ln48_14

]]></Node>
<StgValue><ssdm name="zext_ln48_58"/></StgValue>
</operation>

<operation id="5004" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:180 %u_addr_156 = getelementptr i64 %u, i64 0, i64 %zext_ln48_58

]]></Node>
<StgValue><ssdm name="u_addr_156"/></StgValue>
</operation>

<operation id="5005" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:684 %add_ln48_104 = add i11 %zext_ln48_65, i11 1132

]]></Node>
<StgValue><ssdm name="add_ln48_104"/></StgValue>
</operation>

<operation id="5006" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:685 %sext_ln48_34 = sext i11 %add_ln48_104

]]></Node>
<StgValue><ssdm name="sext_ln48_34"/></StgValue>
</operation>

<operation id="5007" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:686 %zext_ln48_122 = zext i12 %sext_ln48_34

]]></Node>
<StgValue><ssdm name="zext_ln48_122"/></StgValue>
</operation>

<operation id="5008" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:687 %u_addr_158 = getelementptr i64 %u, i64 0, i64 %zext_ln48_122

]]></Node>
<StgValue><ssdm name="u_addr_158"/></StgValue>
</operation>

<operation id="5009" st_id="79" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:954 %mul4_2 = dmul i64 %div1_1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="5010" st_id="79" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1616 %sub_40 = dsub i64 %add1_40, i64 %mul3_40

]]></Node>
<StgValue><ssdm name="sub_40"/></StgValue>
</operation>

<operation id="5011" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1633 %sub_41 = dsub i64 %add1_41, i64 %mul3_41

]]></Node>
<StgValue><ssdm name="sub_41"/></StgValue>
</operation>

<operation id="5012" st_id="79" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1650 %sub_42 = dsub i64 %add1_42, i64 %mul3_42

]]></Node>
<StgValue><ssdm name="sub_42"/></StgValue>
</operation>

<operation id="5013" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1667 %sub_43 = dsub i64 %add1_43, i64 %mul3_43

]]></Node>
<StgValue><ssdm name="sub_43"/></StgValue>
</operation>

<operation id="5014" st_id="79" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1680 %add1_44 = dadd i64 %mul1_44, i64 %mul2_44

]]></Node>
<StgValue><ssdm name="add1_44"/></StgValue>
</operation>

<operation id="5015" st_id="79" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1697 %add1_45 = dadd i64 %mul1_45, i64 %mul2_45

]]></Node>
<StgValue><ssdm name="add1_45"/></StgValue>
</operation>

<operation id="5016" st_id="79" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1714 %add1_46 = dadd i64 %mul1_46, i64 %mul2_46

]]></Node>
<StgValue><ssdm name="add1_46"/></StgValue>
</operation>

<operation id="5017" st_id="79" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1727 %mul1_47 = dmul i64 %bitcast_ln48_48, i64 45

]]></Node>
<StgValue><ssdm name="mul1_47"/></StgValue>
</operation>

<operation id="5018" st_id="79" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1730 %mul2_47 = dmul i64 %bitcast_ln48_202, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_47"/></StgValue>
</operation>

<operation id="5019" st_id="79" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1734 %mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_47"/></StgValue>
</operation>

<operation id="5020" st_id="79" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1744 %mul1_48 = dmul i64 %bitcast_ln48_49, i64 45

]]></Node>
<StgValue><ssdm name="mul1_48"/></StgValue>
</operation>

<operation id="5021" st_id="79" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1747 %mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="5022" st_id="79" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1751 %mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_48"/></StgValue>
</operation>

<operation id="5023" st_id="79" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1761 %mul1_49 = dmul i64 %bitcast_ln48_50, i64 45

]]></Node>
<StgValue><ssdm name="mul1_49"/></StgValue>
</operation>

<operation id="5024" st_id="79" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1764 %mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="5025" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1767 %bitcast_ln48_209 = bitcast i64 %u_load_159

]]></Node>
<StgValue><ssdm name="bitcast_ln48_209"/></StgValue>
</operation>

<operation id="5026" st_id="79" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1768 %mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_49"/></StgValue>
</operation>

<operation id="5027" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1777 %bitcast_ln48_51 = bitcast i64 %u_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln48_51"/></StgValue>
</operation>

<operation id="5028" st_id="79" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1778 %mul1_50 = dmul i64 %bitcast_ln48_51, i64 45

]]></Node>
<StgValue><ssdm name="mul1_50"/></StgValue>
</operation>

<operation id="5029" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1779 %u_load_160 = load i12 %u_addr_153

]]></Node>
<StgValue><ssdm name="u_load_160"/></StgValue>
</operation>

<operation id="5030" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1783 %u_load_161 = load i12 %u_addr_157

]]></Node>
<StgValue><ssdm name="u_load_161"/></StgValue>
</operation>

<operation id="5031" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1793 %u_load_52 = load i12 %u_addr_158

]]></Node>
<StgValue><ssdm name="u_load_52"/></StgValue>
</operation>

<operation id="5032" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1796 %u_load_162 = load i12 %u_addr_156

]]></Node>
<StgValue><ssdm name="u_load_162"/></StgValue>
</operation>

<operation id="5033" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2155 %q_load_8 = load i12 %q_addr_3

]]></Node>
<StgValue><ssdm name="q_load_8"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="5034" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:688 %add_ln48_105 = add i11 %zext_ln48_65, i11 1192

]]></Node>
<StgValue><ssdm name="add_ln48_105"/></StgValue>
</operation>

<operation id="5035" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:689 %sext_ln48_35 = sext i11 %add_ln48_105

]]></Node>
<StgValue><ssdm name="sext_ln48_35"/></StgValue>
</operation>

<operation id="5036" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:690 %zext_ln48_123 = zext i12 %sext_ln48_35

]]></Node>
<StgValue><ssdm name="zext_ln48_123"/></StgValue>
</operation>

<operation id="5037" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:691 %u_addr_161 = getelementptr i64 %u, i64 0, i64 %zext_ln48_123

]]></Node>
<StgValue><ssdm name="u_addr_161"/></StgValue>
</operation>

<operation id="5038" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:885 %add_ln48_159 = add i11 %zext_ln48_129, i11 1132

]]></Node>
<StgValue><ssdm name="add_ln48_159"/></StgValue>
</operation>

<operation id="5039" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:886 %sext_ln48_54 = sext i11 %add_ln48_159

]]></Node>
<StgValue><ssdm name="sext_ln48_54"/></StgValue>
</operation>

<operation id="5040" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:887 %zext_ln48_186 = zext i12 %sext_ln48_54

]]></Node>
<StgValue><ssdm name="zext_ln48_186"/></StgValue>
</operation>

<operation id="5041" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:888 %u_addr_160 = getelementptr i64 %u, i64 0, i64 %zext_ln48_186

]]></Node>
<StgValue><ssdm name="u_addr_160"/></StgValue>
</operation>

<operation id="5042" st_id="80" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:954 %mul4_2 = dmul i64 %div1_1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="5043" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1633 %sub_41 = dsub i64 %add1_41, i64 %mul3_41

]]></Node>
<StgValue><ssdm name="sub_41"/></StgValue>
</operation>

<operation id="5044" st_id="80" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1650 %sub_42 = dsub i64 %add1_42, i64 %mul3_42

]]></Node>
<StgValue><ssdm name="sub_42"/></StgValue>
</operation>

<operation id="5045" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1667 %sub_43 = dsub i64 %add1_43, i64 %mul3_43

]]></Node>
<StgValue><ssdm name="sub_43"/></StgValue>
</operation>

<operation id="5046" st_id="80" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1680 %add1_44 = dadd i64 %mul1_44, i64 %mul2_44

]]></Node>
<StgValue><ssdm name="add1_44"/></StgValue>
</operation>

<operation id="5047" st_id="80" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1697 %add1_45 = dadd i64 %mul1_45, i64 %mul2_45

]]></Node>
<StgValue><ssdm name="add1_45"/></StgValue>
</operation>

<operation id="5048" st_id="80" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1714 %add1_46 = dadd i64 %mul1_46, i64 %mul2_46

]]></Node>
<StgValue><ssdm name="add1_46"/></StgValue>
</operation>

<operation id="5049" st_id="80" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1731 %add1_47 = dadd i64 %mul1_47, i64 %mul2_47

]]></Node>
<StgValue><ssdm name="add1_47"/></StgValue>
</operation>

<operation id="5050" st_id="80" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1734 %mul3_47 = dmul i64 %bitcast_ln48_203, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_47"/></StgValue>
</operation>

<operation id="5051" st_id="80" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1744 %mul1_48 = dmul i64 %bitcast_ln48_49, i64 45

]]></Node>
<StgValue><ssdm name="mul1_48"/></StgValue>
</operation>

<operation id="5052" st_id="80" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1747 %mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="5053" st_id="80" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1751 %mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_48"/></StgValue>
</operation>

<operation id="5054" st_id="80" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1761 %mul1_49 = dmul i64 %bitcast_ln48_50, i64 45

]]></Node>
<StgValue><ssdm name="mul1_49"/></StgValue>
</operation>

<operation id="5055" st_id="80" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1764 %mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="5056" st_id="80" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1768 %mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_49"/></StgValue>
</operation>

<operation id="5057" st_id="80" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1778 %mul1_50 = dmul i64 %bitcast_ln48_51, i64 45

]]></Node>
<StgValue><ssdm name="mul1_50"/></StgValue>
</operation>

<operation id="5058" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1780 %bitcast_ln48_211 = bitcast i64 %u_load_160

]]></Node>
<StgValue><ssdm name="bitcast_ln48_211"/></StgValue>
</operation>

<operation id="5059" st_id="80" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1781 %mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="5060" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1784 %bitcast_ln48_212 = bitcast i64 %u_load_161

]]></Node>
<StgValue><ssdm name="bitcast_ln48_212"/></StgValue>
</operation>

<operation id="5061" st_id="80" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1785 %mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_50"/></StgValue>
</operation>

<operation id="5062" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1793 %u_load_52 = load i12 %u_addr_158

]]></Node>
<StgValue><ssdm name="u_load_52"/></StgValue>
</operation>

<operation id="5063" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1796 %u_load_162 = load i12 %u_addr_156

]]></Node>
<StgValue><ssdm name="u_load_162"/></StgValue>
</operation>

<operation id="5064" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1800 %u_load_163 = load i12 %u_addr_160

]]></Node>
<StgValue><ssdm name="u_load_163"/></StgValue>
</operation>

<operation id="5065" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1810 %u_load_53 = load i12 %u_addr_161

]]></Node>
<StgValue><ssdm name="u_load_53"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="5066" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:181 %add_ln48_50 = add i11 %zext_ln48_1, i11 1192

]]></Node>
<StgValue><ssdm name="add_ln48_50"/></StgValue>
</operation>

<operation id="5067" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:182 %sext_ln48_15 = sext i11 %add_ln48_50

]]></Node>
<StgValue><ssdm name="sext_ln48_15"/></StgValue>
</operation>

<operation id="5068" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:183 %zext_ln48_59 = zext i12 %sext_ln48_15

]]></Node>
<StgValue><ssdm name="zext_ln48_59"/></StgValue>
</operation>

<operation id="5069" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:184 %u_addr_159 = getelementptr i64 %u, i64 0, i64 %zext_ln48_59

]]></Node>
<StgValue><ssdm name="u_addr_159"/></StgValue>
</operation>

<operation id="5070" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:889 %add_ln48_160 = add i11 %zext_ln48_129, i11 1192

]]></Node>
<StgValue><ssdm name="add_ln48_160"/></StgValue>
</operation>

<operation id="5071" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:890 %sext_ln48_55 = sext i11 %add_ln48_160

]]></Node>
<StgValue><ssdm name="sext_ln48_55"/></StgValue>
</operation>

<operation id="5072" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:891 %zext_ln48_187 = zext i12 %sext_ln48_55

]]></Node>
<StgValue><ssdm name="zext_ln48_187"/></StgValue>
</operation>

<operation id="5073" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:892 %u_addr_163 = getelementptr i64 %u, i64 0, i64 %zext_ln48_187

]]></Node>
<StgValue><ssdm name="u_addr_163"/></StgValue>
</operation>

<operation id="5074" st_id="81" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:954 %mul4_2 = dmul i64 %div1_1, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_2"/></StgValue>
</operation>

<operation id="5075" st_id="81" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1650 %sub_42 = dsub i64 %add1_42, i64 %mul3_42

]]></Node>
<StgValue><ssdm name="sub_42"/></StgValue>
</operation>

<operation id="5076" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1667 %sub_43 = dsub i64 %add1_43, i64 %mul3_43

]]></Node>
<StgValue><ssdm name="sub_43"/></StgValue>
</operation>

<operation id="5077" st_id="81" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1684 %sub_44 = dsub i64 %add1_44, i64 %mul3_44

]]></Node>
<StgValue><ssdm name="sub_44"/></StgValue>
</operation>

<operation id="5078" st_id="81" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1697 %add1_45 = dadd i64 %mul1_45, i64 %mul2_45

]]></Node>
<StgValue><ssdm name="add1_45"/></StgValue>
</operation>

<operation id="5079" st_id="81" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1714 %add1_46 = dadd i64 %mul1_46, i64 %mul2_46

]]></Node>
<StgValue><ssdm name="add1_46"/></StgValue>
</operation>

<operation id="5080" st_id="81" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1731 %add1_47 = dadd i64 %mul1_47, i64 %mul2_47

]]></Node>
<StgValue><ssdm name="add1_47"/></StgValue>
</operation>

<operation id="5081" st_id="81" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1747 %mul2_48 = dmul i64 %bitcast_ln48_205, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_48"/></StgValue>
</operation>

<operation id="5082" st_id="81" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1751 %mul3_48 = dmul i64 %bitcast_ln48_206, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_48"/></StgValue>
</operation>

<operation id="5083" st_id="81" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1761 %mul1_49 = dmul i64 %bitcast_ln48_50, i64 45

]]></Node>
<StgValue><ssdm name="mul1_49"/></StgValue>
</operation>

<operation id="5084" st_id="81" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1764 %mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="5085" st_id="81" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1768 %mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_49"/></StgValue>
</operation>

<operation id="5086" st_id="81" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1778 %mul1_50 = dmul i64 %bitcast_ln48_51, i64 45

]]></Node>
<StgValue><ssdm name="mul1_50"/></StgValue>
</operation>

<operation id="5087" st_id="81" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1781 %mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="5088" st_id="81" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1785 %mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_50"/></StgValue>
</operation>

<operation id="5089" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1794 %bitcast_ln48_52 = bitcast i64 %u_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln48_52"/></StgValue>
</operation>

<operation id="5090" st_id="81" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1795 %mul1_51 = dmul i64 %bitcast_ln48_52, i64 45

]]></Node>
<StgValue><ssdm name="mul1_51"/></StgValue>
</operation>

<operation id="5091" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1797 %bitcast_ln48_214 = bitcast i64 %u_load_162

]]></Node>
<StgValue><ssdm name="bitcast_ln48_214"/></StgValue>
</operation>

<operation id="5092" st_id="81" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1798 %mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="5093" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1800 %u_load_163 = load i12 %u_addr_160

]]></Node>
<StgValue><ssdm name="u_load_163"/></StgValue>
</operation>

<operation id="5094" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1810 %u_load_53 = load i12 %u_addr_161

]]></Node>
<StgValue><ssdm name="u_load_53"/></StgValue>
</operation>

<operation id="5095" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1813 %u_load_164 = load i12 %u_addr_159

]]></Node>
<StgValue><ssdm name="u_load_164"/></StgValue>
</operation>

<operation id="5096" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1817 %u_load_165 = load i12 %u_addr_163

]]></Node>
<StgValue><ssdm name="u_load_165"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="5097" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:185 %add_ln48_51 = add i11 %zext_ln48_1, i11 1252

]]></Node>
<StgValue><ssdm name="add_ln48_51"/></StgValue>
</operation>

<operation id="5098" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:186 %sext_ln48_16 = sext i11 %add_ln48_51

]]></Node>
<StgValue><ssdm name="sext_ln48_16"/></StgValue>
</operation>

<operation id="5099" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:187 %zext_ln48_60 = zext i12 %sext_ln48_16

]]></Node>
<StgValue><ssdm name="zext_ln48_60"/></StgValue>
</operation>

<operation id="5100" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:188 %u_addr_162 = getelementptr i64 %u, i64 0, i64 %zext_ln48_60

]]></Node>
<StgValue><ssdm name="u_addr_162"/></StgValue>
</operation>

<operation id="5101" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:692 %add_ln48_106 = add i11 %zext_ln48_65, i11 1252

]]></Node>
<StgValue><ssdm name="add_ln48_106"/></StgValue>
</operation>

<operation id="5102" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:693 %sext_ln48_36 = sext i11 %add_ln48_106

]]></Node>
<StgValue><ssdm name="sext_ln48_36"/></StgValue>
</operation>

<operation id="5103" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:694 %zext_ln48_124 = zext i12 %sext_ln48_36

]]></Node>
<StgValue><ssdm name="zext_ln48_124"/></StgValue>
</operation>

<operation id="5104" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:695 %u_addr_164 = getelementptr i64 %u, i64 0, i64 %zext_ln48_124

]]></Node>
<StgValue><ssdm name="u_addr_164"/></StgValue>
</operation>

<operation id="5105" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:955 %sub1_2 = dsub i64 %sub_2, i64 %mul4_2

]]></Node>
<StgValue><ssdm name="sub1_2"/></StgValue>
</operation>

<operation id="5106" st_id="82" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1650 %sub_42 = dsub i64 %add1_42, i64 %mul3_42

]]></Node>
<StgValue><ssdm name="sub_42"/></StgValue>
</operation>

<operation id="5107" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1667 %sub_43 = dsub i64 %add1_43, i64 %mul3_43

]]></Node>
<StgValue><ssdm name="sub_43"/></StgValue>
</operation>

<operation id="5108" st_id="82" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1684 %sub_44 = dsub i64 %add1_44, i64 %mul3_44

]]></Node>
<StgValue><ssdm name="sub_44"/></StgValue>
</operation>

<operation id="5109" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1701 %sub_45 = dsub i64 %add1_45, i64 %mul3_45

]]></Node>
<StgValue><ssdm name="sub_45"/></StgValue>
</operation>

<operation id="5110" st_id="82" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1714 %add1_46 = dadd i64 %mul1_46, i64 %mul2_46

]]></Node>
<StgValue><ssdm name="add1_46"/></StgValue>
</operation>

<operation id="5111" st_id="82" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1731 %add1_47 = dadd i64 %mul1_47, i64 %mul2_47

]]></Node>
<StgValue><ssdm name="add1_47"/></StgValue>
</operation>

<operation id="5112" st_id="82" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1748 %add1_48 = dadd i64 %mul1_48, i64 %mul2_48

]]></Node>
<StgValue><ssdm name="add1_48"/></StgValue>
</operation>

<operation id="5113" st_id="82" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1761 %mul1_49 = dmul i64 %bitcast_ln48_50, i64 45

]]></Node>
<StgValue><ssdm name="mul1_49"/></StgValue>
</operation>

<operation id="5114" st_id="82" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1764 %mul2_49 = dmul i64 %bitcast_ln48_208, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_49"/></StgValue>
</operation>

<operation id="5115" st_id="82" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1768 %mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_49"/></StgValue>
</operation>

<operation id="5116" st_id="82" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1778 %mul1_50 = dmul i64 %bitcast_ln48_51, i64 45

]]></Node>
<StgValue><ssdm name="mul1_50"/></StgValue>
</operation>

<operation id="5117" st_id="82" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1781 %mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="5118" st_id="82" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1785 %mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_50"/></StgValue>
</operation>

<operation id="5119" st_id="82" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1795 %mul1_51 = dmul i64 %bitcast_ln48_52, i64 45

]]></Node>
<StgValue><ssdm name="mul1_51"/></StgValue>
</operation>

<operation id="5120" st_id="82" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1798 %mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="5121" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1801 %bitcast_ln48_215 = bitcast i64 %u_load_163

]]></Node>
<StgValue><ssdm name="bitcast_ln48_215"/></StgValue>
</operation>

<operation id="5122" st_id="82" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1802 %mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_51"/></StgValue>
</operation>

<operation id="5123" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1811 %bitcast_ln48_53 = bitcast i64 %u_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln48_53"/></StgValue>
</operation>

<operation id="5124" st_id="82" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1812 %mul1_52 = dmul i64 %bitcast_ln48_53, i64 45

]]></Node>
<StgValue><ssdm name="mul1_52"/></StgValue>
</operation>

<operation id="5125" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1813 %u_load_164 = load i12 %u_addr_159

]]></Node>
<StgValue><ssdm name="u_load_164"/></StgValue>
</operation>

<operation id="5126" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1817 %u_load_165 = load i12 %u_addr_163

]]></Node>
<StgValue><ssdm name="u_load_165"/></StgValue>
</operation>

<operation id="5127" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1827 %u_load_54 = load i12 %u_addr_164

]]></Node>
<StgValue><ssdm name="u_load_54"/></StgValue>
</operation>

<operation id="5128" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1830 %u_load_166 = load i12 %u_addr_162

]]></Node>
<StgValue><ssdm name="u_load_166"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="5129" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:696 %add_ln48_107 = add i11 %zext_ln48_65, i11 1312

]]></Node>
<StgValue><ssdm name="add_ln48_107"/></StgValue>
</operation>

<operation id="5130" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:697 %sext_ln48_37 = sext i11 %add_ln48_107

]]></Node>
<StgValue><ssdm name="sext_ln48_37"/></StgValue>
</operation>

<operation id="5131" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:698 %zext_ln48_125 = zext i12 %sext_ln48_37

]]></Node>
<StgValue><ssdm name="zext_ln48_125"/></StgValue>
</operation>

<operation id="5132" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:699 %u_addr_167 = getelementptr i64 %u, i64 0, i64 %zext_ln48_125

]]></Node>
<StgValue><ssdm name="u_addr_167"/></StgValue>
</operation>

<operation id="5133" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:893 %add_ln48_161 = add i11 %zext_ln48_129, i11 1252

]]></Node>
<StgValue><ssdm name="add_ln48_161"/></StgValue>
</operation>

<operation id="5134" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:894 %sext_ln48_56 = sext i11 %add_ln48_161

]]></Node>
<StgValue><ssdm name="sext_ln48_56"/></StgValue>
</operation>

<operation id="5135" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:895 %zext_ln48_188 = zext i12 %sext_ln48_56

]]></Node>
<StgValue><ssdm name="zext_ln48_188"/></StgValue>
</operation>

<operation id="5136" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:896 %u_addr_166 = getelementptr i64 %u, i64 0, i64 %zext_ln48_188

]]></Node>
<StgValue><ssdm name="u_addr_166"/></StgValue>
</operation>

<operation id="5137" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:955 %sub1_2 = dsub i64 %sub_2, i64 %mul4_2

]]></Node>
<StgValue><ssdm name="sub1_2"/></StgValue>
</operation>

<operation id="5138" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1667 %sub_43 = dsub i64 %add1_43, i64 %mul3_43

]]></Node>
<StgValue><ssdm name="sub_43"/></StgValue>
</operation>

<operation id="5139" st_id="83" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1684 %sub_44 = dsub i64 %add1_44, i64 %mul3_44

]]></Node>
<StgValue><ssdm name="sub_44"/></StgValue>
</operation>

<operation id="5140" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1701 %sub_45 = dsub i64 %add1_45, i64 %mul3_45

]]></Node>
<StgValue><ssdm name="sub_45"/></StgValue>
</operation>

<operation id="5141" st_id="83" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1714 %add1_46 = dadd i64 %mul1_46, i64 %mul2_46

]]></Node>
<StgValue><ssdm name="add1_46"/></StgValue>
</operation>

<operation id="5142" st_id="83" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1731 %add1_47 = dadd i64 %mul1_47, i64 %mul2_47

]]></Node>
<StgValue><ssdm name="add1_47"/></StgValue>
</operation>

<operation id="5143" st_id="83" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1748 %add1_48 = dadd i64 %mul1_48, i64 %mul2_48

]]></Node>
<StgValue><ssdm name="add1_48"/></StgValue>
</operation>

<operation id="5144" st_id="83" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1765 %add1_49 = dadd i64 %mul1_49, i64 %mul2_49

]]></Node>
<StgValue><ssdm name="add1_49"/></StgValue>
</operation>

<operation id="5145" st_id="83" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1768 %mul3_49 = dmul i64 %bitcast_ln48_209, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_49"/></StgValue>
</operation>

<operation id="5146" st_id="83" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1778 %mul1_50 = dmul i64 %bitcast_ln48_51, i64 45

]]></Node>
<StgValue><ssdm name="mul1_50"/></StgValue>
</operation>

<operation id="5147" st_id="83" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1781 %mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="5148" st_id="83" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1785 %mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_50"/></StgValue>
</operation>

<operation id="5149" st_id="83" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1795 %mul1_51 = dmul i64 %bitcast_ln48_52, i64 45

]]></Node>
<StgValue><ssdm name="mul1_51"/></StgValue>
</operation>

<operation id="5150" st_id="83" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1798 %mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="5151" st_id="83" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1802 %mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_51"/></StgValue>
</operation>

<operation id="5152" st_id="83" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1812 %mul1_52 = dmul i64 %bitcast_ln48_53, i64 45

]]></Node>
<StgValue><ssdm name="mul1_52"/></StgValue>
</operation>

<operation id="5153" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1814 %bitcast_ln48_217 = bitcast i64 %u_load_164

]]></Node>
<StgValue><ssdm name="bitcast_ln48_217"/></StgValue>
</operation>

<operation id="5154" st_id="83" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1815 %mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="5155" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1818 %bitcast_ln48_218 = bitcast i64 %u_load_165

]]></Node>
<StgValue><ssdm name="bitcast_ln48_218"/></StgValue>
</operation>

<operation id="5156" st_id="83" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1819 %mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_52"/></StgValue>
</operation>

<operation id="5157" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1827 %u_load_54 = load i12 %u_addr_164

]]></Node>
<StgValue><ssdm name="u_load_54"/></StgValue>
</operation>

<operation id="5158" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1830 %u_load_166 = load i12 %u_addr_162

]]></Node>
<StgValue><ssdm name="u_load_166"/></StgValue>
</operation>

<operation id="5159" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1834 %u_load_167 = load i12 %u_addr_166

]]></Node>
<StgValue><ssdm name="u_load_167"/></StgValue>
</operation>

<operation id="5160" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1844 %u_load_55 = load i12 %u_addr_167

]]></Node>
<StgValue><ssdm name="u_load_55"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="5161" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:189 %add_ln48_52 = add i11 %zext_ln48_1, i11 1312

]]></Node>
<StgValue><ssdm name="add_ln48_52"/></StgValue>
</operation>

<operation id="5162" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:190 %sext_ln48_17 = sext i11 %add_ln48_52

]]></Node>
<StgValue><ssdm name="sext_ln48_17"/></StgValue>
</operation>

<operation id="5163" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:191 %zext_ln48_61 = zext i12 %sext_ln48_17

]]></Node>
<StgValue><ssdm name="zext_ln48_61"/></StgValue>
</operation>

<operation id="5164" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:192 %u_addr_165 = getelementptr i64 %u, i64 0, i64 %zext_ln48_61

]]></Node>
<StgValue><ssdm name="u_addr_165"/></StgValue>
</operation>

<operation id="5165" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:897 %add_ln48_162 = add i11 %zext_ln48_129, i11 1312

]]></Node>
<StgValue><ssdm name="add_ln48_162"/></StgValue>
</operation>

<operation id="5166" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:898 %sext_ln48_57 = sext i11 %add_ln48_162

]]></Node>
<StgValue><ssdm name="sext_ln48_57"/></StgValue>
</operation>

<operation id="5167" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:899 %zext_ln48_189 = zext i12 %sext_ln48_57

]]></Node>
<StgValue><ssdm name="zext_ln48_189"/></StgValue>
</operation>

<operation id="5168" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:900 %u_addr_169 = getelementptr i64 %u, i64 0, i64 %zext_ln48_189

]]></Node>
<StgValue><ssdm name="u_addr_169"/></StgValue>
</operation>

<operation id="5169" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:955 %sub1_2 = dsub i64 %sub_2, i64 %mul4_2

]]></Node>
<StgValue><ssdm name="sub1_2"/></StgValue>
</operation>

<operation id="5170" st_id="84" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1684 %sub_44 = dsub i64 %add1_44, i64 %mul3_44

]]></Node>
<StgValue><ssdm name="sub_44"/></StgValue>
</operation>

<operation id="5171" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1701 %sub_45 = dsub i64 %add1_45, i64 %mul3_45

]]></Node>
<StgValue><ssdm name="sub_45"/></StgValue>
</operation>

<operation id="5172" st_id="84" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1718 %sub_46 = dsub i64 %add1_46, i64 %mul3_46

]]></Node>
<StgValue><ssdm name="sub_46"/></StgValue>
</operation>

<operation id="5173" st_id="84" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1731 %add1_47 = dadd i64 %mul1_47, i64 %mul2_47

]]></Node>
<StgValue><ssdm name="add1_47"/></StgValue>
</operation>

<operation id="5174" st_id="84" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1748 %add1_48 = dadd i64 %mul1_48, i64 %mul2_48

]]></Node>
<StgValue><ssdm name="add1_48"/></StgValue>
</operation>

<operation id="5175" st_id="84" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1765 %add1_49 = dadd i64 %mul1_49, i64 %mul2_49

]]></Node>
<StgValue><ssdm name="add1_49"/></StgValue>
</operation>

<operation id="5176" st_id="84" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1781 %mul2_50 = dmul i64 %bitcast_ln48_211, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_50"/></StgValue>
</operation>

<operation id="5177" st_id="84" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1785 %mul3_50 = dmul i64 %bitcast_ln48_212, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_50"/></StgValue>
</operation>

<operation id="5178" st_id="84" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1795 %mul1_51 = dmul i64 %bitcast_ln48_52, i64 45

]]></Node>
<StgValue><ssdm name="mul1_51"/></StgValue>
</operation>

<operation id="5179" st_id="84" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1798 %mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="5180" st_id="84" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1802 %mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_51"/></StgValue>
</operation>

<operation id="5181" st_id="84" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1812 %mul1_52 = dmul i64 %bitcast_ln48_53, i64 45

]]></Node>
<StgValue><ssdm name="mul1_52"/></StgValue>
</operation>

<operation id="5182" st_id="84" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1815 %mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="5183" st_id="84" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1819 %mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_52"/></StgValue>
</operation>

<operation id="5184" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1828 %bitcast_ln48_54 = bitcast i64 %u_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln48_54"/></StgValue>
</operation>

<operation id="5185" st_id="84" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1829 %mul1_53 = dmul i64 %bitcast_ln48_54, i64 45

]]></Node>
<StgValue><ssdm name="mul1_53"/></StgValue>
</operation>

<operation id="5186" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1831 %bitcast_ln48_220 = bitcast i64 %u_load_166

]]></Node>
<StgValue><ssdm name="bitcast_ln48_220"/></StgValue>
</operation>

<operation id="5187" st_id="84" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1832 %mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="5188" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1834 %u_load_167 = load i12 %u_addr_166

]]></Node>
<StgValue><ssdm name="u_load_167"/></StgValue>
</operation>

<operation id="5189" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1844 %u_load_55 = load i12 %u_addr_167

]]></Node>
<StgValue><ssdm name="u_load_55"/></StgValue>
</operation>

<operation id="5190" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1847 %u_load_168 = load i12 %u_addr_165

]]></Node>
<StgValue><ssdm name="u_load_168"/></StgValue>
</operation>

<operation id="5191" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1851 %u_load_169 = load i12 %u_addr_169

]]></Node>
<StgValue><ssdm name="u_load_169"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="5192" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:193 %add_ln48_53 = add i11 %zext_ln48_1, i11 1372

]]></Node>
<StgValue><ssdm name="add_ln48_53"/></StgValue>
</operation>

<operation id="5193" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:194 %sext_ln48_18 = sext i11 %add_ln48_53

]]></Node>
<StgValue><ssdm name="sext_ln48_18"/></StgValue>
</operation>

<operation id="5194" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:195 %zext_ln48_62 = zext i12 %sext_ln48_18

]]></Node>
<StgValue><ssdm name="zext_ln48_62"/></StgValue>
</operation>

<operation id="5195" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:196 %u_addr_168 = getelementptr i64 %u, i64 0, i64 %zext_ln48_62

]]></Node>
<StgValue><ssdm name="u_addr_168"/></StgValue>
</operation>

<operation id="5196" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:700 %add_ln48_108 = add i11 %zext_ln48_65, i11 1372

]]></Node>
<StgValue><ssdm name="add_ln48_108"/></StgValue>
</operation>

<operation id="5197" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:701 %sext_ln48_38 = sext i11 %add_ln48_108

]]></Node>
<StgValue><ssdm name="sext_ln48_38"/></StgValue>
</operation>

<operation id="5198" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:702 %zext_ln48_126 = zext i12 %sext_ln48_38

]]></Node>
<StgValue><ssdm name="zext_ln48_126"/></StgValue>
</operation>

<operation id="5199" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:703 %u_addr_170 = getelementptr i64 %u, i64 0, i64 %zext_ln48_126

]]></Node>
<StgValue><ssdm name="u_addr_170"/></StgValue>
</operation>

<operation id="5200" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:955 %sub1_2 = dsub i64 %sub_2, i64 %mul4_2

]]></Node>
<StgValue><ssdm name="sub1_2"/></StgValue>
</operation>

<operation id="5201" st_id="85" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1684 %sub_44 = dsub i64 %add1_44, i64 %mul3_44

]]></Node>
<StgValue><ssdm name="sub_44"/></StgValue>
</operation>

<operation id="5202" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1701 %sub_45 = dsub i64 %add1_45, i64 %mul3_45

]]></Node>
<StgValue><ssdm name="sub_45"/></StgValue>
</operation>

<operation id="5203" st_id="85" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1718 %sub_46 = dsub i64 %add1_46, i64 %mul3_46

]]></Node>
<StgValue><ssdm name="sub_46"/></StgValue>
</operation>

<operation id="5204" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1735 %sub_47 = dsub i64 %add1_47, i64 %mul3_47

]]></Node>
<StgValue><ssdm name="sub_47"/></StgValue>
</operation>

<operation id="5205" st_id="85" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1748 %add1_48 = dadd i64 %mul1_48, i64 %mul2_48

]]></Node>
<StgValue><ssdm name="add1_48"/></StgValue>
</operation>

<operation id="5206" st_id="85" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1765 %add1_49 = dadd i64 %mul1_49, i64 %mul2_49

]]></Node>
<StgValue><ssdm name="add1_49"/></StgValue>
</operation>

<operation id="5207" st_id="85" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1782 %add1_50 = dadd i64 %mul1_50, i64 %mul2_50

]]></Node>
<StgValue><ssdm name="add1_50"/></StgValue>
</operation>

<operation id="5208" st_id="85" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1795 %mul1_51 = dmul i64 %bitcast_ln48_52, i64 45

]]></Node>
<StgValue><ssdm name="mul1_51"/></StgValue>
</operation>

<operation id="5209" st_id="85" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1798 %mul2_51 = dmul i64 %bitcast_ln48_214, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_51"/></StgValue>
</operation>

<operation id="5210" st_id="85" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1802 %mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_51"/></StgValue>
</operation>

<operation id="5211" st_id="85" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1812 %mul1_52 = dmul i64 %bitcast_ln48_53, i64 45

]]></Node>
<StgValue><ssdm name="mul1_52"/></StgValue>
</operation>

<operation id="5212" st_id="85" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1815 %mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="5213" st_id="85" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1819 %mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_52"/></StgValue>
</operation>

<operation id="5214" st_id="85" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1829 %mul1_53 = dmul i64 %bitcast_ln48_54, i64 45

]]></Node>
<StgValue><ssdm name="mul1_53"/></StgValue>
</operation>

<operation id="5215" st_id="85" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1832 %mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="5216" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1835 %bitcast_ln48_221 = bitcast i64 %u_load_167

]]></Node>
<StgValue><ssdm name="bitcast_ln48_221"/></StgValue>
</operation>

<operation id="5217" st_id="85" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1836 %mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_53"/></StgValue>
</operation>

<operation id="5218" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1845 %bitcast_ln48_55 = bitcast i64 %u_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln48_55"/></StgValue>
</operation>

<operation id="5219" st_id="85" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1846 %mul1_54 = dmul i64 %bitcast_ln48_55, i64 45

]]></Node>
<StgValue><ssdm name="mul1_54"/></StgValue>
</operation>

<operation id="5220" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1847 %u_load_168 = load i12 %u_addr_165

]]></Node>
<StgValue><ssdm name="u_load_168"/></StgValue>
</operation>

<operation id="5221" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1851 %u_load_169 = load i12 %u_addr_169

]]></Node>
<StgValue><ssdm name="u_load_169"/></StgValue>
</operation>

<operation id="5222" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1861 %u_load_56 = load i12 %u_addr_170

]]></Node>
<StgValue><ssdm name="u_load_56"/></StgValue>
</operation>

<operation id="5223" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1864 %u_load_170 = load i12 %u_addr_168

]]></Node>
<StgValue><ssdm name="u_load_170"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="5224" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:704 %add_ln48_109 = add i11 %zext_ln48_65, i11 1432

]]></Node>
<StgValue><ssdm name="add_ln48_109"/></StgValue>
</operation>

<operation id="5225" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:705 %sext_ln48_39 = sext i11 %add_ln48_109

]]></Node>
<StgValue><ssdm name="sext_ln48_39"/></StgValue>
</operation>

<operation id="5226" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:706 %zext_ln48_127 = zext i12 %sext_ln48_39

]]></Node>
<StgValue><ssdm name="zext_ln48_127"/></StgValue>
</operation>

<operation id="5227" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:707 %u_addr_173 = getelementptr i64 %u, i64 0, i64 %zext_ln48_127

]]></Node>
<StgValue><ssdm name="u_addr_173"/></StgValue>
</operation>

<operation id="5228" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:901 %add_ln48_163 = add i11 %zext_ln48_129, i11 1372

]]></Node>
<StgValue><ssdm name="add_ln48_163"/></StgValue>
</operation>

<operation id="5229" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:902 %sext_ln48_58 = sext i11 %add_ln48_163

]]></Node>
<StgValue><ssdm name="sext_ln48_58"/></StgValue>
</operation>

<operation id="5230" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:903 %zext_ln48_190 = zext i12 %sext_ln48_58

]]></Node>
<StgValue><ssdm name="zext_ln48_190"/></StgValue>
</operation>

<operation id="5231" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:904 %u_addr_172 = getelementptr i64 %u, i64 0, i64 %zext_ln48_190

]]></Node>
<StgValue><ssdm name="u_addr_172"/></StgValue>
</operation>

<operation id="5232" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:955 %sub1_2 = dsub i64 %sub_2, i64 %mul4_2

]]></Node>
<StgValue><ssdm name="sub1_2"/></StgValue>
</operation>

<operation id="5233" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1701 %sub_45 = dsub i64 %add1_45, i64 %mul3_45

]]></Node>
<StgValue><ssdm name="sub_45"/></StgValue>
</operation>

<operation id="5234" st_id="86" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1718 %sub_46 = dsub i64 %add1_46, i64 %mul3_46

]]></Node>
<StgValue><ssdm name="sub_46"/></StgValue>
</operation>

<operation id="5235" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1735 %sub_47 = dsub i64 %add1_47, i64 %mul3_47

]]></Node>
<StgValue><ssdm name="sub_47"/></StgValue>
</operation>

<operation id="5236" st_id="86" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1748 %add1_48 = dadd i64 %mul1_48, i64 %mul2_48

]]></Node>
<StgValue><ssdm name="add1_48"/></StgValue>
</operation>

<operation id="5237" st_id="86" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1765 %add1_49 = dadd i64 %mul1_49, i64 %mul2_49

]]></Node>
<StgValue><ssdm name="add1_49"/></StgValue>
</operation>

<operation id="5238" st_id="86" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1782 %add1_50 = dadd i64 %mul1_50, i64 %mul2_50

]]></Node>
<StgValue><ssdm name="add1_50"/></StgValue>
</operation>

<operation id="5239" st_id="86" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1799 %add1_51 = dadd i64 %mul1_51, i64 %mul2_51

]]></Node>
<StgValue><ssdm name="add1_51"/></StgValue>
</operation>

<operation id="5240" st_id="86" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1802 %mul3_51 = dmul i64 %bitcast_ln48_215, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_51"/></StgValue>
</operation>

<operation id="5241" st_id="86" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1812 %mul1_52 = dmul i64 %bitcast_ln48_53, i64 45

]]></Node>
<StgValue><ssdm name="mul1_52"/></StgValue>
</operation>

<operation id="5242" st_id="86" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1815 %mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="5243" st_id="86" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1819 %mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_52"/></StgValue>
</operation>

<operation id="5244" st_id="86" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1829 %mul1_53 = dmul i64 %bitcast_ln48_54, i64 45

]]></Node>
<StgValue><ssdm name="mul1_53"/></StgValue>
</operation>

<operation id="5245" st_id="86" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1832 %mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="5246" st_id="86" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1836 %mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_53"/></StgValue>
</operation>

<operation id="5247" st_id="86" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1846 %mul1_54 = dmul i64 %bitcast_ln48_55, i64 45

]]></Node>
<StgValue><ssdm name="mul1_54"/></StgValue>
</operation>

<operation id="5248" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1848 %bitcast_ln48_223 = bitcast i64 %u_load_168

]]></Node>
<StgValue><ssdm name="bitcast_ln48_223"/></StgValue>
</operation>

<operation id="5249" st_id="86" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1849 %mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="5250" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1852 %bitcast_ln48_224 = bitcast i64 %u_load_169

]]></Node>
<StgValue><ssdm name="bitcast_ln48_224"/></StgValue>
</operation>

<operation id="5251" st_id="86" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1853 %mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_54"/></StgValue>
</operation>

<operation id="5252" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1861 %u_load_56 = load i12 %u_addr_170

]]></Node>
<StgValue><ssdm name="u_load_56"/></StgValue>
</operation>

<operation id="5253" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1864 %u_load_170 = load i12 %u_addr_168

]]></Node>
<StgValue><ssdm name="u_load_170"/></StgValue>
</operation>

<operation id="5254" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1868 %u_load_171 = load i12 %u_addr_172

]]></Node>
<StgValue><ssdm name="u_load_171"/></StgValue>
</operation>

<operation id="5255" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1878 %u_load_57 = load i12 %u_addr_173

]]></Node>
<StgValue><ssdm name="u_load_57"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="5256" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:197 %add_ln48_54 = add i11 %zext_ln48_1, i11 1432

]]></Node>
<StgValue><ssdm name="add_ln48_54"/></StgValue>
</operation>

<operation id="5257" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:198 %sext_ln48_19 = sext i11 %add_ln48_54

]]></Node>
<StgValue><ssdm name="sext_ln48_19"/></StgValue>
</operation>

<operation id="5258" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:199 %zext_ln48_63 = zext i12 %sext_ln48_19

]]></Node>
<StgValue><ssdm name="zext_ln48_63"/></StgValue>
</operation>

<operation id="5259" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:200 %u_addr_171 = getelementptr i64 %u, i64 0, i64 %zext_ln48_63

]]></Node>
<StgValue><ssdm name="u_addr_171"/></StgValue>
</operation>

<operation id="5260" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:905 %add_ln48_164 = add i11 %zext_ln48_129, i11 1432

]]></Node>
<StgValue><ssdm name="add_ln48_164"/></StgValue>
</operation>

<operation id="5261" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_46_3.split:906 %sext_ln48_59 = sext i11 %add_ln48_164

]]></Node>
<StgValue><ssdm name="sext_ln48_59"/></StgValue>
</operation>

<operation id="5262" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:907 %zext_ln48_191 = zext i12 %sext_ln48_59

]]></Node>
<StgValue><ssdm name="zext_ln48_191"/></StgValue>
</operation>

<operation id="5263" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:908 %u_addr_174 = getelementptr i64 %u, i64 0, i64 %zext_ln48_191

]]></Node>
<StgValue><ssdm name="u_addr_174"/></StgValue>
</operation>

<operation id="5264" st_id="87" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5265" st_id="87" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1718 %sub_46 = dsub i64 %add1_46, i64 %mul3_46

]]></Node>
<StgValue><ssdm name="sub_46"/></StgValue>
</operation>

<operation id="5266" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1735 %sub_47 = dsub i64 %add1_47, i64 %mul3_47

]]></Node>
<StgValue><ssdm name="sub_47"/></StgValue>
</operation>

<operation id="5267" st_id="87" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1752 %sub_48 = dsub i64 %add1_48, i64 %mul3_48

]]></Node>
<StgValue><ssdm name="sub_48"/></StgValue>
</operation>

<operation id="5268" st_id="87" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1765 %add1_49 = dadd i64 %mul1_49, i64 %mul2_49

]]></Node>
<StgValue><ssdm name="add1_49"/></StgValue>
</operation>

<operation id="5269" st_id="87" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1782 %add1_50 = dadd i64 %mul1_50, i64 %mul2_50

]]></Node>
<StgValue><ssdm name="add1_50"/></StgValue>
</operation>

<operation id="5270" st_id="87" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1799 %add1_51 = dadd i64 %mul1_51, i64 %mul2_51

]]></Node>
<StgValue><ssdm name="add1_51"/></StgValue>
</operation>

<operation id="5271" st_id="87" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1815 %mul2_52 = dmul i64 %bitcast_ln48_217, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_52"/></StgValue>
</operation>

<operation id="5272" st_id="87" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1819 %mul3_52 = dmul i64 %bitcast_ln48_218, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_52"/></StgValue>
</operation>

<operation id="5273" st_id="87" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1829 %mul1_53 = dmul i64 %bitcast_ln48_54, i64 45

]]></Node>
<StgValue><ssdm name="mul1_53"/></StgValue>
</operation>

<operation id="5274" st_id="87" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1832 %mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="5275" st_id="87" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1836 %mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_53"/></StgValue>
</operation>

<operation id="5276" st_id="87" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1846 %mul1_54 = dmul i64 %bitcast_ln48_55, i64 45

]]></Node>
<StgValue><ssdm name="mul1_54"/></StgValue>
</operation>

<operation id="5277" st_id="87" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1849 %mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="5278" st_id="87" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1853 %mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_54"/></StgValue>
</operation>

<operation id="5279" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1862 %bitcast_ln48_56 = bitcast i64 %u_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln48_56"/></StgValue>
</operation>

<operation id="5280" st_id="87" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1863 %mul1_55 = dmul i64 %bitcast_ln48_56, i64 45

]]></Node>
<StgValue><ssdm name="mul1_55"/></StgValue>
</operation>

<operation id="5281" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1865 %bitcast_ln48_226 = bitcast i64 %u_load_170

]]></Node>
<StgValue><ssdm name="bitcast_ln48_226"/></StgValue>
</operation>

<operation id="5282" st_id="87" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1866 %mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="5283" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1868 %u_load_171 = load i12 %u_addr_172

]]></Node>
<StgValue><ssdm name="u_load_171"/></StgValue>
</operation>

<operation id="5284" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1878 %u_load_57 = load i12 %u_addr_173

]]></Node>
<StgValue><ssdm name="u_load_57"/></StgValue>
</operation>

<operation id="5285" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1881 %u_load_172 = load i12 %u_addr_171

]]></Node>
<StgValue><ssdm name="u_load_172"/></StgValue>
</operation>

<operation id="5286" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1885 %u_load_173 = load i12 %u_addr_174

]]></Node>
<StgValue><ssdm name="u_load_173"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="5287" st_id="88" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5288" st_id="88" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1718 %sub_46 = dsub i64 %add1_46, i64 %mul3_46

]]></Node>
<StgValue><ssdm name="sub_46"/></StgValue>
</operation>

<operation id="5289" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1735 %sub_47 = dsub i64 %add1_47, i64 %mul3_47

]]></Node>
<StgValue><ssdm name="sub_47"/></StgValue>
</operation>

<operation id="5290" st_id="88" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1752 %sub_48 = dsub i64 %add1_48, i64 %mul3_48

]]></Node>
<StgValue><ssdm name="sub_48"/></StgValue>
</operation>

<operation id="5291" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1769 %sub_49 = dsub i64 %add1_49, i64 %mul3_49

]]></Node>
<StgValue><ssdm name="sub_49"/></StgValue>
</operation>

<operation id="5292" st_id="88" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1782 %add1_50 = dadd i64 %mul1_50, i64 %mul2_50

]]></Node>
<StgValue><ssdm name="add1_50"/></StgValue>
</operation>

<operation id="5293" st_id="88" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1799 %add1_51 = dadd i64 %mul1_51, i64 %mul2_51

]]></Node>
<StgValue><ssdm name="add1_51"/></StgValue>
</operation>

<operation id="5294" st_id="88" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1816 %add1_52 = dadd i64 %mul1_52, i64 %mul2_52

]]></Node>
<StgValue><ssdm name="add1_52"/></StgValue>
</operation>

<operation id="5295" st_id="88" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1829 %mul1_53 = dmul i64 %bitcast_ln48_54, i64 45

]]></Node>
<StgValue><ssdm name="mul1_53"/></StgValue>
</operation>

<operation id="5296" st_id="88" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1832 %mul2_53 = dmul i64 %bitcast_ln48_220, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_53"/></StgValue>
</operation>

<operation id="5297" st_id="88" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1836 %mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_53"/></StgValue>
</operation>

<operation id="5298" st_id="88" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1846 %mul1_54 = dmul i64 %bitcast_ln48_55, i64 45

]]></Node>
<StgValue><ssdm name="mul1_54"/></StgValue>
</operation>

<operation id="5299" st_id="88" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1849 %mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="5300" st_id="88" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1853 %mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_54"/></StgValue>
</operation>

<operation id="5301" st_id="88" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1863 %mul1_55 = dmul i64 %bitcast_ln48_56, i64 45

]]></Node>
<StgValue><ssdm name="mul1_55"/></StgValue>
</operation>

<operation id="5302" st_id="88" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1866 %mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="5303" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1869 %bitcast_ln48_227 = bitcast i64 %u_load_171

]]></Node>
<StgValue><ssdm name="bitcast_ln48_227"/></StgValue>
</operation>

<operation id="5304" st_id="88" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1870 %mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_55"/></StgValue>
</operation>

<operation id="5305" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1879 %bitcast_ln48_57 = bitcast i64 %u_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln48_57"/></StgValue>
</operation>

<operation id="5306" st_id="88" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1880 %mul1_56 = dmul i64 %bitcast_ln48_57, i64 45

]]></Node>
<StgValue><ssdm name="mul1_56"/></StgValue>
</operation>

<operation id="5307" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1881 %u_load_172 = load i12 %u_addr_171

]]></Node>
<StgValue><ssdm name="u_load_172"/></StgValue>
</operation>

<operation id="5308" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1885 %u_load_173 = load i12 %u_addr_174

]]></Node>
<StgValue><ssdm name="u_load_173"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="5309" st_id="89" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5310" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1735 %sub_47 = dsub i64 %add1_47, i64 %mul3_47

]]></Node>
<StgValue><ssdm name="sub_47"/></StgValue>
</operation>

<operation id="5311" st_id="89" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1752 %sub_48 = dsub i64 %add1_48, i64 %mul3_48

]]></Node>
<StgValue><ssdm name="sub_48"/></StgValue>
</operation>

<operation id="5312" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1769 %sub_49 = dsub i64 %add1_49, i64 %mul3_49

]]></Node>
<StgValue><ssdm name="sub_49"/></StgValue>
</operation>

<operation id="5313" st_id="89" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1782 %add1_50 = dadd i64 %mul1_50, i64 %mul2_50

]]></Node>
<StgValue><ssdm name="add1_50"/></StgValue>
</operation>

<operation id="5314" st_id="89" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1799 %add1_51 = dadd i64 %mul1_51, i64 %mul2_51

]]></Node>
<StgValue><ssdm name="add1_51"/></StgValue>
</operation>

<operation id="5315" st_id="89" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1816 %add1_52 = dadd i64 %mul1_52, i64 %mul2_52

]]></Node>
<StgValue><ssdm name="add1_52"/></StgValue>
</operation>

<operation id="5316" st_id="89" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1833 %add1_53 = dadd i64 %mul1_53, i64 %mul2_53

]]></Node>
<StgValue><ssdm name="add1_53"/></StgValue>
</operation>

<operation id="5317" st_id="89" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1836 %mul3_53 = dmul i64 %bitcast_ln48_221, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_53"/></StgValue>
</operation>

<operation id="5318" st_id="89" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1846 %mul1_54 = dmul i64 %bitcast_ln48_55, i64 45

]]></Node>
<StgValue><ssdm name="mul1_54"/></StgValue>
</operation>

<operation id="5319" st_id="89" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1849 %mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="5320" st_id="89" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1853 %mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_54"/></StgValue>
</operation>

<operation id="5321" st_id="89" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1863 %mul1_55 = dmul i64 %bitcast_ln48_56, i64 45

]]></Node>
<StgValue><ssdm name="mul1_55"/></StgValue>
</operation>

<operation id="5322" st_id="89" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1866 %mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="5323" st_id="89" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1870 %mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_55"/></StgValue>
</operation>

<operation id="5324" st_id="89" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1880 %mul1_56 = dmul i64 %bitcast_ln48_57, i64 45

]]></Node>
<StgValue><ssdm name="mul1_56"/></StgValue>
</operation>

<operation id="5325" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1882 %bitcast_ln48_229 = bitcast i64 %u_load_172

]]></Node>
<StgValue><ssdm name="bitcast_ln48_229"/></StgValue>
</operation>

<operation id="5326" st_id="89" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1883 %mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="5327" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1886 %bitcast_ln48_230 = bitcast i64 %u_load_173

]]></Node>
<StgValue><ssdm name="bitcast_ln48_230"/></StgValue>
</operation>

<operation id="5328" st_id="89" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1887 %mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_56"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="5329" st_id="90" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5330" st_id="90" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1752 %sub_48 = dsub i64 %add1_48, i64 %mul3_48

]]></Node>
<StgValue><ssdm name="sub_48"/></StgValue>
</operation>

<operation id="5331" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1769 %sub_49 = dsub i64 %add1_49, i64 %mul3_49

]]></Node>
<StgValue><ssdm name="sub_49"/></StgValue>
</operation>

<operation id="5332" st_id="90" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1786 %sub_50 = dsub i64 %add1_50, i64 %mul3_50

]]></Node>
<StgValue><ssdm name="sub_50"/></StgValue>
</operation>

<operation id="5333" st_id="90" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1799 %add1_51 = dadd i64 %mul1_51, i64 %mul2_51

]]></Node>
<StgValue><ssdm name="add1_51"/></StgValue>
</operation>

<operation id="5334" st_id="90" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1816 %add1_52 = dadd i64 %mul1_52, i64 %mul2_52

]]></Node>
<StgValue><ssdm name="add1_52"/></StgValue>
</operation>

<operation id="5335" st_id="90" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1833 %add1_53 = dadd i64 %mul1_53, i64 %mul2_53

]]></Node>
<StgValue><ssdm name="add1_53"/></StgValue>
</operation>

<operation id="5336" st_id="90" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1849 %mul2_54 = dmul i64 %bitcast_ln48_223, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_54"/></StgValue>
</operation>

<operation id="5337" st_id="90" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1853 %mul3_54 = dmul i64 %bitcast_ln48_224, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_54"/></StgValue>
</operation>

<operation id="5338" st_id="90" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1863 %mul1_55 = dmul i64 %bitcast_ln48_56, i64 45

]]></Node>
<StgValue><ssdm name="mul1_55"/></StgValue>
</operation>

<operation id="5339" st_id="90" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1866 %mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="5340" st_id="90" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1870 %mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_55"/></StgValue>
</operation>

<operation id="5341" st_id="90" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1880 %mul1_56 = dmul i64 %bitcast_ln48_57, i64 45

]]></Node>
<StgValue><ssdm name="mul1_56"/></StgValue>
</operation>

<operation id="5342" st_id="90" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1883 %mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="5343" st_id="90" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1887 %mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_56"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="5344" st_id="91" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5345" st_id="91" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1752 %sub_48 = dsub i64 %add1_48, i64 %mul3_48

]]></Node>
<StgValue><ssdm name="sub_48"/></StgValue>
</operation>

<operation id="5346" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1769 %sub_49 = dsub i64 %add1_49, i64 %mul3_49

]]></Node>
<StgValue><ssdm name="sub_49"/></StgValue>
</operation>

<operation id="5347" st_id="91" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1786 %sub_50 = dsub i64 %add1_50, i64 %mul3_50

]]></Node>
<StgValue><ssdm name="sub_50"/></StgValue>
</operation>

<operation id="5348" st_id="91" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1803 %sub_51 = dsub i64 %add1_51, i64 %mul3_51

]]></Node>
<StgValue><ssdm name="sub_51"/></StgValue>
</operation>

<operation id="5349" st_id="91" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1816 %add1_52 = dadd i64 %mul1_52, i64 %mul2_52

]]></Node>
<StgValue><ssdm name="add1_52"/></StgValue>
</operation>

<operation id="5350" st_id="91" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1833 %add1_53 = dadd i64 %mul1_53, i64 %mul2_53

]]></Node>
<StgValue><ssdm name="add1_53"/></StgValue>
</operation>

<operation id="5351" st_id="91" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1850 %add1_54 = dadd i64 %mul1_54, i64 %mul2_54

]]></Node>
<StgValue><ssdm name="add1_54"/></StgValue>
</operation>

<operation id="5352" st_id="91" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1863 %mul1_55 = dmul i64 %bitcast_ln48_56, i64 45

]]></Node>
<StgValue><ssdm name="mul1_55"/></StgValue>
</operation>

<operation id="5353" st_id="91" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1866 %mul2_55 = dmul i64 %bitcast_ln48_226, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_55"/></StgValue>
</operation>

<operation id="5354" st_id="91" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1870 %mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_55"/></StgValue>
</operation>

<operation id="5355" st_id="91" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1880 %mul1_56 = dmul i64 %bitcast_ln48_57, i64 45

]]></Node>
<StgValue><ssdm name="mul1_56"/></StgValue>
</operation>

<operation id="5356" st_id="91" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1883 %mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="5357" st_id="91" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1887 %mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_56"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="5358" st_id="92" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5359" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1769 %sub_49 = dsub i64 %add1_49, i64 %mul3_49

]]></Node>
<StgValue><ssdm name="sub_49"/></StgValue>
</operation>

<operation id="5360" st_id="92" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1786 %sub_50 = dsub i64 %add1_50, i64 %mul3_50

]]></Node>
<StgValue><ssdm name="sub_50"/></StgValue>
</operation>

<operation id="5361" st_id="92" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1803 %sub_51 = dsub i64 %add1_51, i64 %mul3_51

]]></Node>
<StgValue><ssdm name="sub_51"/></StgValue>
</operation>

<operation id="5362" st_id="92" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1816 %add1_52 = dadd i64 %mul1_52, i64 %mul2_52

]]></Node>
<StgValue><ssdm name="add1_52"/></StgValue>
</operation>

<operation id="5363" st_id="92" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1833 %add1_53 = dadd i64 %mul1_53, i64 %mul2_53

]]></Node>
<StgValue><ssdm name="add1_53"/></StgValue>
</operation>

<operation id="5364" st_id="92" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1850 %add1_54 = dadd i64 %mul1_54, i64 %mul2_54

]]></Node>
<StgValue><ssdm name="add1_54"/></StgValue>
</operation>

<operation id="5365" st_id="92" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1867 %add1_55 = dadd i64 %mul1_55, i64 %mul2_55

]]></Node>
<StgValue><ssdm name="add1_55"/></StgValue>
</operation>

<operation id="5366" st_id="92" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1870 %mul3_55 = dmul i64 %bitcast_ln48_227, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_55"/></StgValue>
</operation>

<operation id="5367" st_id="92" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1880 %mul1_56 = dmul i64 %bitcast_ln48_57, i64 45

]]></Node>
<StgValue><ssdm name="mul1_56"/></StgValue>
</operation>

<operation id="5368" st_id="92" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1883 %mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="5369" st_id="92" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1887 %mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_56"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="5370" st_id="93" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5371" st_id="93" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1786 %sub_50 = dsub i64 %add1_50, i64 %mul3_50

]]></Node>
<StgValue><ssdm name="sub_50"/></StgValue>
</operation>

<operation id="5372" st_id="93" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1803 %sub_51 = dsub i64 %add1_51, i64 %mul3_51

]]></Node>
<StgValue><ssdm name="sub_51"/></StgValue>
</operation>

<operation id="5373" st_id="93" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1820 %sub_52 = dsub i64 %add1_52, i64 %mul3_52

]]></Node>
<StgValue><ssdm name="sub_52"/></StgValue>
</operation>

<operation id="5374" st_id="93" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1833 %add1_53 = dadd i64 %mul1_53, i64 %mul2_53

]]></Node>
<StgValue><ssdm name="add1_53"/></StgValue>
</operation>

<operation id="5375" st_id="93" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1850 %add1_54 = dadd i64 %mul1_54, i64 %mul2_54

]]></Node>
<StgValue><ssdm name="add1_54"/></StgValue>
</operation>

<operation id="5376" st_id="93" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1867 %add1_55 = dadd i64 %mul1_55, i64 %mul2_55

]]></Node>
<StgValue><ssdm name="add1_55"/></StgValue>
</operation>

<operation id="5377" st_id="93" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1883 %mul2_56 = dmul i64 %bitcast_ln48_229, i64 -89

]]></Node>
<StgValue><ssdm name="mul2_56"/></StgValue>
</operation>

<operation id="5378" st_id="93" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1887 %mul3_56 = dmul i64 %bitcast_ln48_230, i64 -45

]]></Node>
<StgValue><ssdm name="mul3_56"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="5379" st_id="94" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5380" st_id="94" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1786 %sub_50 = dsub i64 %add1_50, i64 %mul3_50

]]></Node>
<StgValue><ssdm name="sub_50"/></StgValue>
</operation>

<operation id="5381" st_id="94" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1803 %sub_51 = dsub i64 %add1_51, i64 %mul3_51

]]></Node>
<StgValue><ssdm name="sub_51"/></StgValue>
</operation>

<operation id="5382" st_id="94" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1820 %sub_52 = dsub i64 %add1_52, i64 %mul3_52

]]></Node>
<StgValue><ssdm name="sub_52"/></StgValue>
</operation>

<operation id="5383" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1837 %sub_53 = dsub i64 %add1_53, i64 %mul3_53

]]></Node>
<StgValue><ssdm name="sub_53"/></StgValue>
</operation>

<operation id="5384" st_id="94" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1850 %add1_54 = dadd i64 %mul1_54, i64 %mul2_54

]]></Node>
<StgValue><ssdm name="add1_54"/></StgValue>
</operation>

<operation id="5385" st_id="94" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1867 %add1_55 = dadd i64 %mul1_55, i64 %mul2_55

]]></Node>
<StgValue><ssdm name="add1_55"/></StgValue>
</operation>

<operation id="5386" st_id="94" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1884 %add1_56 = dadd i64 %mul1_56, i64 %mul2_56

]]></Node>
<StgValue><ssdm name="add1_56"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="5387" st_id="95" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5388" st_id="95" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1803 %sub_51 = dsub i64 %add1_51, i64 %mul3_51

]]></Node>
<StgValue><ssdm name="sub_51"/></StgValue>
</operation>

<operation id="5389" st_id="95" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1820 %sub_52 = dsub i64 %add1_52, i64 %mul3_52

]]></Node>
<StgValue><ssdm name="sub_52"/></StgValue>
</operation>

<operation id="5390" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1837 %sub_53 = dsub i64 %add1_53, i64 %mul3_53

]]></Node>
<StgValue><ssdm name="sub_53"/></StgValue>
</operation>

<operation id="5391" st_id="95" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1850 %add1_54 = dadd i64 %mul1_54, i64 %mul2_54

]]></Node>
<StgValue><ssdm name="add1_54"/></StgValue>
</operation>

<operation id="5392" st_id="95" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1867 %add1_55 = dadd i64 %mul1_55, i64 %mul2_55

]]></Node>
<StgValue><ssdm name="add1_55"/></StgValue>
</operation>

<operation id="5393" st_id="95" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1884 %add1_56 = dadd i64 %mul1_56, i64 %mul2_56

]]></Node>
<StgValue><ssdm name="add1_56"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="5394" st_id="96" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5395" st_id="96" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1820 %sub_52 = dsub i64 %add1_52, i64 %mul3_52

]]></Node>
<StgValue><ssdm name="sub_52"/></StgValue>
</operation>

<operation id="5396" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1837 %sub_53 = dsub i64 %add1_53, i64 %mul3_53

]]></Node>
<StgValue><ssdm name="sub_53"/></StgValue>
</operation>

<operation id="5397" st_id="96" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1854 %sub_54 = dsub i64 %add1_54, i64 %mul3_54

]]></Node>
<StgValue><ssdm name="sub_54"/></StgValue>
</operation>

<operation id="5398" st_id="96" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1867 %add1_55 = dadd i64 %mul1_55, i64 %mul2_55

]]></Node>
<StgValue><ssdm name="add1_55"/></StgValue>
</operation>

<operation id="5399" st_id="96" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1884 %add1_56 = dadd i64 %mul1_56, i64 %mul2_56

]]></Node>
<StgValue><ssdm name="add1_56"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="5400" st_id="97" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5401" st_id="97" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1820 %sub_52 = dsub i64 %add1_52, i64 %mul3_52

]]></Node>
<StgValue><ssdm name="sub_52"/></StgValue>
</operation>

<operation id="5402" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1837 %sub_53 = dsub i64 %add1_53, i64 %mul3_53

]]></Node>
<StgValue><ssdm name="sub_53"/></StgValue>
</operation>

<operation id="5403" st_id="97" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1854 %sub_54 = dsub i64 %add1_54, i64 %mul3_54

]]></Node>
<StgValue><ssdm name="sub_54"/></StgValue>
</operation>

<operation id="5404" st_id="97" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1871 %sub_55 = dsub i64 %add1_55, i64 %mul3_55

]]></Node>
<StgValue><ssdm name="sub_55"/></StgValue>
</operation>

<operation id="5405" st_id="97" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1884 %add1_56 = dadd i64 %mul1_56, i64 %mul2_56

]]></Node>
<StgValue><ssdm name="add1_56"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="5406" st_id="98" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5407" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1837 %sub_53 = dsub i64 %add1_53, i64 %mul3_53

]]></Node>
<StgValue><ssdm name="sub_53"/></StgValue>
</operation>

<operation id="5408" st_id="98" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1854 %sub_54 = dsub i64 %add1_54, i64 %mul3_54

]]></Node>
<StgValue><ssdm name="sub_54"/></StgValue>
</operation>

<operation id="5409" st_id="98" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1871 %sub_55 = dsub i64 %add1_55, i64 %mul3_55

]]></Node>
<StgValue><ssdm name="sub_55"/></StgValue>
</operation>

<operation id="5410" st_id="98" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1884 %add1_56 = dadd i64 %mul1_56, i64 %mul2_56

]]></Node>
<StgValue><ssdm name="add1_56"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="5411" st_id="99" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5412" st_id="99" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1854 %sub_54 = dsub i64 %add1_54, i64 %mul3_54

]]></Node>
<StgValue><ssdm name="sub_54"/></StgValue>
</operation>

<operation id="5413" st_id="99" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1871 %sub_55 = dsub i64 %add1_55, i64 %mul3_55

]]></Node>
<StgValue><ssdm name="sub_55"/></StgValue>
</operation>

<operation id="5414" st_id="99" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1888 %sub_56 = dsub i64 %add1_56, i64 %mul3_56

]]></Node>
<StgValue><ssdm name="sub_56"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="5415" st_id="100" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5416" st_id="100" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1854 %sub_54 = dsub i64 %add1_54, i64 %mul3_54

]]></Node>
<StgValue><ssdm name="sub_54"/></StgValue>
</operation>

<operation id="5417" st_id="100" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1871 %sub_55 = dsub i64 %add1_55, i64 %mul3_55

]]></Node>
<StgValue><ssdm name="sub_55"/></StgValue>
</operation>

<operation id="5418" st_id="100" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1888 %sub_56 = dsub i64 %add1_56, i64 %mul3_56

]]></Node>
<StgValue><ssdm name="sub_56"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="5419" st_id="101" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5420" st_id="101" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1871 %sub_55 = dsub i64 %add1_55, i64 %mul3_55

]]></Node>
<StgValue><ssdm name="sub_55"/></StgValue>
</operation>

<operation id="5421" st_id="101" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1888 %sub_56 = dsub i64 %add1_56, i64 %mul3_56

]]></Node>
<StgValue><ssdm name="sub_56"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="5422" st_id="102" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5423" st_id="102" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1888 %sub_56 = dsub i64 %add1_56, i64 %mul3_56

]]></Node>
<StgValue><ssdm name="sub_56"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="5424" st_id="103" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>

<operation id="5425" st_id="103" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1888 %sub_56 = dsub i64 %add1_56, i64 %mul3_56

]]></Node>
<StgValue><ssdm name="sub_56"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="5426" st_id="104" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="5427" st_id="105" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="5428" st_id="106" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="5429" st_id="107" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="5430" st_id="108" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:956 %div1_2 = ddiv i64 %sub1_2, i64 121.55

]]></Node>
<StgValue><ssdm name="div1_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="5431" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:957 %bitcast_ln48_63 = bitcast i64 %div1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln48_63"/></StgValue>
</operation>

<operation id="5432" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:958 %store_ln48 = store i64 %bitcast_ln48_63, i12 %q_addr_4

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5433" st_id="109" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:971 %mul4_3 = dmul i64 %div1_2, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="5434" st_id="110" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:971 %mul4_3 = dmul i64 %div1_2, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="5435" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2147 %q_load_7 = load i12 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="5436" st_id="111" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:971 %mul4_3 = dmul i64 %div1_2, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>

<operation id="5437" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2147 %q_load_7 = load i12 %q_addr_4

]]></Node>
<StgValue><ssdm name="q_load_7"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="5438" st_id="112" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:971 %mul4_3 = dmul i64 %div1_2, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="5439" st_id="113" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:971 %mul4_3 = dmul i64 %div1_2, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_3"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="5440" st_id="114" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:972 %sub1_3 = dsub i64 %sub_3, i64 %mul4_3

]]></Node>
<StgValue><ssdm name="sub1_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="5441" st_id="115" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:972 %sub1_3 = dsub i64 %sub_3, i64 %mul4_3

]]></Node>
<StgValue><ssdm name="sub1_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="5442" st_id="116" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:972 %sub1_3 = dsub i64 %sub_3, i64 %mul4_3

]]></Node>
<StgValue><ssdm name="sub1_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="5443" st_id="117" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:972 %sub1_3 = dsub i64 %sub_3, i64 %mul4_3

]]></Node>
<StgValue><ssdm name="sub1_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="5444" st_id="118" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:972 %sub1_3 = dsub i64 %sub_3, i64 %mul4_3

]]></Node>
<StgValue><ssdm name="sub1_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="5445" st_id="119" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="5446" st_id="120" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="5447" st_id="121" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="5448" st_id="122" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="5449" st_id="123" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="5450" st_id="124" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="5451" st_id="125" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="5452" st_id="126" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="5453" st_id="127" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="5454" st_id="128" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="5455" st_id="129" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="5456" st_id="130" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="5457" st_id="131" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="5458" st_id="132" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="5459" st_id="133" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="5460" st_id="134" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="5461" st_id="135" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="5462" st_id="136" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="5463" st_id="137" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="5464" st_id="138" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="5465" st_id="139" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="5466" st_id="140" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:973 %div1_3 = ddiv i64 %sub1_3, i64 114.361

]]></Node>
<StgValue><ssdm name="div1_3"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="5467" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:974 %bitcast_ln48_66 = bitcast i64 %div1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln48_66"/></StgValue>
</operation>

<operation id="5468" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:975 %store_ln48 = store i64 %bitcast_ln48_66, i12 %q_addr_5

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5469" st_id="141" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:988 %mul4_4 = dmul i64 %div1_3, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="5470" st_id="142" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:988 %mul4_4 = dmul i64 %div1_3, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>

<operation id="5471" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2139 %q_load_6 = load i12 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="5472" st_id="143" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:988 %mul4_4 = dmul i64 %div1_3, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>

<operation id="5473" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2139 %q_load_6 = load i12 %q_addr_5

]]></Node>
<StgValue><ssdm name="q_load_6"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="5474" st_id="144" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:988 %mul4_4 = dmul i64 %div1_3, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="5475" st_id="145" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:988 %mul4_4 = dmul i64 %div1_3, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_4"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="5476" st_id="146" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:989 %sub1_4 = dsub i64 %sub_4, i64 %mul4_4

]]></Node>
<StgValue><ssdm name="sub1_4"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="5477" st_id="147" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:989 %sub1_4 = dsub i64 %sub_4, i64 %mul4_4

]]></Node>
<StgValue><ssdm name="sub1_4"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="5478" st_id="148" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:989 %sub1_4 = dsub i64 %sub_4, i64 %mul4_4

]]></Node>
<StgValue><ssdm name="sub1_4"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="5479" st_id="149" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:989 %sub1_4 = dsub i64 %sub_4, i64 %mul4_4

]]></Node>
<StgValue><ssdm name="sub1_4"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="5480" st_id="150" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:989 %sub1_4 = dsub i64 %sub_4, i64 %mul4_4

]]></Node>
<StgValue><ssdm name="sub1_4"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="5481" st_id="151" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="5482" st_id="152" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="5483" st_id="153" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="5484" st_id="154" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="5485" st_id="155" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="5486" st_id="156" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="5487" st_id="157" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="5488" st_id="158" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="5489" st_id="159" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="5490" st_id="160" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="5491" st_id="161" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="5492" st_id="162" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="5493" st_id="163" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="5494" st_id="164" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="5495" st_id="165" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="5496" st_id="166" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="5497" st_id="167" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="5498" st_id="168" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="169" st_id="170">

<operation id="5499" st_id="169" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="171">

<operation id="5500" st_id="170" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="172">

<operation id="5501" st_id="171" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="173">

<operation id="5502" st_id="172" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:990 %div1_4 = ddiv i64 %sub1_4, i64 110.171

]]></Node>
<StgValue><ssdm name="div1_4"/></StgValue>
</operation>
</state>

<state id="173" st_id="174">

<operation id="5503" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:991 %bitcast_ln48_69 = bitcast i64 %div1_4

]]></Node>
<StgValue><ssdm name="bitcast_ln48_69"/></StgValue>
</operation>

<operation id="5504" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:992 %store_ln48 = store i64 %bitcast_ln48_69, i12 %q_addr_6

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5505" st_id="173" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1005 %mul4_5 = dmul i64 %div1_4, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_5"/></StgValue>
</operation>
</state>

<state id="174" st_id="175">

<operation id="5506" st_id="174" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1005 %mul4_5 = dmul i64 %div1_4, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_5"/></StgValue>
</operation>

<operation id="5507" st_id="174" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2131 %q_load_5 = load i12 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>
</state>

<state id="175" st_id="176">

<operation id="5508" st_id="175" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1005 %mul4_5 = dmul i64 %div1_4, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_5"/></StgValue>
</operation>

<operation id="5509" st_id="175" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2131 %q_load_5 = load i12 %q_addr_6

]]></Node>
<StgValue><ssdm name="q_load_5"/></StgValue>
</operation>
</state>

<state id="176" st_id="177">

<operation id="5510" st_id="176" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1005 %mul4_5 = dmul i64 %div1_4, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_5"/></StgValue>
</operation>
</state>

<state id="177" st_id="178">

<operation id="5511" st_id="177" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1005 %mul4_5 = dmul i64 %div1_4, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_5"/></StgValue>
</operation>
</state>

<state id="178" st_id="179">

<operation id="5512" st_id="178" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1006 %sub1_5 = dsub i64 %sub_5, i64 %mul4_5

]]></Node>
<StgValue><ssdm name="sub1_5"/></StgValue>
</operation>
</state>

<state id="179" st_id="180">

<operation id="5513" st_id="179" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1006 %sub1_5 = dsub i64 %sub_5, i64 %mul4_5

]]></Node>
<StgValue><ssdm name="sub1_5"/></StgValue>
</operation>
</state>

<state id="180" st_id="181">

<operation id="5514" st_id="180" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1006 %sub1_5 = dsub i64 %sub_5, i64 %mul4_5

]]></Node>
<StgValue><ssdm name="sub1_5"/></StgValue>
</operation>
</state>

<state id="181" st_id="182">

<operation id="5515" st_id="181" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1006 %sub1_5 = dsub i64 %sub_5, i64 %mul4_5

]]></Node>
<StgValue><ssdm name="sub1_5"/></StgValue>
</operation>
</state>

<state id="182" st_id="183">

<operation id="5516" st_id="182" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1006 %sub1_5 = dsub i64 %sub_5, i64 %mul4_5

]]></Node>
<StgValue><ssdm name="sub1_5"/></StgValue>
</operation>
</state>

<state id="183" st_id="184">

<operation id="5517" st_id="183" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="184" st_id="185">

<operation id="5518" st_id="184" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="185" st_id="186">

<operation id="5519" st_id="185" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="187">

<operation id="5520" st_id="186" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="187" st_id="188">

<operation id="5521" st_id="187" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="189">

<operation id="5522" st_id="188" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="190">

<operation id="5523" st_id="189" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="190" st_id="191">

<operation id="5524" st_id="190" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="191" st_id="192">

<operation id="5525" st_id="191" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="192" st_id="193">

<operation id="5526" st_id="192" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="193" st_id="194">

<operation id="5527" st_id="193" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="194" st_id="195">

<operation id="5528" st_id="194" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="195" st_id="196">

<operation id="5529" st_id="195" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="196" st_id="197">

<operation id="5530" st_id="196" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="197" st_id="198">

<operation id="5531" st_id="197" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="198" st_id="199">

<operation id="5532" st_id="198" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="199" st_id="200">

<operation id="5533" st_id="199" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="200" st_id="201">

<operation id="5534" st_id="200" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="201" st_id="202">

<operation id="5535" st_id="201" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="202" st_id="203">

<operation id="5536" st_id="202" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="203" st_id="204">

<operation id="5537" st_id="203" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="204" st_id="205">

<operation id="5538" st_id="204" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1007 %div1_5 = ddiv i64 %sub1_5, i64 107.478

]]></Node>
<StgValue><ssdm name="div1_5"/></StgValue>
</operation>
</state>

<state id="205" st_id="206">

<operation id="5539" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1008 %bitcast_ln48_72 = bitcast i64 %div1_5

]]></Node>
<StgValue><ssdm name="bitcast_ln48_72"/></StgValue>
</operation>

<operation id="5540" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1009 %store_ln48 = store i64 %bitcast_ln48_72, i12 %q_addr_7

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5541" st_id="205" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1022 %mul4_6 = dmul i64 %div1_5, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_6"/></StgValue>
</operation>
</state>

<state id="206" st_id="207">

<operation id="5542" st_id="206" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1022 %mul4_6 = dmul i64 %div1_5, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_6"/></StgValue>
</operation>

<operation id="5543" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2123 %q_load_4 = load i12 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>
</state>

<state id="207" st_id="208">

<operation id="5544" st_id="207" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1022 %mul4_6 = dmul i64 %div1_5, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_6"/></StgValue>
</operation>

<operation id="5545" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2123 %q_load_4 = load i12 %q_addr_7

]]></Node>
<StgValue><ssdm name="q_load_4"/></StgValue>
</operation>
</state>

<state id="208" st_id="209">

<operation id="5546" st_id="208" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1022 %mul4_6 = dmul i64 %div1_5, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_6"/></StgValue>
</operation>
</state>

<state id="209" st_id="210">

<operation id="5547" st_id="209" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1022 %mul4_6 = dmul i64 %div1_5, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_6"/></StgValue>
</operation>
</state>

<state id="210" st_id="211">

<operation id="5548" st_id="210" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1023 %sub1_6 = dsub i64 %sub_6, i64 %mul4_6

]]></Node>
<StgValue><ssdm name="sub1_6"/></StgValue>
</operation>
</state>

<state id="211" st_id="212">

<operation id="5549" st_id="211" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1023 %sub1_6 = dsub i64 %sub_6, i64 %mul4_6

]]></Node>
<StgValue><ssdm name="sub1_6"/></StgValue>
</operation>
</state>

<state id="212" st_id="213">

<operation id="5550" st_id="212" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1023 %sub1_6 = dsub i64 %sub_6, i64 %mul4_6

]]></Node>
<StgValue><ssdm name="sub1_6"/></StgValue>
</operation>
</state>

<state id="213" st_id="214">

<operation id="5551" st_id="213" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1023 %sub1_6 = dsub i64 %sub_6, i64 %mul4_6

]]></Node>
<StgValue><ssdm name="sub1_6"/></StgValue>
</operation>
</state>

<state id="214" st_id="215">

<operation id="5552" st_id="214" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1023 %sub1_6 = dsub i64 %sub_6, i64 %mul4_6

]]></Node>
<StgValue><ssdm name="sub1_6"/></StgValue>
</operation>
</state>

<state id="215" st_id="216">

<operation id="5553" st_id="215" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="216" st_id="217">

<operation id="5554" st_id="216" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="217" st_id="218">

<operation id="5555" st_id="217" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="218" st_id="219">

<operation id="5556" st_id="218" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="219" st_id="220">

<operation id="5557" st_id="219" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="220" st_id="221">

<operation id="5558" st_id="220" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="221" st_id="222">

<operation id="5559" st_id="221" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="222" st_id="223">

<operation id="5560" st_id="222" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="223" st_id="224">

<operation id="5561" st_id="223" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="224" st_id="225">

<operation id="5562" st_id="224" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="225" st_id="226">

<operation id="5563" st_id="225" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="226" st_id="227">

<operation id="5564" st_id="226" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="227" st_id="228">

<operation id="5565" st_id="227" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="228" st_id="229">

<operation id="5566" st_id="228" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="229" st_id="230">

<operation id="5567" st_id="229" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="230" st_id="231">

<operation id="5568" st_id="230" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="231" st_id="232">

<operation id="5569" st_id="231" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="232" st_id="233">

<operation id="5570" st_id="232" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="233" st_id="234">

<operation id="5571" st_id="233" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="234" st_id="235">

<operation id="5572" st_id="234" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="235" st_id="236">

<operation id="5573" st_id="235" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="236" st_id="237">

<operation id="5574" st_id="236" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1024 %div1_6 = ddiv i64 %sub1_6, i64 105.636

]]></Node>
<StgValue><ssdm name="div1_6"/></StgValue>
</operation>
</state>

<state id="237" st_id="238">

<operation id="5575" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1025 %bitcast_ln48_75 = bitcast i64 %div1_6

]]></Node>
<StgValue><ssdm name="bitcast_ln48_75"/></StgValue>
</operation>

<operation id="5576" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1026 %store_ln48 = store i64 %bitcast_ln48_75, i12 %q_addr_8

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5577" st_id="237" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1039 %mul4_7 = dmul i64 %div1_6, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_7"/></StgValue>
</operation>
</state>

<state id="238" st_id="239">

<operation id="5578" st_id="238" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1039 %mul4_7 = dmul i64 %div1_6, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_7"/></StgValue>
</operation>

<operation id="5579" st_id="238" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2115 %q_load_3 = load i12 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>
</state>

<state id="239" st_id="240">

<operation id="5580" st_id="239" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1039 %mul4_7 = dmul i64 %div1_6, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_7"/></StgValue>
</operation>

<operation id="5581" st_id="239" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2115 %q_load_3 = load i12 %q_addr_8

]]></Node>
<StgValue><ssdm name="q_load_3"/></StgValue>
</operation>
</state>

<state id="240" st_id="241">

<operation id="5582" st_id="240" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1039 %mul4_7 = dmul i64 %div1_6, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_7"/></StgValue>
</operation>
</state>

<state id="241" st_id="242">

<operation id="5583" st_id="241" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1039 %mul4_7 = dmul i64 %div1_6, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_7"/></StgValue>
</operation>
</state>

<state id="242" st_id="243">

<operation id="5584" st_id="242" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1040 %sub1_7 = dsub i64 %sub_7, i64 %mul4_7

]]></Node>
<StgValue><ssdm name="sub1_7"/></StgValue>
</operation>
</state>

<state id="243" st_id="244">

<operation id="5585" st_id="243" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1040 %sub1_7 = dsub i64 %sub_7, i64 %mul4_7

]]></Node>
<StgValue><ssdm name="sub1_7"/></StgValue>
</operation>
</state>

<state id="244" st_id="245">

<operation id="5586" st_id="244" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1040 %sub1_7 = dsub i64 %sub_7, i64 %mul4_7

]]></Node>
<StgValue><ssdm name="sub1_7"/></StgValue>
</operation>
</state>

<state id="245" st_id="246">

<operation id="5587" st_id="245" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1040 %sub1_7 = dsub i64 %sub_7, i64 %mul4_7

]]></Node>
<StgValue><ssdm name="sub1_7"/></StgValue>
</operation>
</state>

<state id="246" st_id="247">

<operation id="5588" st_id="246" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1040 %sub1_7 = dsub i64 %sub_7, i64 %mul4_7

]]></Node>
<StgValue><ssdm name="sub1_7"/></StgValue>
</operation>
</state>

<state id="247" st_id="248">

<operation id="5589" st_id="247" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="248" st_id="249">

<operation id="5590" st_id="248" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="249" st_id="250">

<operation id="5591" st_id="249" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="250" st_id="251">

<operation id="5592" st_id="250" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="251" st_id="252">

<operation id="5593" st_id="251" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="252" st_id="253">

<operation id="5594" st_id="252" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="253" st_id="254">

<operation id="5595" st_id="253" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="254" st_id="255">

<operation id="5596" st_id="254" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="255" st_id="256">

<operation id="5597" st_id="255" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="256" st_id="257">

<operation id="5598" st_id="256" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="257" st_id="258">

<operation id="5599" st_id="257" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="258" st_id="259">

<operation id="5600" st_id="258" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="259" st_id="260">

<operation id="5601" st_id="259" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="260" st_id="261">

<operation id="5602" st_id="260" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="261" st_id="262">

<operation id="5603" st_id="261" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="262" st_id="263">

<operation id="5604" st_id="262" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="263" st_id="264">

<operation id="5605" st_id="263" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="264" st_id="265">

<operation id="5606" st_id="264" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="265" st_id="266">

<operation id="5607" st_id="265" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="266" st_id="267">

<operation id="5608" st_id="266" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="267" st_id="268">

<operation id="5609" st_id="267" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="268" st_id="269">

<operation id="5610" st_id="268" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1041 %div1_7 = ddiv i64 %sub1_7, i64 104.322

]]></Node>
<StgValue><ssdm name="div1_7"/></StgValue>
</operation>
</state>

<state id="269" st_id="270">

<operation id="5611" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1042 %bitcast_ln48_78 = bitcast i64 %div1_7

]]></Node>
<StgValue><ssdm name="bitcast_ln48_78"/></StgValue>
</operation>

<operation id="5612" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1043 %store_ln48 = store i64 %bitcast_ln48_78, i12 %q_addr_9

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5613" st_id="269" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1056 %mul4_8 = dmul i64 %div1_7, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_8"/></StgValue>
</operation>
</state>

<state id="270" st_id="271">

<operation id="5614" st_id="270" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1056 %mul4_8 = dmul i64 %div1_7, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_8"/></StgValue>
</operation>

<operation id="5615" st_id="270" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2107 %q_load_2 = load i12 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>
</state>

<state id="271" st_id="272">

<operation id="5616" st_id="271" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1056 %mul4_8 = dmul i64 %div1_7, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_8"/></StgValue>
</operation>

<operation id="5617" st_id="271" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2107 %q_load_2 = load i12 %q_addr_9

]]></Node>
<StgValue><ssdm name="q_load_2"/></StgValue>
</operation>
</state>

<state id="272" st_id="273">

<operation id="5618" st_id="272" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1056 %mul4_8 = dmul i64 %div1_7, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_8"/></StgValue>
</operation>
</state>

<state id="273" st_id="274">

<operation id="5619" st_id="273" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1056 %mul4_8 = dmul i64 %div1_7, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_8"/></StgValue>
</operation>
</state>

<state id="274" st_id="275">

<operation id="5620" st_id="274" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1057 %sub1_8 = dsub i64 %sub_8, i64 %mul4_8

]]></Node>
<StgValue><ssdm name="sub1_8"/></StgValue>
</operation>
</state>

<state id="275" st_id="276">

<operation id="5621" st_id="275" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1057 %sub1_8 = dsub i64 %sub_8, i64 %mul4_8

]]></Node>
<StgValue><ssdm name="sub1_8"/></StgValue>
</operation>
</state>

<state id="276" st_id="277">

<operation id="5622" st_id="276" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1057 %sub1_8 = dsub i64 %sub_8, i64 %mul4_8

]]></Node>
<StgValue><ssdm name="sub1_8"/></StgValue>
</operation>
</state>

<state id="277" st_id="278">

<operation id="5623" st_id="277" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1057 %sub1_8 = dsub i64 %sub_8, i64 %mul4_8

]]></Node>
<StgValue><ssdm name="sub1_8"/></StgValue>
</operation>
</state>

<state id="278" st_id="279">

<operation id="5624" st_id="278" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1057 %sub1_8 = dsub i64 %sub_8, i64 %mul4_8

]]></Node>
<StgValue><ssdm name="sub1_8"/></StgValue>
</operation>
</state>

<state id="279" st_id="280">

<operation id="5625" st_id="279" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="280" st_id="281">

<operation id="5626" st_id="280" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="281" st_id="282">

<operation id="5627" st_id="281" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="282" st_id="283">

<operation id="5628" st_id="282" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="283" st_id="284">

<operation id="5629" st_id="283" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="284" st_id="285">

<operation id="5630" st_id="284" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="285" st_id="286">

<operation id="5631" st_id="285" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="286" st_id="287">

<operation id="5632" st_id="286" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="287" st_id="288">

<operation id="5633" st_id="287" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="288" st_id="289">

<operation id="5634" st_id="288" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="289" st_id="290">

<operation id="5635" st_id="289" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="290" st_id="291">

<operation id="5636" st_id="290" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="291" st_id="292">

<operation id="5637" st_id="291" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="292" st_id="293">

<operation id="5638" st_id="292" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="293" st_id="294">

<operation id="5639" st_id="293" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="294" st_id="295">

<operation id="5640" st_id="294" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="295" st_id="296">

<operation id="5641" st_id="295" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="296" st_id="297">

<operation id="5642" st_id="296" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="297" st_id="298">

<operation id="5643" st_id="297" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="298" st_id="299">

<operation id="5644" st_id="298" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="299" st_id="300">

<operation id="5645" st_id="299" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="300" st_id="301">

<operation id="5646" st_id="300" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1058 %div1_8 = ddiv i64 %sub1_8, i64 103.355

]]></Node>
<StgValue><ssdm name="div1_8"/></StgValue>
</operation>
</state>

<state id="301" st_id="302">

<operation id="5647" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1059 %bitcast_ln48_81 = bitcast i64 %div1_8

]]></Node>
<StgValue><ssdm name="bitcast_ln48_81"/></StgValue>
</operation>

<operation id="5648" st_id="301" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1060 %store_ln48 = store i64 %bitcast_ln48_81, i12 %q_addr_10

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5649" st_id="301" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1073 %mul4_9 = dmul i64 %div1_8, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_9"/></StgValue>
</operation>
</state>

<state id="302" st_id="303">

<operation id="5650" st_id="302" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1073 %mul4_9 = dmul i64 %div1_8, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_9"/></StgValue>
</operation>

<operation id="5651" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2099 %q_load_1 = load i12 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>
</state>

<state id="303" st_id="304">

<operation id="5652" st_id="303" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1073 %mul4_9 = dmul i64 %div1_8, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_9"/></StgValue>
</operation>

<operation id="5653" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2099 %q_load_1 = load i12 %q_addr_10

]]></Node>
<StgValue><ssdm name="q_load_1"/></StgValue>
</operation>
</state>

<state id="304" st_id="305">

<operation id="5654" st_id="304" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1073 %mul4_9 = dmul i64 %div1_8, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_9"/></StgValue>
</operation>
</state>

<state id="305" st_id="306">

<operation id="5655" st_id="305" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1073 %mul4_9 = dmul i64 %div1_8, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_9"/></StgValue>
</operation>
</state>

<state id="306" st_id="307">

<operation id="5656" st_id="306" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1074 %sub1_9 = dsub i64 %sub_9, i64 %mul4_9

]]></Node>
<StgValue><ssdm name="sub1_9"/></StgValue>
</operation>
</state>

<state id="307" st_id="308">

<operation id="5657" st_id="307" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1074 %sub1_9 = dsub i64 %sub_9, i64 %mul4_9

]]></Node>
<StgValue><ssdm name="sub1_9"/></StgValue>
</operation>
</state>

<state id="308" st_id="309">

<operation id="5658" st_id="308" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1074 %sub1_9 = dsub i64 %sub_9, i64 %mul4_9

]]></Node>
<StgValue><ssdm name="sub1_9"/></StgValue>
</operation>
</state>

<state id="309" st_id="310">

<operation id="5659" st_id="309" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1074 %sub1_9 = dsub i64 %sub_9, i64 %mul4_9

]]></Node>
<StgValue><ssdm name="sub1_9"/></StgValue>
</operation>
</state>

<state id="310" st_id="311">

<operation id="5660" st_id="310" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1074 %sub1_9 = dsub i64 %sub_9, i64 %mul4_9

]]></Node>
<StgValue><ssdm name="sub1_9"/></StgValue>
</operation>
</state>

<state id="311" st_id="312">

<operation id="5661" st_id="311" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="312" st_id="313">

<operation id="5662" st_id="312" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="313" st_id="314">

<operation id="5663" st_id="313" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="314" st_id="315">

<operation id="5664" st_id="314" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="315" st_id="316">

<operation id="5665" st_id="315" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="316" st_id="317">

<operation id="5666" st_id="316" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="317" st_id="318">

<operation id="5667" st_id="317" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="318" st_id="319">

<operation id="5668" st_id="318" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="319" st_id="320">

<operation id="5669" st_id="319" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="320" st_id="321">

<operation id="5670" st_id="320" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="321" st_id="322">

<operation id="5671" st_id="321" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="322" st_id="323">

<operation id="5672" st_id="322" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="323" st_id="324">

<operation id="5673" st_id="323" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="324" st_id="325">

<operation id="5674" st_id="324" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="325" st_id="326">

<operation id="5675" st_id="325" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="326" st_id="327">

<operation id="5676" st_id="326" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="327" st_id="328">

<operation id="5677" st_id="327" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="328" st_id="329">

<operation id="5678" st_id="328" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="329" st_id="330">

<operation id="5679" st_id="329" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="330" st_id="331">

<operation id="5680" st_id="330" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="331" st_id="332">

<operation id="5681" st_id="331" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="332" st_id="333">

<operation id="5682" st_id="332" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1075 %div1_9 = ddiv i64 %sub1_9, i64 102.63

]]></Node>
<StgValue><ssdm name="div1_9"/></StgValue>
</operation>
</state>

<state id="333" st_id="334">

<operation id="5683" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1076 %bitcast_ln48_84 = bitcast i64 %div1_9

]]></Node>
<StgValue><ssdm name="bitcast_ln48_84"/></StgValue>
</operation>

<operation id="5684" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1077 %store_ln48 = store i64 %bitcast_ln48_84, i12 %q_addr_11

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5685" st_id="333" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1090 %mul4_s = dmul i64 %div1_9, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_s"/></StgValue>
</operation>
</state>

<state id="334" st_id="335">

<operation id="5686" st_id="334" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1090 %mul4_s = dmul i64 %div1_9, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_s"/></StgValue>
</operation>

<operation id="5687" st_id="334" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2091 %q_load = load i12 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>
</state>

<state id="335" st_id="336">

<operation id="5688" st_id="335" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1090 %mul4_s = dmul i64 %div1_9, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_s"/></StgValue>
</operation>

<operation id="5689" st_id="335" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="64" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2091 %q_load = load i12 %q_addr_11

]]></Node>
<StgValue><ssdm name="q_load"/></StgValue>
</operation>
</state>

<state id="336" st_id="337">

<operation id="5690" st_id="336" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1090 %mul4_s = dmul i64 %div1_9, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_s"/></StgValue>
</operation>
</state>

<state id="337" st_id="338">

<operation id="5691" st_id="337" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1090 %mul4_s = dmul i64 %div1_9, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_s"/></StgValue>
</operation>
</state>

<state id="338" st_id="339">

<operation id="5692" st_id="338" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1091 %sub1_s = dsub i64 %sub_s, i64 %mul4_s

]]></Node>
<StgValue><ssdm name="sub1_s"/></StgValue>
</operation>
</state>

<state id="339" st_id="340">

<operation id="5693" st_id="339" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1091 %sub1_s = dsub i64 %sub_s, i64 %mul4_s

]]></Node>
<StgValue><ssdm name="sub1_s"/></StgValue>
</operation>
</state>

<state id="340" st_id="341">

<operation id="5694" st_id="340" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1091 %sub1_s = dsub i64 %sub_s, i64 %mul4_s

]]></Node>
<StgValue><ssdm name="sub1_s"/></StgValue>
</operation>
</state>

<state id="341" st_id="342">

<operation id="5695" st_id="341" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1091 %sub1_s = dsub i64 %sub_s, i64 %mul4_s

]]></Node>
<StgValue><ssdm name="sub1_s"/></StgValue>
</operation>
</state>

<state id="342" st_id="343">

<operation id="5696" st_id="342" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1091 %sub1_s = dsub i64 %sub_s, i64 %mul4_s

]]></Node>
<StgValue><ssdm name="sub1_s"/></StgValue>
</operation>
</state>

<state id="343" st_id="344">

<operation id="5697" st_id="343" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="344" st_id="345">

<operation id="5698" st_id="344" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="345" st_id="346">

<operation id="5699" st_id="345" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="346" st_id="347">

<operation id="5700" st_id="346" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="347" st_id="348">

<operation id="5701" st_id="347" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="348" st_id="349">

<operation id="5702" st_id="348" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="349" st_id="350">

<operation id="5703" st_id="349" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="350" st_id="351">

<operation id="5704" st_id="350" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="351" st_id="352">

<operation id="5705" st_id="351" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="352" st_id="353">

<operation id="5706" st_id="352" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="353" st_id="354">

<operation id="5707" st_id="353" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="354" st_id="355">

<operation id="5708" st_id="354" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="355" st_id="356">

<operation id="5709" st_id="355" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="356" st_id="357">

<operation id="5710" st_id="356" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="357" st_id="358">

<operation id="5711" st_id="357" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="358" st_id="359">

<operation id="5712" st_id="358" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="359" st_id="360">

<operation id="5713" st_id="359" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="360" st_id="361">

<operation id="5714" st_id="360" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="361" st_id="362">

<operation id="5715" st_id="361" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="362" st_id="363">

<operation id="5716" st_id="362" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="363" st_id="364">

<operation id="5717" st_id="363" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="364" st_id="365">

<operation id="5718" st_id="364" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1092 %div1_s = ddiv i64 %sub1_s, i64 102.075

]]></Node>
<StgValue><ssdm name="div1_s"/></StgValue>
</operation>
</state>

<state id="365" st_id="366">

<operation id="5719" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:455 %q_addr_12 = getelementptr i64 %q, i64 0, i64 %zext_ln47_10

]]></Node>
<StgValue><ssdm name="q_addr_12"/></StgValue>
</operation>

<operation id="5720" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1093 %bitcast_ln48_87 = bitcast i64 %div1_s

]]></Node>
<StgValue><ssdm name="bitcast_ln48_87"/></StgValue>
</operation>

<operation id="5721" st_id="365" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1094 %store_ln48 = store i64 %bitcast_ln48_87, i12 %q_addr_12

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5722" st_id="365" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1107 %mul4_10 = dmul i64 %div1_s, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_10"/></StgValue>
</operation>
</state>

<state id="366" st_id="367">

<operation id="5723" st_id="366" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1107 %mul4_10 = dmul i64 %div1_s, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_10"/></StgValue>
</operation>
</state>

<state id="367" st_id="368">

<operation id="5724" st_id="367" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1107 %mul4_10 = dmul i64 %div1_s, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_10"/></StgValue>
</operation>
</state>

<state id="368" st_id="369">

<operation id="5725" st_id="368" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1107 %mul4_10 = dmul i64 %div1_s, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_10"/></StgValue>
</operation>
</state>

<state id="369" st_id="370">

<operation id="5726" st_id="369" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1107 %mul4_10 = dmul i64 %div1_s, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_10"/></StgValue>
</operation>
</state>

<state id="370" st_id="371">

<operation id="5727" st_id="370" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1108 %sub1_10 = dsub i64 %sub_10, i64 %mul4_10

]]></Node>
<StgValue><ssdm name="sub1_10"/></StgValue>
</operation>
</state>

<state id="371" st_id="372">

<operation id="5728" st_id="371" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1108 %sub1_10 = dsub i64 %sub_10, i64 %mul4_10

]]></Node>
<StgValue><ssdm name="sub1_10"/></StgValue>
</operation>
</state>

<state id="372" st_id="373">

<operation id="5729" st_id="372" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1108 %sub1_10 = dsub i64 %sub_10, i64 %mul4_10

]]></Node>
<StgValue><ssdm name="sub1_10"/></StgValue>
</operation>
</state>

<state id="373" st_id="374">

<operation id="5730" st_id="373" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1108 %sub1_10 = dsub i64 %sub_10, i64 %mul4_10

]]></Node>
<StgValue><ssdm name="sub1_10"/></StgValue>
</operation>
</state>

<state id="374" st_id="375">

<operation id="5731" st_id="374" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1108 %sub1_10 = dsub i64 %sub_10, i64 %mul4_10

]]></Node>
<StgValue><ssdm name="sub1_10"/></StgValue>
</operation>
</state>

<state id="375" st_id="376">

<operation id="5732" st_id="375" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="376" st_id="377">

<operation id="5733" st_id="376" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="377" st_id="378">

<operation id="5734" st_id="377" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="378" st_id="379">

<operation id="5735" st_id="378" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="379" st_id="380">

<operation id="5736" st_id="379" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="380" st_id="381">

<operation id="5737" st_id="380" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="381" st_id="382">

<operation id="5738" st_id="381" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="382" st_id="383">

<operation id="5739" st_id="382" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="383" st_id="384">

<operation id="5740" st_id="383" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="384" st_id="385">

<operation id="5741" st_id="384" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="385" st_id="386">

<operation id="5742" st_id="385" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="386" st_id="387">

<operation id="5743" st_id="386" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="387" st_id="388">

<operation id="5744" st_id="387" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="388" st_id="389">

<operation id="5745" st_id="388" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="389" st_id="390">

<operation id="5746" st_id="389" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="390" st_id="391">

<operation id="5747" st_id="390" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="391" st_id="392">

<operation id="5748" st_id="391" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="392" st_id="393">

<operation id="5749" st_id="392" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="393" st_id="394">

<operation id="5750" st_id="393" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="394" st_id="395">

<operation id="5751" st_id="394" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="395" st_id="396">

<operation id="5752" st_id="395" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="396" st_id="397">

<operation id="5753" st_id="396" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1109 %div1_10 = ddiv i64 %sub1_10, i64 101.647

]]></Node>
<StgValue><ssdm name="div1_10"/></StgValue>
</operation>
</state>

<state id="397" st_id="398">

<operation id="5754" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:456 %q_addr_13 = getelementptr i64 %q, i64 0, i64 %zext_ln47_11

]]></Node>
<StgValue><ssdm name="q_addr_13"/></StgValue>
</operation>

<operation id="5755" st_id="397" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1110 %bitcast_ln48_90 = bitcast i64 %div1_10

]]></Node>
<StgValue><ssdm name="bitcast_ln48_90"/></StgValue>
</operation>

<operation id="5756" st_id="397" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1111 %store_ln48 = store i64 %bitcast_ln48_90, i12 %q_addr_13

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5757" st_id="397" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1124 %mul4_11 = dmul i64 %div1_10, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_11"/></StgValue>
</operation>
</state>

<state id="398" st_id="399">

<operation id="5758" st_id="398" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1124 %mul4_11 = dmul i64 %div1_10, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_11"/></StgValue>
</operation>
</state>

<state id="399" st_id="400">

<operation id="5759" st_id="399" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1124 %mul4_11 = dmul i64 %div1_10, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_11"/></StgValue>
</operation>
</state>

<state id="400" st_id="401">

<operation id="5760" st_id="400" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1124 %mul4_11 = dmul i64 %div1_10, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_11"/></StgValue>
</operation>
</state>

<state id="401" st_id="402">

<operation id="5761" st_id="401" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1124 %mul4_11 = dmul i64 %div1_10, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_11"/></StgValue>
</operation>
</state>

<state id="402" st_id="403">

<operation id="5762" st_id="402" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1125 %sub1_11 = dsub i64 %sub_11, i64 %mul4_11

]]></Node>
<StgValue><ssdm name="sub1_11"/></StgValue>
</operation>
</state>

<state id="403" st_id="404">

<operation id="5763" st_id="403" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1125 %sub1_11 = dsub i64 %sub_11, i64 %mul4_11

]]></Node>
<StgValue><ssdm name="sub1_11"/></StgValue>
</operation>
</state>

<state id="404" st_id="405">

<operation id="5764" st_id="404" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1125 %sub1_11 = dsub i64 %sub_11, i64 %mul4_11

]]></Node>
<StgValue><ssdm name="sub1_11"/></StgValue>
</operation>
</state>

<state id="405" st_id="406">

<operation id="5765" st_id="405" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1125 %sub1_11 = dsub i64 %sub_11, i64 %mul4_11

]]></Node>
<StgValue><ssdm name="sub1_11"/></StgValue>
</operation>
</state>

<state id="406" st_id="407">

<operation id="5766" st_id="406" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1125 %sub1_11 = dsub i64 %sub_11, i64 %mul4_11

]]></Node>
<StgValue><ssdm name="sub1_11"/></StgValue>
</operation>
</state>

<state id="407" st_id="408">

<operation id="5767" st_id="407" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="408" st_id="409">

<operation id="5768" st_id="408" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="409" st_id="410">

<operation id="5769" st_id="409" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="410" st_id="411">

<operation id="5770" st_id="410" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="411" st_id="412">

<operation id="5771" st_id="411" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="412" st_id="413">

<operation id="5772" st_id="412" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="413" st_id="414">

<operation id="5773" st_id="413" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="414" st_id="415">

<operation id="5774" st_id="414" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="415" st_id="416">

<operation id="5775" st_id="415" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="416" st_id="417">

<operation id="5776" st_id="416" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="417" st_id="418">

<operation id="5777" st_id="417" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="418" st_id="419">

<operation id="5778" st_id="418" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="419" st_id="420">

<operation id="5779" st_id="419" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="420" st_id="421">

<operation id="5780" st_id="420" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="421" st_id="422">

<operation id="5781" st_id="421" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="422" st_id="423">

<operation id="5782" st_id="422" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="423" st_id="424">

<operation id="5783" st_id="423" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="424" st_id="425">

<operation id="5784" st_id="424" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="425" st_id="426">

<operation id="5785" st_id="425" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="426" st_id="427">

<operation id="5786" st_id="426" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="427" st_id="428">

<operation id="5787" st_id="427" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="428" st_id="429">

<operation id="5788" st_id="428" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1126 %div1_11 = ddiv i64 %sub1_11, i64 101.312

]]></Node>
<StgValue><ssdm name="div1_11"/></StgValue>
</operation>
</state>

<state id="429" st_id="430">

<operation id="5789" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:457 %q_addr_14 = getelementptr i64 %q, i64 0, i64 %zext_ln47_12

]]></Node>
<StgValue><ssdm name="q_addr_14"/></StgValue>
</operation>

<operation id="5790" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1127 %bitcast_ln48_93 = bitcast i64 %div1_11

]]></Node>
<StgValue><ssdm name="bitcast_ln48_93"/></StgValue>
</operation>

<operation id="5791" st_id="429" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1128 %store_ln48 = store i64 %bitcast_ln48_93, i12 %q_addr_14

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5792" st_id="429" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1141 %mul4_12 = dmul i64 %div1_11, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_12"/></StgValue>
</operation>
</state>

<state id="430" st_id="431">

<operation id="5793" st_id="430" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1141 %mul4_12 = dmul i64 %div1_11, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_12"/></StgValue>
</operation>
</state>

<state id="431" st_id="432">

<operation id="5794" st_id="431" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1141 %mul4_12 = dmul i64 %div1_11, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_12"/></StgValue>
</operation>
</state>

<state id="432" st_id="433">

<operation id="5795" st_id="432" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1141 %mul4_12 = dmul i64 %div1_11, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_12"/></StgValue>
</operation>
</state>

<state id="433" st_id="434">

<operation id="5796" st_id="433" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1141 %mul4_12 = dmul i64 %div1_11, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_12"/></StgValue>
</operation>
</state>

<state id="434" st_id="435">

<operation id="5797" st_id="434" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1142 %sub1_12 = dsub i64 %sub_12, i64 %mul4_12

]]></Node>
<StgValue><ssdm name="sub1_12"/></StgValue>
</operation>
</state>

<state id="435" st_id="436">

<operation id="5798" st_id="435" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1142 %sub1_12 = dsub i64 %sub_12, i64 %mul4_12

]]></Node>
<StgValue><ssdm name="sub1_12"/></StgValue>
</operation>
</state>

<state id="436" st_id="437">

<operation id="5799" st_id="436" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1142 %sub1_12 = dsub i64 %sub_12, i64 %mul4_12

]]></Node>
<StgValue><ssdm name="sub1_12"/></StgValue>
</operation>
</state>

<state id="437" st_id="438">

<operation id="5800" st_id="437" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1142 %sub1_12 = dsub i64 %sub_12, i64 %mul4_12

]]></Node>
<StgValue><ssdm name="sub1_12"/></StgValue>
</operation>
</state>

<state id="438" st_id="439">

<operation id="5801" st_id="438" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1142 %sub1_12 = dsub i64 %sub_12, i64 %mul4_12

]]></Node>
<StgValue><ssdm name="sub1_12"/></StgValue>
</operation>
</state>

<state id="439" st_id="440">

<operation id="5802" st_id="439" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="440" st_id="441">

<operation id="5803" st_id="440" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="441" st_id="442">

<operation id="5804" st_id="441" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="442" st_id="443">

<operation id="5805" st_id="442" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="443" st_id="444">

<operation id="5806" st_id="443" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="444" st_id="445">

<operation id="5807" st_id="444" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="445" st_id="446">

<operation id="5808" st_id="445" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="446" st_id="447">

<operation id="5809" st_id="446" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="447" st_id="448">

<operation id="5810" st_id="447" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="448" st_id="449">

<operation id="5811" st_id="448" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="449" st_id="450">

<operation id="5812" st_id="449" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="450" st_id="451">

<operation id="5813" st_id="450" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="451" st_id="452">

<operation id="5814" st_id="451" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="452" st_id="453">

<operation id="5815" st_id="452" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="453" st_id="454">

<operation id="5816" st_id="453" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="454" st_id="455">

<operation id="5817" st_id="454" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="455" st_id="456">

<operation id="5818" st_id="455" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="456" st_id="457">

<operation id="5819" st_id="456" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="457" st_id="458">

<operation id="5820" st_id="457" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="458" st_id="459">

<operation id="5821" st_id="458" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="459" st_id="460">

<operation id="5822" st_id="459" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="460" st_id="461">

<operation id="5823" st_id="460" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1143 %div1_12 = ddiv i64 %sub1_12, i64 101.049

]]></Node>
<StgValue><ssdm name="div1_12"/></StgValue>
</operation>
</state>

<state id="461" st_id="462">

<operation id="5824" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:458 %q_addr_15 = getelementptr i64 %q, i64 0, i64 %zext_ln47_13

]]></Node>
<StgValue><ssdm name="q_addr_15"/></StgValue>
</operation>

<operation id="5825" st_id="461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1144 %bitcast_ln48_97 = bitcast i64 %div1_12

]]></Node>
<StgValue><ssdm name="bitcast_ln48_97"/></StgValue>
</operation>

<operation id="5826" st_id="461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1145 %store_ln48 = store i64 %bitcast_ln48_97, i12 %q_addr_15

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5827" st_id="461" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1158 %mul4_13 = dmul i64 %div1_12, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_13"/></StgValue>
</operation>
</state>

<state id="462" st_id="463">

<operation id="5828" st_id="462" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1158 %mul4_13 = dmul i64 %div1_12, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_13"/></StgValue>
</operation>
</state>

<state id="463" st_id="464">

<operation id="5829" st_id="463" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1158 %mul4_13 = dmul i64 %div1_12, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_13"/></StgValue>
</operation>
</state>

<state id="464" st_id="465">

<operation id="5830" st_id="464" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1158 %mul4_13 = dmul i64 %div1_12, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_13"/></StgValue>
</operation>
</state>

<state id="465" st_id="466">

<operation id="5831" st_id="465" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1158 %mul4_13 = dmul i64 %div1_12, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_13"/></StgValue>
</operation>
</state>

<state id="466" st_id="467">

<operation id="5832" st_id="466" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1159 %sub1_13 = dsub i64 %sub_13, i64 %mul4_13

]]></Node>
<StgValue><ssdm name="sub1_13"/></StgValue>
</operation>
</state>

<state id="467" st_id="468">

<operation id="5833" st_id="467" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1159 %sub1_13 = dsub i64 %sub_13, i64 %mul4_13

]]></Node>
<StgValue><ssdm name="sub1_13"/></StgValue>
</operation>
</state>

<state id="468" st_id="469">

<operation id="5834" st_id="468" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1159 %sub1_13 = dsub i64 %sub_13, i64 %mul4_13

]]></Node>
<StgValue><ssdm name="sub1_13"/></StgValue>
</operation>
</state>

<state id="469" st_id="470">

<operation id="5835" st_id="469" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1159 %sub1_13 = dsub i64 %sub_13, i64 %mul4_13

]]></Node>
<StgValue><ssdm name="sub1_13"/></StgValue>
</operation>
</state>

<state id="470" st_id="471">

<operation id="5836" st_id="470" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1159 %sub1_13 = dsub i64 %sub_13, i64 %mul4_13

]]></Node>
<StgValue><ssdm name="sub1_13"/></StgValue>
</operation>
</state>

<state id="471" st_id="472">

<operation id="5837" st_id="471" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="472" st_id="473">

<operation id="5838" st_id="472" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="473" st_id="474">

<operation id="5839" st_id="473" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="474" st_id="475">

<operation id="5840" st_id="474" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="475" st_id="476">

<operation id="5841" st_id="475" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="476" st_id="477">

<operation id="5842" st_id="476" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="477" st_id="478">

<operation id="5843" st_id="477" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="478" st_id="479">

<operation id="5844" st_id="478" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="479" st_id="480">

<operation id="5845" st_id="479" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="480" st_id="481">

<operation id="5846" st_id="480" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="481" st_id="482">

<operation id="5847" st_id="481" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="482" st_id="483">

<operation id="5848" st_id="482" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="483" st_id="484">

<operation id="5849" st_id="483" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="484" st_id="485">

<operation id="5850" st_id="484" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="485" st_id="486">

<operation id="5851" st_id="485" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="486" st_id="487">

<operation id="5852" st_id="486" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="487" st_id="488">

<operation id="5853" st_id="487" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="488" st_id="489">

<operation id="5854" st_id="488" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="489" st_id="490">

<operation id="5855" st_id="489" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="490" st_id="491">

<operation id="5856" st_id="490" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="491" st_id="492">

<operation id="5857" st_id="491" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="492" st_id="493">

<operation id="5858" st_id="492" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1160 %div1_13 = ddiv i64 %sub1_13, i64 100.841

]]></Node>
<StgValue><ssdm name="div1_13"/></StgValue>
</operation>
</state>

<state id="493" st_id="494">

<operation id="5859" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:459 %q_addr_16 = getelementptr i64 %q, i64 0, i64 %zext_ln47_14

]]></Node>
<StgValue><ssdm name="q_addr_16"/></StgValue>
</operation>

<operation id="5860" st_id="493" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1161 %bitcast_ln48_100 = bitcast i64 %div1_13

]]></Node>
<StgValue><ssdm name="bitcast_ln48_100"/></StgValue>
</operation>

<operation id="5861" st_id="493" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1162 %store_ln48 = store i64 %bitcast_ln48_100, i12 %q_addr_16

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5862" st_id="493" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1175 %mul4_14 = dmul i64 %div1_13, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_14"/></StgValue>
</operation>
</state>

<state id="494" st_id="495">

<operation id="5863" st_id="494" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1175 %mul4_14 = dmul i64 %div1_13, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_14"/></StgValue>
</operation>
</state>

<state id="495" st_id="496">

<operation id="5864" st_id="495" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1175 %mul4_14 = dmul i64 %div1_13, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_14"/></StgValue>
</operation>
</state>

<state id="496" st_id="497">

<operation id="5865" st_id="496" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1175 %mul4_14 = dmul i64 %div1_13, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_14"/></StgValue>
</operation>
</state>

<state id="497" st_id="498">

<operation id="5866" st_id="497" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1175 %mul4_14 = dmul i64 %div1_13, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_14"/></StgValue>
</operation>
</state>

<state id="498" st_id="499">

<operation id="5867" st_id="498" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1176 %sub1_14 = dsub i64 %sub_14, i64 %mul4_14

]]></Node>
<StgValue><ssdm name="sub1_14"/></StgValue>
</operation>
</state>

<state id="499" st_id="500">

<operation id="5868" st_id="499" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1176 %sub1_14 = dsub i64 %sub_14, i64 %mul4_14

]]></Node>
<StgValue><ssdm name="sub1_14"/></StgValue>
</operation>
</state>

<state id="500" st_id="501">

<operation id="5869" st_id="500" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1176 %sub1_14 = dsub i64 %sub_14, i64 %mul4_14

]]></Node>
<StgValue><ssdm name="sub1_14"/></StgValue>
</operation>
</state>

<state id="501" st_id="502">

<operation id="5870" st_id="501" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1176 %sub1_14 = dsub i64 %sub_14, i64 %mul4_14

]]></Node>
<StgValue><ssdm name="sub1_14"/></StgValue>
</operation>
</state>

<state id="502" st_id="503">

<operation id="5871" st_id="502" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1176 %sub1_14 = dsub i64 %sub_14, i64 %mul4_14

]]></Node>
<StgValue><ssdm name="sub1_14"/></StgValue>
</operation>
</state>

<state id="503" st_id="504">

<operation id="5872" st_id="503" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="504" st_id="505">

<operation id="5873" st_id="504" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="505" st_id="506">

<operation id="5874" st_id="505" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="506" st_id="507">

<operation id="5875" st_id="506" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="507" st_id="508">

<operation id="5876" st_id="507" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="508" st_id="509">

<operation id="5877" st_id="508" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="509" st_id="510">

<operation id="5878" st_id="509" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="510" st_id="511">

<operation id="5879" st_id="510" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="511" st_id="512">

<operation id="5880" st_id="511" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="512" st_id="513">

<operation id="5881" st_id="512" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="513" st_id="514">

<operation id="5882" st_id="513" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="514" st_id="515">

<operation id="5883" st_id="514" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="515" st_id="516">

<operation id="5884" st_id="515" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="516" st_id="517">

<operation id="5885" st_id="516" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="517" st_id="518">

<operation id="5886" st_id="517" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="518" st_id="519">

<operation id="5887" st_id="518" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="519" st_id="520">

<operation id="5888" st_id="519" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="520" st_id="521">

<operation id="5889" st_id="520" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="521" st_id="522">

<operation id="5890" st_id="521" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="522" st_id="523">

<operation id="5891" st_id="522" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="523" st_id="524">

<operation id="5892" st_id="523" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="524" st_id="525">

<operation id="5893" st_id="524" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1177 %div1_14 = ddiv i64 %sub1_14, i64 100.676

]]></Node>
<StgValue><ssdm name="div1_14"/></StgValue>
</operation>
</state>

<state id="525" st_id="526">

<operation id="5894" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:460 %q_addr_17 = getelementptr i64 %q, i64 0, i64 %zext_ln47_15

]]></Node>
<StgValue><ssdm name="q_addr_17"/></StgValue>
</operation>

<operation id="5895" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1178 %bitcast_ln48_103 = bitcast i64 %div1_14

]]></Node>
<StgValue><ssdm name="bitcast_ln48_103"/></StgValue>
</operation>

<operation id="5896" st_id="525" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1179 %store_ln48 = store i64 %bitcast_ln48_103, i12 %q_addr_17

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5897" st_id="525" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1192 %mul4_15 = dmul i64 %div1_14, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_15"/></StgValue>
</operation>
</state>

<state id="526" st_id="527">

<operation id="5898" st_id="526" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1192 %mul4_15 = dmul i64 %div1_14, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_15"/></StgValue>
</operation>
</state>

<state id="527" st_id="528">

<operation id="5899" st_id="527" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1192 %mul4_15 = dmul i64 %div1_14, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_15"/></StgValue>
</operation>
</state>

<state id="528" st_id="529">

<operation id="5900" st_id="528" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1192 %mul4_15 = dmul i64 %div1_14, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_15"/></StgValue>
</operation>
</state>

<state id="529" st_id="530">

<operation id="5901" st_id="529" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1192 %mul4_15 = dmul i64 %div1_14, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_15"/></StgValue>
</operation>
</state>

<state id="530" st_id="531">

<operation id="5902" st_id="530" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1193 %sub1_15 = dsub i64 %sub_15, i64 %mul4_15

]]></Node>
<StgValue><ssdm name="sub1_15"/></StgValue>
</operation>
</state>

<state id="531" st_id="532">

<operation id="5903" st_id="531" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1193 %sub1_15 = dsub i64 %sub_15, i64 %mul4_15

]]></Node>
<StgValue><ssdm name="sub1_15"/></StgValue>
</operation>
</state>

<state id="532" st_id="533">

<operation id="5904" st_id="532" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1193 %sub1_15 = dsub i64 %sub_15, i64 %mul4_15

]]></Node>
<StgValue><ssdm name="sub1_15"/></StgValue>
</operation>
</state>

<state id="533" st_id="534">

<operation id="5905" st_id="533" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1193 %sub1_15 = dsub i64 %sub_15, i64 %mul4_15

]]></Node>
<StgValue><ssdm name="sub1_15"/></StgValue>
</operation>
</state>

<state id="534" st_id="535">

<operation id="5906" st_id="534" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1193 %sub1_15 = dsub i64 %sub_15, i64 %mul4_15

]]></Node>
<StgValue><ssdm name="sub1_15"/></StgValue>
</operation>
</state>

<state id="535" st_id="536">

<operation id="5907" st_id="535" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="536" st_id="537">

<operation id="5908" st_id="536" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="537" st_id="538">

<operation id="5909" st_id="537" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="538" st_id="539">

<operation id="5910" st_id="538" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="539" st_id="540">

<operation id="5911" st_id="539" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="540" st_id="541">

<operation id="5912" st_id="540" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="541" st_id="542">

<operation id="5913" st_id="541" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="542" st_id="543">

<operation id="5914" st_id="542" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="543" st_id="544">

<operation id="5915" st_id="543" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="544" st_id="545">

<operation id="5916" st_id="544" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="545" st_id="546">

<operation id="5917" st_id="545" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="546" st_id="547">

<operation id="5918" st_id="546" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="547" st_id="548">

<operation id="5919" st_id="547" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="548" st_id="549">

<operation id="5920" st_id="548" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="549" st_id="550">

<operation id="5921" st_id="549" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="550" st_id="551">

<operation id="5922" st_id="550" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="551" st_id="552">

<operation id="5923" st_id="551" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="552" st_id="553">

<operation id="5924" st_id="552" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="553" st_id="554">

<operation id="5925" st_id="553" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="554" st_id="555">

<operation id="5926" st_id="554" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="555" st_id="556">

<operation id="5927" st_id="555" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="556" st_id="557">

<operation id="5928" st_id="556" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1194 %div1_15 = ddiv i64 %sub1_15, i64 100.544

]]></Node>
<StgValue><ssdm name="div1_15"/></StgValue>
</operation>
</state>

<state id="557" st_id="558">

<operation id="5929" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:461 %q_addr_18 = getelementptr i64 %q, i64 0, i64 %zext_ln47_16

]]></Node>
<StgValue><ssdm name="q_addr_18"/></StgValue>
</operation>

<operation id="5930" st_id="557" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1195 %bitcast_ln48_106 = bitcast i64 %div1_15

]]></Node>
<StgValue><ssdm name="bitcast_ln48_106"/></StgValue>
</operation>

<operation id="5931" st_id="557" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1196 %store_ln48 = store i64 %bitcast_ln48_106, i12 %q_addr_18

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5932" st_id="557" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1209 %mul4_16 = dmul i64 %div1_15, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_16"/></StgValue>
</operation>
</state>

<state id="558" st_id="559">

<operation id="5933" st_id="558" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1209 %mul4_16 = dmul i64 %div1_15, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_16"/></StgValue>
</operation>
</state>

<state id="559" st_id="560">

<operation id="5934" st_id="559" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1209 %mul4_16 = dmul i64 %div1_15, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_16"/></StgValue>
</operation>
</state>

<state id="560" st_id="561">

<operation id="5935" st_id="560" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1209 %mul4_16 = dmul i64 %div1_15, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_16"/></StgValue>
</operation>
</state>

<state id="561" st_id="562">

<operation id="5936" st_id="561" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1209 %mul4_16 = dmul i64 %div1_15, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_16"/></StgValue>
</operation>
</state>

<state id="562" st_id="563">

<operation id="5937" st_id="562" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1210 %sub1_16 = dsub i64 %sub_16, i64 %mul4_16

]]></Node>
<StgValue><ssdm name="sub1_16"/></StgValue>
</operation>
</state>

<state id="563" st_id="564">

<operation id="5938" st_id="563" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1210 %sub1_16 = dsub i64 %sub_16, i64 %mul4_16

]]></Node>
<StgValue><ssdm name="sub1_16"/></StgValue>
</operation>
</state>

<state id="564" st_id="565">

<operation id="5939" st_id="564" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1210 %sub1_16 = dsub i64 %sub_16, i64 %mul4_16

]]></Node>
<StgValue><ssdm name="sub1_16"/></StgValue>
</operation>
</state>

<state id="565" st_id="566">

<operation id="5940" st_id="565" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1210 %sub1_16 = dsub i64 %sub_16, i64 %mul4_16

]]></Node>
<StgValue><ssdm name="sub1_16"/></StgValue>
</operation>
</state>

<state id="566" st_id="567">

<operation id="5941" st_id="566" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1210 %sub1_16 = dsub i64 %sub_16, i64 %mul4_16

]]></Node>
<StgValue><ssdm name="sub1_16"/></StgValue>
</operation>
</state>

<state id="567" st_id="568">

<operation id="5942" st_id="567" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="568" st_id="569">

<operation id="5943" st_id="568" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="569" st_id="570">

<operation id="5944" st_id="569" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="570" st_id="571">

<operation id="5945" st_id="570" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="571" st_id="572">

<operation id="5946" st_id="571" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="572" st_id="573">

<operation id="5947" st_id="572" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="573" st_id="574">

<operation id="5948" st_id="573" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="574" st_id="575">

<operation id="5949" st_id="574" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="575" st_id="576">

<operation id="5950" st_id="575" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="576" st_id="577">

<operation id="5951" st_id="576" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="577" st_id="578">

<operation id="5952" st_id="577" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="578" st_id="579">

<operation id="5953" st_id="578" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="579" st_id="580">

<operation id="5954" st_id="579" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="580" st_id="581">

<operation id="5955" st_id="580" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="581" st_id="582">

<operation id="5956" st_id="581" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="582" st_id="583">

<operation id="5957" st_id="582" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="583" st_id="584">

<operation id="5958" st_id="583" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="584" st_id="585">

<operation id="5959" st_id="584" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="585" st_id="586">

<operation id="5960" st_id="585" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="586" st_id="587">

<operation id="5961" st_id="586" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="587" st_id="588">

<operation id="5962" st_id="587" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="588" st_id="589">

<operation id="5963" st_id="588" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1211 %div1_16 = ddiv i64 %sub1_16, i64 100.438

]]></Node>
<StgValue><ssdm name="div1_16"/></StgValue>
</operation>
</state>

<state id="589" st_id="590">

<operation id="5964" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:462 %q_addr_19 = getelementptr i64 %q, i64 0, i64 %zext_ln47_17

]]></Node>
<StgValue><ssdm name="q_addr_19"/></StgValue>
</operation>

<operation id="5965" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1212 %bitcast_ln48_109 = bitcast i64 %div1_16

]]></Node>
<StgValue><ssdm name="bitcast_ln48_109"/></StgValue>
</operation>

<operation id="5966" st_id="589" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1213 %store_ln48 = store i64 %bitcast_ln48_109, i12 %q_addr_19

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="5967" st_id="589" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1226 %mul4_17 = dmul i64 %div1_16, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_17"/></StgValue>
</operation>
</state>

<state id="590" st_id="591">

<operation id="5968" st_id="590" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1226 %mul4_17 = dmul i64 %div1_16, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_17"/></StgValue>
</operation>
</state>

<state id="591" st_id="592">

<operation id="5969" st_id="591" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1226 %mul4_17 = dmul i64 %div1_16, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_17"/></StgValue>
</operation>
</state>

<state id="592" st_id="593">

<operation id="5970" st_id="592" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1226 %mul4_17 = dmul i64 %div1_16, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_17"/></StgValue>
</operation>
</state>

<state id="593" st_id="594">

<operation id="5971" st_id="593" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1226 %mul4_17 = dmul i64 %div1_16, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_17"/></StgValue>
</operation>
</state>

<state id="594" st_id="595">

<operation id="5972" st_id="594" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1227 %sub1_17 = dsub i64 %sub_17, i64 %mul4_17

]]></Node>
<StgValue><ssdm name="sub1_17"/></StgValue>
</operation>
</state>

<state id="595" st_id="596">

<operation id="5973" st_id="595" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1227 %sub1_17 = dsub i64 %sub_17, i64 %mul4_17

]]></Node>
<StgValue><ssdm name="sub1_17"/></StgValue>
</operation>
</state>

<state id="596" st_id="597">

<operation id="5974" st_id="596" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1227 %sub1_17 = dsub i64 %sub_17, i64 %mul4_17

]]></Node>
<StgValue><ssdm name="sub1_17"/></StgValue>
</operation>
</state>

<state id="597" st_id="598">

<operation id="5975" st_id="597" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1227 %sub1_17 = dsub i64 %sub_17, i64 %mul4_17

]]></Node>
<StgValue><ssdm name="sub1_17"/></StgValue>
</operation>
</state>

<state id="598" st_id="599">

<operation id="5976" st_id="598" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1227 %sub1_17 = dsub i64 %sub_17, i64 %mul4_17

]]></Node>
<StgValue><ssdm name="sub1_17"/></StgValue>
</operation>
</state>

<state id="599" st_id="600">

<operation id="5977" st_id="599" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="600" st_id="601">

<operation id="5978" st_id="600" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="601" st_id="602">

<operation id="5979" st_id="601" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="602" st_id="603">

<operation id="5980" st_id="602" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="603" st_id="604">

<operation id="5981" st_id="603" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="604" st_id="605">

<operation id="5982" st_id="604" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="605" st_id="606">

<operation id="5983" st_id="605" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="606" st_id="607">

<operation id="5984" st_id="606" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="607" st_id="608">

<operation id="5985" st_id="607" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="608" st_id="609">

<operation id="5986" st_id="608" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="609" st_id="610">

<operation id="5987" st_id="609" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="610" st_id="611">

<operation id="5988" st_id="610" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="611" st_id="612">

<operation id="5989" st_id="611" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="612" st_id="613">

<operation id="5990" st_id="612" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="613" st_id="614">

<operation id="5991" st_id="613" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="614" st_id="615">

<operation id="5992" st_id="614" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="615" st_id="616">

<operation id="5993" st_id="615" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="616" st_id="617">

<operation id="5994" st_id="616" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="617" st_id="618">

<operation id="5995" st_id="617" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="618" st_id="619">

<operation id="5996" st_id="618" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="619" st_id="620">

<operation id="5997" st_id="619" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="620" st_id="621">

<operation id="5998" st_id="620" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1228 %div1_17 = ddiv i64 %sub1_17, i64 100.353

]]></Node>
<StgValue><ssdm name="div1_17"/></StgValue>
</operation>
</state>

<state id="621" st_id="622">

<operation id="5999" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:463 %q_addr_20 = getelementptr i64 %q, i64 0, i64 %zext_ln47_18

]]></Node>
<StgValue><ssdm name="q_addr_20"/></StgValue>
</operation>

<operation id="6000" st_id="621" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1229 %bitcast_ln48_112 = bitcast i64 %div1_17

]]></Node>
<StgValue><ssdm name="bitcast_ln48_112"/></StgValue>
</operation>

<operation id="6001" st_id="621" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1230 %store_ln48 = store i64 %bitcast_ln48_112, i12 %q_addr_20

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6002" st_id="621" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1243 %mul4_18 = dmul i64 %div1_17, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_18"/></StgValue>
</operation>
</state>

<state id="622" st_id="623">

<operation id="6003" st_id="622" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1243 %mul4_18 = dmul i64 %div1_17, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_18"/></StgValue>
</operation>
</state>

<state id="623" st_id="624">

<operation id="6004" st_id="623" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1243 %mul4_18 = dmul i64 %div1_17, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_18"/></StgValue>
</operation>
</state>

<state id="624" st_id="625">

<operation id="6005" st_id="624" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1243 %mul4_18 = dmul i64 %div1_17, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_18"/></StgValue>
</operation>
</state>

<state id="625" st_id="626">

<operation id="6006" st_id="625" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1243 %mul4_18 = dmul i64 %div1_17, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_18"/></StgValue>
</operation>
</state>

<state id="626" st_id="627">

<operation id="6007" st_id="626" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1244 %sub1_18 = dsub i64 %sub_18, i64 %mul4_18

]]></Node>
<StgValue><ssdm name="sub1_18"/></StgValue>
</operation>
</state>

<state id="627" st_id="628">

<operation id="6008" st_id="627" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1244 %sub1_18 = dsub i64 %sub_18, i64 %mul4_18

]]></Node>
<StgValue><ssdm name="sub1_18"/></StgValue>
</operation>
</state>

<state id="628" st_id="629">

<operation id="6009" st_id="628" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1244 %sub1_18 = dsub i64 %sub_18, i64 %mul4_18

]]></Node>
<StgValue><ssdm name="sub1_18"/></StgValue>
</operation>
</state>

<state id="629" st_id="630">

<operation id="6010" st_id="629" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1244 %sub1_18 = dsub i64 %sub_18, i64 %mul4_18

]]></Node>
<StgValue><ssdm name="sub1_18"/></StgValue>
</operation>
</state>

<state id="630" st_id="631">

<operation id="6011" st_id="630" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1244 %sub1_18 = dsub i64 %sub_18, i64 %mul4_18

]]></Node>
<StgValue><ssdm name="sub1_18"/></StgValue>
</operation>
</state>

<state id="631" st_id="632">

<operation id="6012" st_id="631" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="632" st_id="633">

<operation id="6013" st_id="632" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="633" st_id="634">

<operation id="6014" st_id="633" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="634" st_id="635">

<operation id="6015" st_id="634" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="635" st_id="636">

<operation id="6016" st_id="635" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="636" st_id="637">

<operation id="6017" st_id="636" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="637" st_id="638">

<operation id="6018" st_id="637" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="638" st_id="639">

<operation id="6019" st_id="638" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="639" st_id="640">

<operation id="6020" st_id="639" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="640" st_id="641">

<operation id="6021" st_id="640" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="641" st_id="642">

<operation id="6022" st_id="641" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="642" st_id="643">

<operation id="6023" st_id="642" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="643" st_id="644">

<operation id="6024" st_id="643" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="644" st_id="645">

<operation id="6025" st_id="644" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="645" st_id="646">

<operation id="6026" st_id="645" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="646" st_id="647">

<operation id="6027" st_id="646" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="647" st_id="648">

<operation id="6028" st_id="647" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="648" st_id="649">

<operation id="6029" st_id="648" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="649" st_id="650">

<operation id="6030" st_id="649" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="650" st_id="651">

<operation id="6031" st_id="650" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="651" st_id="652">

<operation id="6032" st_id="651" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="652" st_id="653">

<operation id="6033" st_id="652" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1245 %div1_18 = ddiv i64 %sub1_18, i64 100.285

]]></Node>
<StgValue><ssdm name="div1_18"/></StgValue>
</operation>
</state>

<state id="653" st_id="654">

<operation id="6034" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:464 %q_addr_21 = getelementptr i64 %q, i64 0, i64 %zext_ln47_19

]]></Node>
<StgValue><ssdm name="q_addr_21"/></StgValue>
</operation>

<operation id="6035" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1246 %bitcast_ln48_115 = bitcast i64 %div1_18

]]></Node>
<StgValue><ssdm name="bitcast_ln48_115"/></StgValue>
</operation>

<operation id="6036" st_id="653" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1247 %store_ln48 = store i64 %bitcast_ln48_115, i12 %q_addr_21

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6037" st_id="653" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1260 %mul4_19 = dmul i64 %div1_18, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_19"/></StgValue>
</operation>
</state>

<state id="654" st_id="655">

<operation id="6038" st_id="654" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1260 %mul4_19 = dmul i64 %div1_18, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_19"/></StgValue>
</operation>
</state>

<state id="655" st_id="656">

<operation id="6039" st_id="655" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1260 %mul4_19 = dmul i64 %div1_18, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_19"/></StgValue>
</operation>
</state>

<state id="656" st_id="657">

<operation id="6040" st_id="656" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1260 %mul4_19 = dmul i64 %div1_18, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_19"/></StgValue>
</operation>
</state>

<state id="657" st_id="658">

<operation id="6041" st_id="657" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1260 %mul4_19 = dmul i64 %div1_18, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_19"/></StgValue>
</operation>
</state>

<state id="658" st_id="659">

<operation id="6042" st_id="658" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1261 %sub1_19 = dsub i64 %sub_19, i64 %mul4_19

]]></Node>
<StgValue><ssdm name="sub1_19"/></StgValue>
</operation>
</state>

<state id="659" st_id="660">

<operation id="6043" st_id="659" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1261 %sub1_19 = dsub i64 %sub_19, i64 %mul4_19

]]></Node>
<StgValue><ssdm name="sub1_19"/></StgValue>
</operation>
</state>

<state id="660" st_id="661">

<operation id="6044" st_id="660" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1261 %sub1_19 = dsub i64 %sub_19, i64 %mul4_19

]]></Node>
<StgValue><ssdm name="sub1_19"/></StgValue>
</operation>
</state>

<state id="661" st_id="662">

<operation id="6045" st_id="661" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1261 %sub1_19 = dsub i64 %sub_19, i64 %mul4_19

]]></Node>
<StgValue><ssdm name="sub1_19"/></StgValue>
</operation>
</state>

<state id="662" st_id="663">

<operation id="6046" st_id="662" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1261 %sub1_19 = dsub i64 %sub_19, i64 %mul4_19

]]></Node>
<StgValue><ssdm name="sub1_19"/></StgValue>
</operation>
</state>

<state id="663" st_id="664">

<operation id="6047" st_id="663" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="664" st_id="665">

<operation id="6048" st_id="664" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="665" st_id="666">

<operation id="6049" st_id="665" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="666" st_id="667">

<operation id="6050" st_id="666" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="667" st_id="668">

<operation id="6051" st_id="667" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="668" st_id="669">

<operation id="6052" st_id="668" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="669" st_id="670">

<operation id="6053" st_id="669" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="670" st_id="671">

<operation id="6054" st_id="670" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="671" st_id="672">

<operation id="6055" st_id="671" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="672" st_id="673">

<operation id="6056" st_id="672" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="673" st_id="674">

<operation id="6057" st_id="673" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="674" st_id="675">

<operation id="6058" st_id="674" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="675" st_id="676">

<operation id="6059" st_id="675" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="676" st_id="677">

<operation id="6060" st_id="676" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="677" st_id="678">

<operation id="6061" st_id="677" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="678" st_id="679">

<operation id="6062" st_id="678" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="679" st_id="680">

<operation id="6063" st_id="679" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="680" st_id="681">

<operation id="6064" st_id="680" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="681" st_id="682">

<operation id="6065" st_id="681" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="682" st_id="683">

<operation id="6066" st_id="682" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="683" st_id="684">

<operation id="6067" st_id="683" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="684" st_id="685">

<operation id="6068" st_id="684" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1262 %div1_19 = ddiv i64 %sub1_19, i64 100.23

]]></Node>
<StgValue><ssdm name="div1_19"/></StgValue>
</operation>
</state>

<state id="685" st_id="686">

<operation id="6069" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:465 %q_addr_22 = getelementptr i64 %q, i64 0, i64 %zext_ln47_20

]]></Node>
<StgValue><ssdm name="q_addr_22"/></StgValue>
</operation>

<operation id="6070" st_id="685" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1263 %bitcast_ln48_118 = bitcast i64 %div1_19

]]></Node>
<StgValue><ssdm name="bitcast_ln48_118"/></StgValue>
</operation>

<operation id="6071" st_id="685" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1264 %store_ln48 = store i64 %bitcast_ln48_118, i12 %q_addr_22

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6072" st_id="685" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1277 %mul4_20 = dmul i64 %div1_19, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_20"/></StgValue>
</operation>
</state>

<state id="686" st_id="687">

<operation id="6073" st_id="686" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1277 %mul4_20 = dmul i64 %div1_19, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_20"/></StgValue>
</operation>
</state>

<state id="687" st_id="688">

<operation id="6074" st_id="687" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1277 %mul4_20 = dmul i64 %div1_19, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_20"/></StgValue>
</operation>
</state>

<state id="688" st_id="689">

<operation id="6075" st_id="688" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1277 %mul4_20 = dmul i64 %div1_19, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_20"/></StgValue>
</operation>
</state>

<state id="689" st_id="690">

<operation id="6076" st_id="689" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1277 %mul4_20 = dmul i64 %div1_19, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_20"/></StgValue>
</operation>
</state>

<state id="690" st_id="691">

<operation id="6077" st_id="690" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1278 %sub1_20 = dsub i64 %sub_20, i64 %mul4_20

]]></Node>
<StgValue><ssdm name="sub1_20"/></StgValue>
</operation>
</state>

<state id="691" st_id="692">

<operation id="6078" st_id="691" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1278 %sub1_20 = dsub i64 %sub_20, i64 %mul4_20

]]></Node>
<StgValue><ssdm name="sub1_20"/></StgValue>
</operation>
</state>

<state id="692" st_id="693">

<operation id="6079" st_id="692" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1278 %sub1_20 = dsub i64 %sub_20, i64 %mul4_20

]]></Node>
<StgValue><ssdm name="sub1_20"/></StgValue>
</operation>
</state>

<state id="693" st_id="694">

<operation id="6080" st_id="693" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1278 %sub1_20 = dsub i64 %sub_20, i64 %mul4_20

]]></Node>
<StgValue><ssdm name="sub1_20"/></StgValue>
</operation>
</state>

<state id="694" st_id="695">

<operation id="6081" st_id="694" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1278 %sub1_20 = dsub i64 %sub_20, i64 %mul4_20

]]></Node>
<StgValue><ssdm name="sub1_20"/></StgValue>
</operation>
</state>

<state id="695" st_id="696">

<operation id="6082" st_id="695" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="696" st_id="697">

<operation id="6083" st_id="696" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="697" st_id="698">

<operation id="6084" st_id="697" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="698" st_id="699">

<operation id="6085" st_id="698" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="699" st_id="700">

<operation id="6086" st_id="699" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="700" st_id="701">

<operation id="6087" st_id="700" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="701" st_id="702">

<operation id="6088" st_id="701" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="702" st_id="703">

<operation id="6089" st_id="702" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="703" st_id="704">

<operation id="6090" st_id="703" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="704" st_id="705">

<operation id="6091" st_id="704" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="705" st_id="706">

<operation id="6092" st_id="705" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="706" st_id="707">

<operation id="6093" st_id="706" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="707" st_id="708">

<operation id="6094" st_id="707" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="708" st_id="709">

<operation id="6095" st_id="708" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="709" st_id="710">

<operation id="6096" st_id="709" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="710" st_id="711">

<operation id="6097" st_id="710" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="711" st_id="712">

<operation id="6098" st_id="711" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="712" st_id="713">

<operation id="6099" st_id="712" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="713" st_id="714">

<operation id="6100" st_id="713" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="714" st_id="715">

<operation id="6101" st_id="714" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="715" st_id="716">

<operation id="6102" st_id="715" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="716" st_id="717">

<operation id="6103" st_id="716" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1279 %div1_20 = ddiv i64 %sub1_20, i64 100.186

]]></Node>
<StgValue><ssdm name="div1_20"/></StgValue>
</operation>
</state>

<state id="717" st_id="718">

<operation id="6104" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:466 %q_addr_23 = getelementptr i64 %q, i64 0, i64 %zext_ln47_21

]]></Node>
<StgValue><ssdm name="q_addr_23"/></StgValue>
</operation>

<operation id="6105" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1280 %bitcast_ln48_121 = bitcast i64 %div1_20

]]></Node>
<StgValue><ssdm name="bitcast_ln48_121"/></StgValue>
</operation>

<operation id="6106" st_id="717" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1281 %store_ln48 = store i64 %bitcast_ln48_121, i12 %q_addr_23

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6107" st_id="717" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1294 %mul4_21 = dmul i64 %div1_20, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_21"/></StgValue>
</operation>
</state>

<state id="718" st_id="719">

<operation id="6108" st_id="718" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1294 %mul4_21 = dmul i64 %div1_20, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_21"/></StgValue>
</operation>
</state>

<state id="719" st_id="720">

<operation id="6109" st_id="719" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1294 %mul4_21 = dmul i64 %div1_20, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_21"/></StgValue>
</operation>
</state>

<state id="720" st_id="721">

<operation id="6110" st_id="720" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1294 %mul4_21 = dmul i64 %div1_20, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_21"/></StgValue>
</operation>
</state>

<state id="721" st_id="722">

<operation id="6111" st_id="721" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1294 %mul4_21 = dmul i64 %div1_20, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_21"/></StgValue>
</operation>
</state>

<state id="722" st_id="723">

<operation id="6112" st_id="722" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1295 %sub1_21 = dsub i64 %sub_21, i64 %mul4_21

]]></Node>
<StgValue><ssdm name="sub1_21"/></StgValue>
</operation>
</state>

<state id="723" st_id="724">

<operation id="6113" st_id="723" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1295 %sub1_21 = dsub i64 %sub_21, i64 %mul4_21

]]></Node>
<StgValue><ssdm name="sub1_21"/></StgValue>
</operation>
</state>

<state id="724" st_id="725">

<operation id="6114" st_id="724" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1295 %sub1_21 = dsub i64 %sub_21, i64 %mul4_21

]]></Node>
<StgValue><ssdm name="sub1_21"/></StgValue>
</operation>
</state>

<state id="725" st_id="726">

<operation id="6115" st_id="725" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1295 %sub1_21 = dsub i64 %sub_21, i64 %mul4_21

]]></Node>
<StgValue><ssdm name="sub1_21"/></StgValue>
</operation>
</state>

<state id="726" st_id="727">

<operation id="6116" st_id="726" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1295 %sub1_21 = dsub i64 %sub_21, i64 %mul4_21

]]></Node>
<StgValue><ssdm name="sub1_21"/></StgValue>
</operation>
</state>

<state id="727" st_id="728">

<operation id="6117" st_id="727" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="728" st_id="729">

<operation id="6118" st_id="728" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="729" st_id="730">

<operation id="6119" st_id="729" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="730" st_id="731">

<operation id="6120" st_id="730" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="731" st_id="732">

<operation id="6121" st_id="731" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="732" st_id="733">

<operation id="6122" st_id="732" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="733" st_id="734">

<operation id="6123" st_id="733" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="734" st_id="735">

<operation id="6124" st_id="734" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="735" st_id="736">

<operation id="6125" st_id="735" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="736" st_id="737">

<operation id="6126" st_id="736" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="737" st_id="738">

<operation id="6127" st_id="737" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="738" st_id="739">

<operation id="6128" st_id="738" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="739" st_id="740">

<operation id="6129" st_id="739" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="740" st_id="741">

<operation id="6130" st_id="740" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="741" st_id="742">

<operation id="6131" st_id="741" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="742" st_id="743">

<operation id="6132" st_id="742" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="743" st_id="744">

<operation id="6133" st_id="743" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="744" st_id="745">

<operation id="6134" st_id="744" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="745" st_id="746">

<operation id="6135" st_id="745" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="746" st_id="747">

<operation id="6136" st_id="746" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="747" st_id="748">

<operation id="6137" st_id="747" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="748" st_id="749">

<operation id="6138" st_id="748" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1296 %div1_21 = ddiv i64 %sub1_21, i64 100.15

]]></Node>
<StgValue><ssdm name="div1_21"/></StgValue>
</operation>
</state>

<state id="749" st_id="750">

<operation id="6139" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:467 %q_addr_24 = getelementptr i64 %q, i64 0, i64 %zext_ln47_22

]]></Node>
<StgValue><ssdm name="q_addr_24"/></StgValue>
</operation>

<operation id="6140" st_id="749" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1297 %bitcast_ln48_124 = bitcast i64 %div1_21

]]></Node>
<StgValue><ssdm name="bitcast_ln48_124"/></StgValue>
</operation>

<operation id="6141" st_id="749" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1298 %store_ln48 = store i64 %bitcast_ln48_124, i12 %q_addr_24

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6142" st_id="749" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1311 %mul4_22 = dmul i64 %div1_21, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_22"/></StgValue>
</operation>
</state>

<state id="750" st_id="751">

<operation id="6143" st_id="750" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1311 %mul4_22 = dmul i64 %div1_21, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_22"/></StgValue>
</operation>
</state>

<state id="751" st_id="752">

<operation id="6144" st_id="751" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1311 %mul4_22 = dmul i64 %div1_21, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_22"/></StgValue>
</operation>
</state>

<state id="752" st_id="753">

<operation id="6145" st_id="752" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1311 %mul4_22 = dmul i64 %div1_21, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_22"/></StgValue>
</operation>
</state>

<state id="753" st_id="754">

<operation id="6146" st_id="753" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1311 %mul4_22 = dmul i64 %div1_21, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_22"/></StgValue>
</operation>
</state>

<state id="754" st_id="755">

<operation id="6147" st_id="754" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1312 %sub1_22 = dsub i64 %sub_22, i64 %mul4_22

]]></Node>
<StgValue><ssdm name="sub1_22"/></StgValue>
</operation>
</state>

<state id="755" st_id="756">

<operation id="6148" st_id="755" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1312 %sub1_22 = dsub i64 %sub_22, i64 %mul4_22

]]></Node>
<StgValue><ssdm name="sub1_22"/></StgValue>
</operation>
</state>

<state id="756" st_id="757">

<operation id="6149" st_id="756" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1312 %sub1_22 = dsub i64 %sub_22, i64 %mul4_22

]]></Node>
<StgValue><ssdm name="sub1_22"/></StgValue>
</operation>
</state>

<state id="757" st_id="758">

<operation id="6150" st_id="757" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1312 %sub1_22 = dsub i64 %sub_22, i64 %mul4_22

]]></Node>
<StgValue><ssdm name="sub1_22"/></StgValue>
</operation>
</state>

<state id="758" st_id="759">

<operation id="6151" st_id="758" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1312 %sub1_22 = dsub i64 %sub_22, i64 %mul4_22

]]></Node>
<StgValue><ssdm name="sub1_22"/></StgValue>
</operation>
</state>

<state id="759" st_id="760">

<operation id="6152" st_id="759" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="760" st_id="761">

<operation id="6153" st_id="760" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="761" st_id="762">

<operation id="6154" st_id="761" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="762" st_id="763">

<operation id="6155" st_id="762" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="763" st_id="764">

<operation id="6156" st_id="763" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="764" st_id="765">

<operation id="6157" st_id="764" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="765" st_id="766">

<operation id="6158" st_id="765" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="766" st_id="767">

<operation id="6159" st_id="766" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="767" st_id="768">

<operation id="6160" st_id="767" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="768" st_id="769">

<operation id="6161" st_id="768" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="769" st_id="770">

<operation id="6162" st_id="769" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="770" st_id="771">

<operation id="6163" st_id="770" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="771" st_id="772">

<operation id="6164" st_id="771" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="772" st_id="773">

<operation id="6165" st_id="772" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="773" st_id="774">

<operation id="6166" st_id="773" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="774" st_id="775">

<operation id="6167" st_id="774" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="775" st_id="776">

<operation id="6168" st_id="775" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="776" st_id="777">

<operation id="6169" st_id="776" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="777" st_id="778">

<operation id="6170" st_id="777" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="778" st_id="779">

<operation id="6171" st_id="778" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="779" st_id="780">

<operation id="6172" st_id="779" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="780" st_id="781">

<operation id="6173" st_id="780" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1313 %div1_22 = ddiv i64 %sub1_22, i64 100.122

]]></Node>
<StgValue><ssdm name="div1_22"/></StgValue>
</operation>
</state>

<state id="781" st_id="782">

<operation id="6174" st_id="781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:468 %q_addr_25 = getelementptr i64 %q, i64 0, i64 %zext_ln47_23

]]></Node>
<StgValue><ssdm name="q_addr_25"/></StgValue>
</operation>

<operation id="6175" st_id="781" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1314 %bitcast_ln48_127 = bitcast i64 %div1_22

]]></Node>
<StgValue><ssdm name="bitcast_ln48_127"/></StgValue>
</operation>

<operation id="6176" st_id="781" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1315 %store_ln48 = store i64 %bitcast_ln48_127, i12 %q_addr_25

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6177" st_id="781" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1328 %mul4_23 = dmul i64 %div1_22, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_23"/></StgValue>
</operation>
</state>

<state id="782" st_id="783">

<operation id="6178" st_id="782" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1328 %mul4_23 = dmul i64 %div1_22, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_23"/></StgValue>
</operation>
</state>

<state id="783" st_id="784">

<operation id="6179" st_id="783" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1328 %mul4_23 = dmul i64 %div1_22, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_23"/></StgValue>
</operation>
</state>

<state id="784" st_id="785">

<operation id="6180" st_id="784" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1328 %mul4_23 = dmul i64 %div1_22, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_23"/></StgValue>
</operation>
</state>

<state id="785" st_id="786">

<operation id="6181" st_id="785" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1328 %mul4_23 = dmul i64 %div1_22, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_23"/></StgValue>
</operation>
</state>

<state id="786" st_id="787">

<operation id="6182" st_id="786" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1329 %sub1_23 = dsub i64 %sub_23, i64 %mul4_23

]]></Node>
<StgValue><ssdm name="sub1_23"/></StgValue>
</operation>
</state>

<state id="787" st_id="788">

<operation id="6183" st_id="787" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1329 %sub1_23 = dsub i64 %sub_23, i64 %mul4_23

]]></Node>
<StgValue><ssdm name="sub1_23"/></StgValue>
</operation>
</state>

<state id="788" st_id="789">

<operation id="6184" st_id="788" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1329 %sub1_23 = dsub i64 %sub_23, i64 %mul4_23

]]></Node>
<StgValue><ssdm name="sub1_23"/></StgValue>
</operation>
</state>

<state id="789" st_id="790">

<operation id="6185" st_id="789" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1329 %sub1_23 = dsub i64 %sub_23, i64 %mul4_23

]]></Node>
<StgValue><ssdm name="sub1_23"/></StgValue>
</operation>
</state>

<state id="790" st_id="791">

<operation id="6186" st_id="790" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1329 %sub1_23 = dsub i64 %sub_23, i64 %mul4_23

]]></Node>
<StgValue><ssdm name="sub1_23"/></StgValue>
</operation>
</state>

<state id="791" st_id="792">

<operation id="6187" st_id="791" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="792" st_id="793">

<operation id="6188" st_id="792" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="793" st_id="794">

<operation id="6189" st_id="793" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="794" st_id="795">

<operation id="6190" st_id="794" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="795" st_id="796">

<operation id="6191" st_id="795" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="796" st_id="797">

<operation id="6192" st_id="796" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="797" st_id="798">

<operation id="6193" st_id="797" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="798" st_id="799">

<operation id="6194" st_id="798" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="799" st_id="800">

<operation id="6195" st_id="799" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="800" st_id="801">

<operation id="6196" st_id="800" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="801" st_id="802">

<operation id="6197" st_id="801" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="802" st_id="803">

<operation id="6198" st_id="802" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="803" st_id="804">

<operation id="6199" st_id="803" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="804" st_id="805">

<operation id="6200" st_id="804" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="805" st_id="806">

<operation id="6201" st_id="805" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="806" st_id="807">

<operation id="6202" st_id="806" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="807" st_id="808">

<operation id="6203" st_id="807" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="808" st_id="809">

<operation id="6204" st_id="808" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="809" st_id="810">

<operation id="6205" st_id="809" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="810" st_id="811">

<operation id="6206" st_id="810" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="811" st_id="812">

<operation id="6207" st_id="811" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="812" st_id="813">

<operation id="6208" st_id="812" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1330 %div1_23 = ddiv i64 %sub1_23, i64 100.098

]]></Node>
<StgValue><ssdm name="div1_23"/></StgValue>
</operation>
</state>

<state id="813" st_id="814">

<operation id="6209" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:469 %q_addr_26 = getelementptr i64 %q, i64 0, i64 %zext_ln47_24

]]></Node>
<StgValue><ssdm name="q_addr_26"/></StgValue>
</operation>

<operation id="6210" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1331 %bitcast_ln48_130 = bitcast i64 %div1_23

]]></Node>
<StgValue><ssdm name="bitcast_ln48_130"/></StgValue>
</operation>

<operation id="6211" st_id="813" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1332 %store_ln48 = store i64 %bitcast_ln48_130, i12 %q_addr_26

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6212" st_id="813" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1345 %mul4_24 = dmul i64 %div1_23, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_24"/></StgValue>
</operation>
</state>

<state id="814" st_id="815">

<operation id="6213" st_id="814" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1345 %mul4_24 = dmul i64 %div1_23, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_24"/></StgValue>
</operation>
</state>

<state id="815" st_id="816">

<operation id="6214" st_id="815" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1345 %mul4_24 = dmul i64 %div1_23, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_24"/></StgValue>
</operation>
</state>

<state id="816" st_id="817">

<operation id="6215" st_id="816" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1345 %mul4_24 = dmul i64 %div1_23, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_24"/></StgValue>
</operation>
</state>

<state id="817" st_id="818">

<operation id="6216" st_id="817" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1345 %mul4_24 = dmul i64 %div1_23, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_24"/></StgValue>
</operation>
</state>

<state id="818" st_id="819">

<operation id="6217" st_id="818" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1346 %sub1_24 = dsub i64 %sub_24, i64 %mul4_24

]]></Node>
<StgValue><ssdm name="sub1_24"/></StgValue>
</operation>
</state>

<state id="819" st_id="820">

<operation id="6218" st_id="819" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1346 %sub1_24 = dsub i64 %sub_24, i64 %mul4_24

]]></Node>
<StgValue><ssdm name="sub1_24"/></StgValue>
</operation>
</state>

<state id="820" st_id="821">

<operation id="6219" st_id="820" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1346 %sub1_24 = dsub i64 %sub_24, i64 %mul4_24

]]></Node>
<StgValue><ssdm name="sub1_24"/></StgValue>
</operation>
</state>

<state id="821" st_id="822">

<operation id="6220" st_id="821" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1346 %sub1_24 = dsub i64 %sub_24, i64 %mul4_24

]]></Node>
<StgValue><ssdm name="sub1_24"/></StgValue>
</operation>
</state>

<state id="822" st_id="823">

<operation id="6221" st_id="822" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1346 %sub1_24 = dsub i64 %sub_24, i64 %mul4_24

]]></Node>
<StgValue><ssdm name="sub1_24"/></StgValue>
</operation>
</state>

<state id="823" st_id="824">

<operation id="6222" st_id="823" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="824" st_id="825">

<operation id="6223" st_id="824" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="825" st_id="826">

<operation id="6224" st_id="825" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="826" st_id="827">

<operation id="6225" st_id="826" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="827" st_id="828">

<operation id="6226" st_id="827" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="828" st_id="829">

<operation id="6227" st_id="828" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="829" st_id="830">

<operation id="6228" st_id="829" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="830" st_id="831">

<operation id="6229" st_id="830" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="831" st_id="832">

<operation id="6230" st_id="831" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="832" st_id="833">

<operation id="6231" st_id="832" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="833" st_id="834">

<operation id="6232" st_id="833" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="834" st_id="835">

<operation id="6233" st_id="834" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="835" st_id="836">

<operation id="6234" st_id="835" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="836" st_id="837">

<operation id="6235" st_id="836" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="837" st_id="838">

<operation id="6236" st_id="837" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="838" st_id="839">

<operation id="6237" st_id="838" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="839" st_id="840">

<operation id="6238" st_id="839" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="840" st_id="841">

<operation id="6239" st_id="840" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="841" st_id="842">

<operation id="6240" st_id="841" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="842" st_id="843">

<operation id="6241" st_id="842" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="843" st_id="844">

<operation id="6242" st_id="843" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="844" st_id="845">

<operation id="6243" st_id="844" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1347 %div1_24 = ddiv i64 %sub1_24, i64 100.08

]]></Node>
<StgValue><ssdm name="div1_24"/></StgValue>
</operation>
</state>

<state id="845" st_id="846">

<operation id="6244" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:470 %q_addr_27 = getelementptr i64 %q, i64 0, i64 %zext_ln47_25

]]></Node>
<StgValue><ssdm name="q_addr_27"/></StgValue>
</operation>

<operation id="6245" st_id="845" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1348 %bitcast_ln48_133 = bitcast i64 %div1_24

]]></Node>
<StgValue><ssdm name="bitcast_ln48_133"/></StgValue>
</operation>

<operation id="6246" st_id="845" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1349 %store_ln48 = store i64 %bitcast_ln48_133, i12 %q_addr_27

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6247" st_id="845" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1362 %mul4_25 = dmul i64 %div1_24, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_25"/></StgValue>
</operation>
</state>

<state id="846" st_id="847">

<operation id="6248" st_id="846" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1362 %mul4_25 = dmul i64 %div1_24, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_25"/></StgValue>
</operation>
</state>

<state id="847" st_id="848">

<operation id="6249" st_id="847" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1362 %mul4_25 = dmul i64 %div1_24, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_25"/></StgValue>
</operation>
</state>

<state id="848" st_id="849">

<operation id="6250" st_id="848" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1362 %mul4_25 = dmul i64 %div1_24, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_25"/></StgValue>
</operation>
</state>

<state id="849" st_id="850">

<operation id="6251" st_id="849" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1362 %mul4_25 = dmul i64 %div1_24, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_25"/></StgValue>
</operation>
</state>

<state id="850" st_id="851">

<operation id="6252" st_id="850" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1363 %sub1_25 = dsub i64 %sub_25, i64 %mul4_25

]]></Node>
<StgValue><ssdm name="sub1_25"/></StgValue>
</operation>
</state>

<state id="851" st_id="852">

<operation id="6253" st_id="851" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1363 %sub1_25 = dsub i64 %sub_25, i64 %mul4_25

]]></Node>
<StgValue><ssdm name="sub1_25"/></StgValue>
</operation>
</state>

<state id="852" st_id="853">

<operation id="6254" st_id="852" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1363 %sub1_25 = dsub i64 %sub_25, i64 %mul4_25

]]></Node>
<StgValue><ssdm name="sub1_25"/></StgValue>
</operation>
</state>

<state id="853" st_id="854">

<operation id="6255" st_id="853" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1363 %sub1_25 = dsub i64 %sub_25, i64 %mul4_25

]]></Node>
<StgValue><ssdm name="sub1_25"/></StgValue>
</operation>
</state>

<state id="854" st_id="855">

<operation id="6256" st_id="854" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1363 %sub1_25 = dsub i64 %sub_25, i64 %mul4_25

]]></Node>
<StgValue><ssdm name="sub1_25"/></StgValue>
</operation>
</state>

<state id="855" st_id="856">

<operation id="6257" st_id="855" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="856" st_id="857">

<operation id="6258" st_id="856" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="857" st_id="858">

<operation id="6259" st_id="857" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="858" st_id="859">

<operation id="6260" st_id="858" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="859" st_id="860">

<operation id="6261" st_id="859" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="860" st_id="861">

<operation id="6262" st_id="860" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="861" st_id="862">

<operation id="6263" st_id="861" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="862" st_id="863">

<operation id="6264" st_id="862" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="863" st_id="864">

<operation id="6265" st_id="863" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="864" st_id="865">

<operation id="6266" st_id="864" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="865" st_id="866">

<operation id="6267" st_id="865" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="866" st_id="867">

<operation id="6268" st_id="866" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="867" st_id="868">

<operation id="6269" st_id="867" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="868" st_id="869">

<operation id="6270" st_id="868" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="869" st_id="870">

<operation id="6271" st_id="869" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="870" st_id="871">

<operation id="6272" st_id="870" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="871" st_id="872">

<operation id="6273" st_id="871" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="872" st_id="873">

<operation id="6274" st_id="872" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="873" st_id="874">

<operation id="6275" st_id="873" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="874" st_id="875">

<operation id="6276" st_id="874" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="875" st_id="876">

<operation id="6277" st_id="875" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="876" st_id="877">

<operation id="6278" st_id="876" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1364 %div1_25 = ddiv i64 %sub1_25, i64 100.064

]]></Node>
<StgValue><ssdm name="div1_25"/></StgValue>
</operation>
</state>

<state id="877" st_id="878">

<operation id="6279" st_id="877" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:471 %q_addr_28 = getelementptr i64 %q, i64 0, i64 %zext_ln47_26

]]></Node>
<StgValue><ssdm name="q_addr_28"/></StgValue>
</operation>

<operation id="6280" st_id="877" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1365 %bitcast_ln48_137 = bitcast i64 %div1_25

]]></Node>
<StgValue><ssdm name="bitcast_ln48_137"/></StgValue>
</operation>

<operation id="6281" st_id="877" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1366 %store_ln48 = store i64 %bitcast_ln48_137, i12 %q_addr_28

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6282" st_id="877" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1379 %mul4_26 = dmul i64 %div1_25, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_26"/></StgValue>
</operation>
</state>

<state id="878" st_id="879">

<operation id="6283" st_id="878" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1379 %mul4_26 = dmul i64 %div1_25, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_26"/></StgValue>
</operation>
</state>

<state id="879" st_id="880">

<operation id="6284" st_id="879" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1379 %mul4_26 = dmul i64 %div1_25, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_26"/></StgValue>
</operation>
</state>

<state id="880" st_id="881">

<operation id="6285" st_id="880" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1379 %mul4_26 = dmul i64 %div1_25, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_26"/></StgValue>
</operation>
</state>

<state id="881" st_id="882">

<operation id="6286" st_id="881" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1379 %mul4_26 = dmul i64 %div1_25, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_26"/></StgValue>
</operation>
</state>

<state id="882" st_id="883">

<operation id="6287" st_id="882" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1380 %sub1_26 = dsub i64 %sub_26, i64 %mul4_26

]]></Node>
<StgValue><ssdm name="sub1_26"/></StgValue>
</operation>
</state>

<state id="883" st_id="884">

<operation id="6288" st_id="883" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1380 %sub1_26 = dsub i64 %sub_26, i64 %mul4_26

]]></Node>
<StgValue><ssdm name="sub1_26"/></StgValue>
</operation>
</state>

<state id="884" st_id="885">

<operation id="6289" st_id="884" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1380 %sub1_26 = dsub i64 %sub_26, i64 %mul4_26

]]></Node>
<StgValue><ssdm name="sub1_26"/></StgValue>
</operation>
</state>

<state id="885" st_id="886">

<operation id="6290" st_id="885" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1380 %sub1_26 = dsub i64 %sub_26, i64 %mul4_26

]]></Node>
<StgValue><ssdm name="sub1_26"/></StgValue>
</operation>
</state>

<state id="886" st_id="887">

<operation id="6291" st_id="886" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1380 %sub1_26 = dsub i64 %sub_26, i64 %mul4_26

]]></Node>
<StgValue><ssdm name="sub1_26"/></StgValue>
</operation>
</state>

<state id="887" st_id="888">

<operation id="6292" st_id="887" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="888" st_id="889">

<operation id="6293" st_id="888" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="889" st_id="890">

<operation id="6294" st_id="889" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="890" st_id="891">

<operation id="6295" st_id="890" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="891" st_id="892">

<operation id="6296" st_id="891" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="892" st_id="893">

<operation id="6297" st_id="892" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="893" st_id="894">

<operation id="6298" st_id="893" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="894" st_id="895">

<operation id="6299" st_id="894" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="895" st_id="896">

<operation id="6300" st_id="895" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="896" st_id="897">

<operation id="6301" st_id="896" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="897" st_id="898">

<operation id="6302" st_id="897" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="898" st_id="899">

<operation id="6303" st_id="898" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="899" st_id="900">

<operation id="6304" st_id="899" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="900" st_id="901">

<operation id="6305" st_id="900" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="901" st_id="902">

<operation id="6306" st_id="901" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="902" st_id="903">

<operation id="6307" st_id="902" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="903" st_id="904">

<operation id="6308" st_id="903" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="904" st_id="905">

<operation id="6309" st_id="904" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="905" st_id="906">

<operation id="6310" st_id="905" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="906" st_id="907">

<operation id="6311" st_id="906" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="907" st_id="908">

<operation id="6312" st_id="907" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="908" st_id="909">

<operation id="6313" st_id="908" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1381 %div1_26 = ddiv i64 %sub1_26, i64 100.052

]]></Node>
<StgValue><ssdm name="div1_26"/></StgValue>
</operation>
</state>

<state id="909" st_id="910">

<operation id="6314" st_id="909" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:472 %q_addr_29 = getelementptr i64 %q, i64 0, i64 %zext_ln47_27

]]></Node>
<StgValue><ssdm name="q_addr_29"/></StgValue>
</operation>

<operation id="6315" st_id="909" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1382 %bitcast_ln48_140 = bitcast i64 %div1_26

]]></Node>
<StgValue><ssdm name="bitcast_ln48_140"/></StgValue>
</operation>

<operation id="6316" st_id="909" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1383 %store_ln48 = store i64 %bitcast_ln48_140, i12 %q_addr_29

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6317" st_id="909" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1396 %mul4_27 = dmul i64 %div1_26, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_27"/></StgValue>
</operation>
</state>

<state id="910" st_id="911">

<operation id="6318" st_id="910" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1396 %mul4_27 = dmul i64 %div1_26, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_27"/></StgValue>
</operation>
</state>

<state id="911" st_id="912">

<operation id="6319" st_id="911" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1396 %mul4_27 = dmul i64 %div1_26, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_27"/></StgValue>
</operation>
</state>

<state id="912" st_id="913">

<operation id="6320" st_id="912" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1396 %mul4_27 = dmul i64 %div1_26, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_27"/></StgValue>
</operation>
</state>

<state id="913" st_id="914">

<operation id="6321" st_id="913" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1396 %mul4_27 = dmul i64 %div1_26, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_27"/></StgValue>
</operation>
</state>

<state id="914" st_id="915">

<operation id="6322" st_id="914" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1397 %sub1_27 = dsub i64 %sub_27, i64 %mul4_27

]]></Node>
<StgValue><ssdm name="sub1_27"/></StgValue>
</operation>
</state>

<state id="915" st_id="916">

<operation id="6323" st_id="915" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1397 %sub1_27 = dsub i64 %sub_27, i64 %mul4_27

]]></Node>
<StgValue><ssdm name="sub1_27"/></StgValue>
</operation>
</state>

<state id="916" st_id="917">

<operation id="6324" st_id="916" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1397 %sub1_27 = dsub i64 %sub_27, i64 %mul4_27

]]></Node>
<StgValue><ssdm name="sub1_27"/></StgValue>
</operation>
</state>

<state id="917" st_id="918">

<operation id="6325" st_id="917" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1397 %sub1_27 = dsub i64 %sub_27, i64 %mul4_27

]]></Node>
<StgValue><ssdm name="sub1_27"/></StgValue>
</operation>
</state>

<state id="918" st_id="919">

<operation id="6326" st_id="918" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1397 %sub1_27 = dsub i64 %sub_27, i64 %mul4_27

]]></Node>
<StgValue><ssdm name="sub1_27"/></StgValue>
</operation>
</state>

<state id="919" st_id="920">

<operation id="6327" st_id="919" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="920" st_id="921">

<operation id="6328" st_id="920" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="921" st_id="922">

<operation id="6329" st_id="921" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="922" st_id="923">

<operation id="6330" st_id="922" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="923" st_id="924">

<operation id="6331" st_id="923" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="924" st_id="925">

<operation id="6332" st_id="924" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="925" st_id="926">

<operation id="6333" st_id="925" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="926" st_id="927">

<operation id="6334" st_id="926" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="927" st_id="928">

<operation id="6335" st_id="927" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="928" st_id="929">

<operation id="6336" st_id="928" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="929" st_id="930">

<operation id="6337" st_id="929" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="930" st_id="931">

<operation id="6338" st_id="930" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="931" st_id="932">

<operation id="6339" st_id="931" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="932" st_id="933">

<operation id="6340" st_id="932" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="933" st_id="934">

<operation id="6341" st_id="933" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="934" st_id="935">

<operation id="6342" st_id="934" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="935" st_id="936">

<operation id="6343" st_id="935" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="936" st_id="937">

<operation id="6344" st_id="936" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="937" st_id="938">

<operation id="6345" st_id="937" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="938" st_id="939">

<operation id="6346" st_id="938" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="939" st_id="940">

<operation id="6347" st_id="939" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="940" st_id="941">

<operation id="6348" st_id="940" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1398 %div1_27 = ddiv i64 %sub1_27, i64 100.042

]]></Node>
<StgValue><ssdm name="div1_27"/></StgValue>
</operation>
</state>

<state id="941" st_id="942">

<operation id="6349" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:473 %q_addr_30 = getelementptr i64 %q, i64 0, i64 %zext_ln47_28

]]></Node>
<StgValue><ssdm name="q_addr_30"/></StgValue>
</operation>

<operation id="6350" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1399 %bitcast_ln48_143 = bitcast i64 %div1_27

]]></Node>
<StgValue><ssdm name="bitcast_ln48_143"/></StgValue>
</operation>

<operation id="6351" st_id="941" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1400 %store_ln48 = store i64 %bitcast_ln48_143, i12 %q_addr_30

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6352" st_id="941" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1413 %mul4_28 = dmul i64 %div1_27, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_28"/></StgValue>
</operation>
</state>

<state id="942" st_id="943">

<operation id="6353" st_id="942" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1413 %mul4_28 = dmul i64 %div1_27, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_28"/></StgValue>
</operation>
</state>

<state id="943" st_id="944">

<operation id="6354" st_id="943" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1413 %mul4_28 = dmul i64 %div1_27, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_28"/></StgValue>
</operation>
</state>

<state id="944" st_id="945">

<operation id="6355" st_id="944" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1413 %mul4_28 = dmul i64 %div1_27, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_28"/></StgValue>
</operation>
</state>

<state id="945" st_id="946">

<operation id="6356" st_id="945" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1413 %mul4_28 = dmul i64 %div1_27, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_28"/></StgValue>
</operation>
</state>

<state id="946" st_id="947">

<operation id="6357" st_id="946" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1414 %sub1_28 = dsub i64 %sub_28, i64 %mul4_28

]]></Node>
<StgValue><ssdm name="sub1_28"/></StgValue>
</operation>
</state>

<state id="947" st_id="948">

<operation id="6358" st_id="947" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1414 %sub1_28 = dsub i64 %sub_28, i64 %mul4_28

]]></Node>
<StgValue><ssdm name="sub1_28"/></StgValue>
</operation>
</state>

<state id="948" st_id="949">

<operation id="6359" st_id="948" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1414 %sub1_28 = dsub i64 %sub_28, i64 %mul4_28

]]></Node>
<StgValue><ssdm name="sub1_28"/></StgValue>
</operation>
</state>

<state id="949" st_id="950">

<operation id="6360" st_id="949" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1414 %sub1_28 = dsub i64 %sub_28, i64 %mul4_28

]]></Node>
<StgValue><ssdm name="sub1_28"/></StgValue>
</operation>
</state>

<state id="950" st_id="951">

<operation id="6361" st_id="950" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1414 %sub1_28 = dsub i64 %sub_28, i64 %mul4_28

]]></Node>
<StgValue><ssdm name="sub1_28"/></StgValue>
</operation>
</state>

<state id="951" st_id="952">

<operation id="6362" st_id="951" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="952" st_id="953">

<operation id="6363" st_id="952" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="953" st_id="954">

<operation id="6364" st_id="953" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="954" st_id="955">

<operation id="6365" st_id="954" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="955" st_id="956">

<operation id="6366" st_id="955" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="956" st_id="957">

<operation id="6367" st_id="956" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="957" st_id="958">

<operation id="6368" st_id="957" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="958" st_id="959">

<operation id="6369" st_id="958" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="959" st_id="960">

<operation id="6370" st_id="959" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="960" st_id="961">

<operation id="6371" st_id="960" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="961" st_id="962">

<operation id="6372" st_id="961" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="962" st_id="963">

<operation id="6373" st_id="962" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="963" st_id="964">

<operation id="6374" st_id="963" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="964" st_id="965">

<operation id="6375" st_id="964" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="965" st_id="966">

<operation id="6376" st_id="965" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="966" st_id="967">

<operation id="6377" st_id="966" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="967" st_id="968">

<operation id="6378" st_id="967" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="968" st_id="969">

<operation id="6379" st_id="968" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="969" st_id="970">

<operation id="6380" st_id="969" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="970" st_id="971">

<operation id="6381" st_id="970" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="971" st_id="972">

<operation id="6382" st_id="971" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="972" st_id="973">

<operation id="6383" st_id="972" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1415 %div1_28 = ddiv i64 %sub1_28, i64 100.034

]]></Node>
<StgValue><ssdm name="div1_28"/></StgValue>
</operation>
</state>

<state id="973" st_id="974">

<operation id="6384" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:474 %q_addr_31 = getelementptr i64 %q, i64 0, i64 %zext_ln47_29

]]></Node>
<StgValue><ssdm name="q_addr_31"/></StgValue>
</operation>

<operation id="6385" st_id="973" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1416 %bitcast_ln48_146 = bitcast i64 %div1_28

]]></Node>
<StgValue><ssdm name="bitcast_ln48_146"/></StgValue>
</operation>

<operation id="6386" st_id="973" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1417 %store_ln48 = store i64 %bitcast_ln48_146, i12 %q_addr_31

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6387" st_id="973" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1430 %mul4_29 = dmul i64 %div1_28, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_29"/></StgValue>
</operation>
</state>

<state id="974" st_id="975">

<operation id="6388" st_id="974" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1430 %mul4_29 = dmul i64 %div1_28, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_29"/></StgValue>
</operation>
</state>

<state id="975" st_id="976">

<operation id="6389" st_id="975" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1430 %mul4_29 = dmul i64 %div1_28, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_29"/></StgValue>
</operation>
</state>

<state id="976" st_id="977">

<operation id="6390" st_id="976" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1430 %mul4_29 = dmul i64 %div1_28, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_29"/></StgValue>
</operation>
</state>

<state id="977" st_id="978">

<operation id="6391" st_id="977" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1430 %mul4_29 = dmul i64 %div1_28, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_29"/></StgValue>
</operation>
</state>

<state id="978" st_id="979">

<operation id="6392" st_id="978" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1431 %sub1_29 = dsub i64 %sub_29, i64 %mul4_29

]]></Node>
<StgValue><ssdm name="sub1_29"/></StgValue>
</operation>
</state>

<state id="979" st_id="980">

<operation id="6393" st_id="979" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1431 %sub1_29 = dsub i64 %sub_29, i64 %mul4_29

]]></Node>
<StgValue><ssdm name="sub1_29"/></StgValue>
</operation>
</state>

<state id="980" st_id="981">

<operation id="6394" st_id="980" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1431 %sub1_29 = dsub i64 %sub_29, i64 %mul4_29

]]></Node>
<StgValue><ssdm name="sub1_29"/></StgValue>
</operation>
</state>

<state id="981" st_id="982">

<operation id="6395" st_id="981" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1431 %sub1_29 = dsub i64 %sub_29, i64 %mul4_29

]]></Node>
<StgValue><ssdm name="sub1_29"/></StgValue>
</operation>
</state>

<state id="982" st_id="983">

<operation id="6396" st_id="982" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1431 %sub1_29 = dsub i64 %sub_29, i64 %mul4_29

]]></Node>
<StgValue><ssdm name="sub1_29"/></StgValue>
</operation>
</state>

<state id="983" st_id="984">

<operation id="6397" st_id="983" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="984" st_id="985">

<operation id="6398" st_id="984" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="985" st_id="986">

<operation id="6399" st_id="985" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="986" st_id="987">

<operation id="6400" st_id="986" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="987" st_id="988">

<operation id="6401" st_id="987" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="988" st_id="989">

<operation id="6402" st_id="988" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="989" st_id="990">

<operation id="6403" st_id="989" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="990" st_id="991">

<operation id="6404" st_id="990" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="991" st_id="992">

<operation id="6405" st_id="991" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="992" st_id="993">

<operation id="6406" st_id="992" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="993" st_id="994">

<operation id="6407" st_id="993" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="994" st_id="995">

<operation id="6408" st_id="994" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="995" st_id="996">

<operation id="6409" st_id="995" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="996" st_id="997">

<operation id="6410" st_id="996" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="997" st_id="998">

<operation id="6411" st_id="997" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="998" st_id="999">

<operation id="6412" st_id="998" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="999" st_id="1000">

<operation id="6413" st_id="999" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1001">

<operation id="6414" st_id="1000" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1002">

<operation id="6415" st_id="1001" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1003">

<operation id="6416" st_id="1002" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1004">

<operation id="6417" st_id="1003" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1005">

<operation id="6418" st_id="1004" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1432 %div1_29 = ddiv i64 %sub1_29, i64 100.028

]]></Node>
<StgValue><ssdm name="div1_29"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1006">

<operation id="6419" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:475 %q_addr_32 = getelementptr i64 %q, i64 0, i64 %zext_ln47_30

]]></Node>
<StgValue><ssdm name="q_addr_32"/></StgValue>
</operation>

<operation id="6420" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1433 %bitcast_ln48_149 = bitcast i64 %div1_29

]]></Node>
<StgValue><ssdm name="bitcast_ln48_149"/></StgValue>
</operation>

<operation id="6421" st_id="1005" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1434 %store_ln48 = store i64 %bitcast_ln48_149, i12 %q_addr_32

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6422" st_id="1005" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1447 %mul4_30 = dmul i64 %div1_29, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_30"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1007">

<operation id="6423" st_id="1006" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1447 %mul4_30 = dmul i64 %div1_29, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_30"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1008">

<operation id="6424" st_id="1007" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1447 %mul4_30 = dmul i64 %div1_29, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_30"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1009">

<operation id="6425" st_id="1008" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1447 %mul4_30 = dmul i64 %div1_29, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_30"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1010">

<operation id="6426" st_id="1009" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1447 %mul4_30 = dmul i64 %div1_29, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_30"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1011">

<operation id="6427" st_id="1010" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1448 %sub1_30 = dsub i64 %sub_30, i64 %mul4_30

]]></Node>
<StgValue><ssdm name="sub1_30"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1012">

<operation id="6428" st_id="1011" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1448 %sub1_30 = dsub i64 %sub_30, i64 %mul4_30

]]></Node>
<StgValue><ssdm name="sub1_30"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1013">

<operation id="6429" st_id="1012" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1448 %sub1_30 = dsub i64 %sub_30, i64 %mul4_30

]]></Node>
<StgValue><ssdm name="sub1_30"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1014">

<operation id="6430" st_id="1013" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1448 %sub1_30 = dsub i64 %sub_30, i64 %mul4_30

]]></Node>
<StgValue><ssdm name="sub1_30"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1015">

<operation id="6431" st_id="1014" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1448 %sub1_30 = dsub i64 %sub_30, i64 %mul4_30

]]></Node>
<StgValue><ssdm name="sub1_30"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1016">

<operation id="6432" st_id="1015" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1017">

<operation id="6433" st_id="1016" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1018">

<operation id="6434" st_id="1017" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1019">

<operation id="6435" st_id="1018" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1020">

<operation id="6436" st_id="1019" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1021">

<operation id="6437" st_id="1020" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1022">

<operation id="6438" st_id="1021" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1023">

<operation id="6439" st_id="1022" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1024">

<operation id="6440" st_id="1023" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1025">

<operation id="6441" st_id="1024" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1026">

<operation id="6442" st_id="1025" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1027">

<operation id="6443" st_id="1026" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1028">

<operation id="6444" st_id="1027" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1029">

<operation id="6445" st_id="1028" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1030">

<operation id="6446" st_id="1029" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1031">

<operation id="6447" st_id="1030" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1032">

<operation id="6448" st_id="1031" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1033">

<operation id="6449" st_id="1032" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1034">

<operation id="6450" st_id="1033" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1035">

<operation id="6451" st_id="1034" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1036">

<operation id="6452" st_id="1035" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1037">

<operation id="6453" st_id="1036" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1449 %div1_30 = ddiv i64 %sub1_30, i64 100.022

]]></Node>
<StgValue><ssdm name="div1_30"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1038">

<operation id="6454" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:476 %q_addr_33 = getelementptr i64 %q, i64 0, i64 %zext_ln47_31

]]></Node>
<StgValue><ssdm name="q_addr_33"/></StgValue>
</operation>

<operation id="6455" st_id="1037" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1450 %bitcast_ln48_152 = bitcast i64 %div1_30

]]></Node>
<StgValue><ssdm name="bitcast_ln48_152"/></StgValue>
</operation>

<operation id="6456" st_id="1037" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1451 %store_ln48 = store i64 %bitcast_ln48_152, i12 %q_addr_33

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6457" st_id="1037" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1464 %mul4_31 = dmul i64 %div1_30, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_31"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1039">

<operation id="6458" st_id="1038" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1464 %mul4_31 = dmul i64 %div1_30, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_31"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1040">

<operation id="6459" st_id="1039" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1464 %mul4_31 = dmul i64 %div1_30, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_31"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1041">

<operation id="6460" st_id="1040" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1464 %mul4_31 = dmul i64 %div1_30, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_31"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1042">

<operation id="6461" st_id="1041" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1464 %mul4_31 = dmul i64 %div1_30, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_31"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1043">

<operation id="6462" st_id="1042" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1465 %sub1_31 = dsub i64 %sub_31, i64 %mul4_31

]]></Node>
<StgValue><ssdm name="sub1_31"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1044">

<operation id="6463" st_id="1043" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1465 %sub1_31 = dsub i64 %sub_31, i64 %mul4_31

]]></Node>
<StgValue><ssdm name="sub1_31"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1045">

<operation id="6464" st_id="1044" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1465 %sub1_31 = dsub i64 %sub_31, i64 %mul4_31

]]></Node>
<StgValue><ssdm name="sub1_31"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1046">

<operation id="6465" st_id="1045" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1465 %sub1_31 = dsub i64 %sub_31, i64 %mul4_31

]]></Node>
<StgValue><ssdm name="sub1_31"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1047">

<operation id="6466" st_id="1046" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1465 %sub1_31 = dsub i64 %sub_31, i64 %mul4_31

]]></Node>
<StgValue><ssdm name="sub1_31"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1048">

<operation id="6467" st_id="1047" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1049">

<operation id="6468" st_id="1048" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1050">

<operation id="6469" st_id="1049" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1051">

<operation id="6470" st_id="1050" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1052">

<operation id="6471" st_id="1051" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1053">

<operation id="6472" st_id="1052" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1054">

<operation id="6473" st_id="1053" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1055">

<operation id="6474" st_id="1054" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1056">

<operation id="6475" st_id="1055" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1057">

<operation id="6476" st_id="1056" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1058">

<operation id="6477" st_id="1057" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1059">

<operation id="6478" st_id="1058" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1060">

<operation id="6479" st_id="1059" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1061">

<operation id="6480" st_id="1060" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1062">

<operation id="6481" st_id="1061" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1063">

<operation id="6482" st_id="1062" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1064">

<operation id="6483" st_id="1063" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1065">

<operation id="6484" st_id="1064" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1066">

<operation id="6485" st_id="1065" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1067">

<operation id="6486" st_id="1066" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1068">

<operation id="6487" st_id="1067" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1069">

<operation id="6488" st_id="1068" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1466 %div1_31 = ddiv i64 %sub1_31, i64 100.018

]]></Node>
<StgValue><ssdm name="div1_31"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1070">

<operation id="6489" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:477 %q_addr_34 = getelementptr i64 %q, i64 0, i64 %zext_ln47_32

]]></Node>
<StgValue><ssdm name="q_addr_34"/></StgValue>
</operation>

<operation id="6490" st_id="1069" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1467 %bitcast_ln48_155 = bitcast i64 %div1_31

]]></Node>
<StgValue><ssdm name="bitcast_ln48_155"/></StgValue>
</operation>

<operation id="6491" st_id="1069" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1468 %store_ln48 = store i64 %bitcast_ln48_155, i12 %q_addr_34

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6492" st_id="1069" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1481 %mul4_32 = dmul i64 %div1_31, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_32"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1071">

<operation id="6493" st_id="1070" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1481 %mul4_32 = dmul i64 %div1_31, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_32"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1072">

<operation id="6494" st_id="1071" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1481 %mul4_32 = dmul i64 %div1_31, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_32"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1073">

<operation id="6495" st_id="1072" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1481 %mul4_32 = dmul i64 %div1_31, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_32"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1074">

<operation id="6496" st_id="1073" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1481 %mul4_32 = dmul i64 %div1_31, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_32"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1075">

<operation id="6497" st_id="1074" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1482 %sub1_32 = dsub i64 %sub_32, i64 %mul4_32

]]></Node>
<StgValue><ssdm name="sub1_32"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1076">

<operation id="6498" st_id="1075" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1482 %sub1_32 = dsub i64 %sub_32, i64 %mul4_32

]]></Node>
<StgValue><ssdm name="sub1_32"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1077">

<operation id="6499" st_id="1076" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1482 %sub1_32 = dsub i64 %sub_32, i64 %mul4_32

]]></Node>
<StgValue><ssdm name="sub1_32"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1078">

<operation id="6500" st_id="1077" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1482 %sub1_32 = dsub i64 %sub_32, i64 %mul4_32

]]></Node>
<StgValue><ssdm name="sub1_32"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1079">

<operation id="6501" st_id="1078" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1482 %sub1_32 = dsub i64 %sub_32, i64 %mul4_32

]]></Node>
<StgValue><ssdm name="sub1_32"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1080">

<operation id="6502" st_id="1079" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1081">

<operation id="6503" st_id="1080" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1082">

<operation id="6504" st_id="1081" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1083">

<operation id="6505" st_id="1082" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1084">

<operation id="6506" st_id="1083" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1085">

<operation id="6507" st_id="1084" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1086">

<operation id="6508" st_id="1085" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1087">

<operation id="6509" st_id="1086" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1088">

<operation id="6510" st_id="1087" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1089">

<operation id="6511" st_id="1088" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1090">

<operation id="6512" st_id="1089" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1091">

<operation id="6513" st_id="1090" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1092">

<operation id="6514" st_id="1091" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1093">

<operation id="6515" st_id="1092" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1094">

<operation id="6516" st_id="1093" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1095">

<operation id="6517" st_id="1094" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1096">

<operation id="6518" st_id="1095" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1097">

<operation id="6519" st_id="1096" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1098">

<operation id="6520" st_id="1097" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1099">

<operation id="6521" st_id="1098" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1100">

<operation id="6522" st_id="1099" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1101">

<operation id="6523" st_id="1100" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1483 %div1_32 = ddiv i64 %sub1_32, i64 100.015

]]></Node>
<StgValue><ssdm name="div1_32"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1102">

<operation id="6524" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:478 %q_addr_35 = getelementptr i64 %q, i64 0, i64 %zext_ln47_33

]]></Node>
<StgValue><ssdm name="q_addr_35"/></StgValue>
</operation>

<operation id="6525" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1484 %bitcast_ln48_158 = bitcast i64 %div1_32

]]></Node>
<StgValue><ssdm name="bitcast_ln48_158"/></StgValue>
</operation>

<operation id="6526" st_id="1101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1485 %store_ln48 = store i64 %bitcast_ln48_158, i12 %q_addr_35

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6527" st_id="1101" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1498 %mul4_33 = dmul i64 %div1_32, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_33"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1103">

<operation id="6528" st_id="1102" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1498 %mul4_33 = dmul i64 %div1_32, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_33"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1104">

<operation id="6529" st_id="1103" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1498 %mul4_33 = dmul i64 %div1_32, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_33"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1105">

<operation id="6530" st_id="1104" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1498 %mul4_33 = dmul i64 %div1_32, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_33"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1106">

<operation id="6531" st_id="1105" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1498 %mul4_33 = dmul i64 %div1_32, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_33"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1107">

<operation id="6532" st_id="1106" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1499 %sub1_33 = dsub i64 %sub_33, i64 %mul4_33

]]></Node>
<StgValue><ssdm name="sub1_33"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1108">

<operation id="6533" st_id="1107" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1499 %sub1_33 = dsub i64 %sub_33, i64 %mul4_33

]]></Node>
<StgValue><ssdm name="sub1_33"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1109">

<operation id="6534" st_id="1108" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1499 %sub1_33 = dsub i64 %sub_33, i64 %mul4_33

]]></Node>
<StgValue><ssdm name="sub1_33"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1110">

<operation id="6535" st_id="1109" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1499 %sub1_33 = dsub i64 %sub_33, i64 %mul4_33

]]></Node>
<StgValue><ssdm name="sub1_33"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1111">

<operation id="6536" st_id="1110" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1499 %sub1_33 = dsub i64 %sub_33, i64 %mul4_33

]]></Node>
<StgValue><ssdm name="sub1_33"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1112">

<operation id="6537" st_id="1111" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1113">

<operation id="6538" st_id="1112" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1114">

<operation id="6539" st_id="1113" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1115">

<operation id="6540" st_id="1114" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1116">

<operation id="6541" st_id="1115" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1117">

<operation id="6542" st_id="1116" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1118">

<operation id="6543" st_id="1117" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1119">

<operation id="6544" st_id="1118" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1120">

<operation id="6545" st_id="1119" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1121">

<operation id="6546" st_id="1120" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1122">

<operation id="6547" st_id="1121" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1123">

<operation id="6548" st_id="1122" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1124">

<operation id="6549" st_id="1123" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1125">

<operation id="6550" st_id="1124" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1126">

<operation id="6551" st_id="1125" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1127">

<operation id="6552" st_id="1126" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1128">

<operation id="6553" st_id="1127" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1129">

<operation id="6554" st_id="1128" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1130">

<operation id="6555" st_id="1129" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1131">

<operation id="6556" st_id="1130" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1132">

<operation id="6557" st_id="1131" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1133">

<operation id="6558" st_id="1132" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1500 %div1_33 = ddiv i64 %sub1_33, i64 100.012

]]></Node>
<StgValue><ssdm name="div1_33"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1134">

<operation id="6559" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:479 %q_addr_36 = getelementptr i64 %q, i64 0, i64 %zext_ln47_34

]]></Node>
<StgValue><ssdm name="q_addr_36"/></StgValue>
</operation>

<operation id="6560" st_id="1133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1501 %bitcast_ln48_161 = bitcast i64 %div1_33

]]></Node>
<StgValue><ssdm name="bitcast_ln48_161"/></StgValue>
</operation>

<operation id="6561" st_id="1133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1502 %store_ln48 = store i64 %bitcast_ln48_161, i12 %q_addr_36

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6562" st_id="1133" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1515 %mul4_34 = dmul i64 %div1_33, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_34"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1135">

<operation id="6563" st_id="1134" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1515 %mul4_34 = dmul i64 %div1_33, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_34"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1136">

<operation id="6564" st_id="1135" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1515 %mul4_34 = dmul i64 %div1_33, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_34"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1137">

<operation id="6565" st_id="1136" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1515 %mul4_34 = dmul i64 %div1_33, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_34"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1138">

<operation id="6566" st_id="1137" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1515 %mul4_34 = dmul i64 %div1_33, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_34"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1139">

<operation id="6567" st_id="1138" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1516 %sub1_34 = dsub i64 %sub_34, i64 %mul4_34

]]></Node>
<StgValue><ssdm name="sub1_34"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1140">

<operation id="6568" st_id="1139" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1516 %sub1_34 = dsub i64 %sub_34, i64 %mul4_34

]]></Node>
<StgValue><ssdm name="sub1_34"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1141">

<operation id="6569" st_id="1140" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1516 %sub1_34 = dsub i64 %sub_34, i64 %mul4_34

]]></Node>
<StgValue><ssdm name="sub1_34"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1142">

<operation id="6570" st_id="1141" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1516 %sub1_34 = dsub i64 %sub_34, i64 %mul4_34

]]></Node>
<StgValue><ssdm name="sub1_34"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1143">

<operation id="6571" st_id="1142" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1516 %sub1_34 = dsub i64 %sub_34, i64 %mul4_34

]]></Node>
<StgValue><ssdm name="sub1_34"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1144">

<operation id="6572" st_id="1143" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1145">

<operation id="6573" st_id="1144" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1146">

<operation id="6574" st_id="1145" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1147">

<operation id="6575" st_id="1146" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1148">

<operation id="6576" st_id="1147" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1149">

<operation id="6577" st_id="1148" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1150">

<operation id="6578" st_id="1149" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1151">

<operation id="6579" st_id="1150" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1152">

<operation id="6580" st_id="1151" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1153">

<operation id="6581" st_id="1152" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1154">

<operation id="6582" st_id="1153" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1155">

<operation id="6583" st_id="1154" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1155" st_id="1156">

<operation id="6584" st_id="1155" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1156" st_id="1157">

<operation id="6585" st_id="1156" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1157" st_id="1158">

<operation id="6586" st_id="1157" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1158" st_id="1159">

<operation id="6587" st_id="1158" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1159" st_id="1160">

<operation id="6588" st_id="1159" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1160" st_id="1161">

<operation id="6589" st_id="1160" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1161" st_id="1162">

<operation id="6590" st_id="1161" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1162" st_id="1163">

<operation id="6591" st_id="1162" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1163" st_id="1164">

<operation id="6592" st_id="1163" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1164" st_id="1165">

<operation id="6593" st_id="1164" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1517 %div1_34 = ddiv i64 %sub1_34, i64 100.01

]]></Node>
<StgValue><ssdm name="div1_34"/></StgValue>
</operation>
</state>

<state id="1165" st_id="1166">

<operation id="6594" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:480 %q_addr_37 = getelementptr i64 %q, i64 0, i64 %zext_ln47_35

]]></Node>
<StgValue><ssdm name="q_addr_37"/></StgValue>
</operation>

<operation id="6595" st_id="1165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1518 %bitcast_ln48_164 = bitcast i64 %div1_34

]]></Node>
<StgValue><ssdm name="bitcast_ln48_164"/></StgValue>
</operation>

<operation id="6596" st_id="1165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1519 %store_ln48 = store i64 %bitcast_ln48_164, i12 %q_addr_37

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6597" st_id="1165" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1532 %mul4_35 = dmul i64 %div1_34, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_35"/></StgValue>
</operation>
</state>

<state id="1166" st_id="1167">

<operation id="6598" st_id="1166" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1532 %mul4_35 = dmul i64 %div1_34, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_35"/></StgValue>
</operation>
</state>

<state id="1167" st_id="1168">

<operation id="6599" st_id="1167" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1532 %mul4_35 = dmul i64 %div1_34, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_35"/></StgValue>
</operation>
</state>

<state id="1168" st_id="1169">

<operation id="6600" st_id="1168" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1532 %mul4_35 = dmul i64 %div1_34, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_35"/></StgValue>
</operation>
</state>

<state id="1169" st_id="1170">

<operation id="6601" st_id="1169" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1532 %mul4_35 = dmul i64 %div1_34, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_35"/></StgValue>
</operation>
</state>

<state id="1170" st_id="1171">

<operation id="6602" st_id="1170" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1533 %sub1_35 = dsub i64 %sub_35, i64 %mul4_35

]]></Node>
<StgValue><ssdm name="sub1_35"/></StgValue>
</operation>
</state>

<state id="1171" st_id="1172">

<operation id="6603" st_id="1171" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1533 %sub1_35 = dsub i64 %sub_35, i64 %mul4_35

]]></Node>
<StgValue><ssdm name="sub1_35"/></StgValue>
</operation>
</state>

<state id="1172" st_id="1173">

<operation id="6604" st_id="1172" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1533 %sub1_35 = dsub i64 %sub_35, i64 %mul4_35

]]></Node>
<StgValue><ssdm name="sub1_35"/></StgValue>
</operation>
</state>

<state id="1173" st_id="1174">

<operation id="6605" st_id="1173" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1533 %sub1_35 = dsub i64 %sub_35, i64 %mul4_35

]]></Node>
<StgValue><ssdm name="sub1_35"/></StgValue>
</operation>
</state>

<state id="1174" st_id="1175">

<operation id="6606" st_id="1174" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1533 %sub1_35 = dsub i64 %sub_35, i64 %mul4_35

]]></Node>
<StgValue><ssdm name="sub1_35"/></StgValue>
</operation>
</state>

<state id="1175" st_id="1176">

<operation id="6607" st_id="1175" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1176" st_id="1177">

<operation id="6608" st_id="1176" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1177" st_id="1178">

<operation id="6609" st_id="1177" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1178" st_id="1179">

<operation id="6610" st_id="1178" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1179" st_id="1180">

<operation id="6611" st_id="1179" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1180" st_id="1181">

<operation id="6612" st_id="1180" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1181" st_id="1182">

<operation id="6613" st_id="1181" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1182" st_id="1183">

<operation id="6614" st_id="1182" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1183" st_id="1184">

<operation id="6615" st_id="1183" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1184" st_id="1185">

<operation id="6616" st_id="1184" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1185" st_id="1186">

<operation id="6617" st_id="1185" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1186" st_id="1187">

<operation id="6618" st_id="1186" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1187" st_id="1188">

<operation id="6619" st_id="1187" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1188" st_id="1189">

<operation id="6620" st_id="1188" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1189" st_id="1190">

<operation id="6621" st_id="1189" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1190" st_id="1191">

<operation id="6622" st_id="1190" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1191" st_id="1192">

<operation id="6623" st_id="1191" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1192" st_id="1193">

<operation id="6624" st_id="1192" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1193" st_id="1194">

<operation id="6625" st_id="1193" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1194" st_id="1195">

<operation id="6626" st_id="1194" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1195" st_id="1196">

<operation id="6627" st_id="1195" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1196" st_id="1197">

<operation id="6628" st_id="1196" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1534 %div1_35 = ddiv i64 %sub1_35, i64 100.008

]]></Node>
<StgValue><ssdm name="div1_35"/></StgValue>
</operation>
</state>

<state id="1197" st_id="1198">

<operation id="6629" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:481 %q_addr_38 = getelementptr i64 %q, i64 0, i64 %zext_ln47_36

]]></Node>
<StgValue><ssdm name="q_addr_38"/></StgValue>
</operation>

<operation id="6630" st_id="1197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1535 %bitcast_ln48_167 = bitcast i64 %div1_35

]]></Node>
<StgValue><ssdm name="bitcast_ln48_167"/></StgValue>
</operation>

<operation id="6631" st_id="1197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1536 %store_ln48 = store i64 %bitcast_ln48_167, i12 %q_addr_38

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6632" st_id="1197" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1549 %mul4_36 = dmul i64 %div1_35, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_36"/></StgValue>
</operation>
</state>

<state id="1198" st_id="1199">

<operation id="6633" st_id="1198" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1549 %mul4_36 = dmul i64 %div1_35, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_36"/></StgValue>
</operation>
</state>

<state id="1199" st_id="1200">

<operation id="6634" st_id="1199" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1549 %mul4_36 = dmul i64 %div1_35, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_36"/></StgValue>
</operation>
</state>

<state id="1200" st_id="1201">

<operation id="6635" st_id="1200" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1549 %mul4_36 = dmul i64 %div1_35, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_36"/></StgValue>
</operation>
</state>

<state id="1201" st_id="1202">

<operation id="6636" st_id="1201" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1549 %mul4_36 = dmul i64 %div1_35, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_36"/></StgValue>
</operation>
</state>

<state id="1202" st_id="1203">

<operation id="6637" st_id="1202" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1550 %sub1_36 = dsub i64 %sub_36, i64 %mul4_36

]]></Node>
<StgValue><ssdm name="sub1_36"/></StgValue>
</operation>
</state>

<state id="1203" st_id="1204">

<operation id="6638" st_id="1203" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1550 %sub1_36 = dsub i64 %sub_36, i64 %mul4_36

]]></Node>
<StgValue><ssdm name="sub1_36"/></StgValue>
</operation>
</state>

<state id="1204" st_id="1205">

<operation id="6639" st_id="1204" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1550 %sub1_36 = dsub i64 %sub_36, i64 %mul4_36

]]></Node>
<StgValue><ssdm name="sub1_36"/></StgValue>
</operation>
</state>

<state id="1205" st_id="1206">

<operation id="6640" st_id="1205" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1550 %sub1_36 = dsub i64 %sub_36, i64 %mul4_36

]]></Node>
<StgValue><ssdm name="sub1_36"/></StgValue>
</operation>
</state>

<state id="1206" st_id="1207">

<operation id="6641" st_id="1206" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1550 %sub1_36 = dsub i64 %sub_36, i64 %mul4_36

]]></Node>
<StgValue><ssdm name="sub1_36"/></StgValue>
</operation>
</state>

<state id="1207" st_id="1208">

<operation id="6642" st_id="1207" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1208" st_id="1209">

<operation id="6643" st_id="1208" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1209" st_id="1210">

<operation id="6644" st_id="1209" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1210" st_id="1211">

<operation id="6645" st_id="1210" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1211" st_id="1212">

<operation id="6646" st_id="1211" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1212" st_id="1213">

<operation id="6647" st_id="1212" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1213" st_id="1214">

<operation id="6648" st_id="1213" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1214" st_id="1215">

<operation id="6649" st_id="1214" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1215" st_id="1216">

<operation id="6650" st_id="1215" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1216" st_id="1217">

<operation id="6651" st_id="1216" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1217" st_id="1218">

<operation id="6652" st_id="1217" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1218" st_id="1219">

<operation id="6653" st_id="1218" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1219" st_id="1220">

<operation id="6654" st_id="1219" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1220" st_id="1221">

<operation id="6655" st_id="1220" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1221" st_id="1222">

<operation id="6656" st_id="1221" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1222" st_id="1223">

<operation id="6657" st_id="1222" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1223" st_id="1224">

<operation id="6658" st_id="1223" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1224" st_id="1225">

<operation id="6659" st_id="1224" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1225" st_id="1226">

<operation id="6660" st_id="1225" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1226" st_id="1227">

<operation id="6661" st_id="1226" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1227" st_id="1228">

<operation id="6662" st_id="1227" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1228" st_id="1229">

<operation id="6663" st_id="1228" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1551 %div1_36 = ddiv i64 %sub1_36, i64 100.006

]]></Node>
<StgValue><ssdm name="div1_36"/></StgValue>
</operation>
</state>

<state id="1229" st_id="1230">

<operation id="6664" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:482 %q_addr_39 = getelementptr i64 %q, i64 0, i64 %zext_ln47_37

]]></Node>
<StgValue><ssdm name="q_addr_39"/></StgValue>
</operation>

<operation id="6665" st_id="1229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1552 %bitcast_ln48_170 = bitcast i64 %div1_36

]]></Node>
<StgValue><ssdm name="bitcast_ln48_170"/></StgValue>
</operation>

<operation id="6666" st_id="1229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1553 %store_ln48 = store i64 %bitcast_ln48_170, i12 %q_addr_39

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6667" st_id="1229" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1566 %mul4_37 = dmul i64 %div1_36, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_37"/></StgValue>
</operation>
</state>

<state id="1230" st_id="1231">

<operation id="6668" st_id="1230" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1566 %mul4_37 = dmul i64 %div1_36, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_37"/></StgValue>
</operation>
</state>

<state id="1231" st_id="1232">

<operation id="6669" st_id="1231" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1566 %mul4_37 = dmul i64 %div1_36, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_37"/></StgValue>
</operation>
</state>

<state id="1232" st_id="1233">

<operation id="6670" st_id="1232" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1566 %mul4_37 = dmul i64 %div1_36, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_37"/></StgValue>
</operation>
</state>

<state id="1233" st_id="1234">

<operation id="6671" st_id="1233" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1566 %mul4_37 = dmul i64 %div1_36, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_37"/></StgValue>
</operation>
</state>

<state id="1234" st_id="1235">

<operation id="6672" st_id="1234" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1567 %sub1_37 = dsub i64 %sub_37, i64 %mul4_37

]]></Node>
<StgValue><ssdm name="sub1_37"/></StgValue>
</operation>
</state>

<state id="1235" st_id="1236">

<operation id="6673" st_id="1235" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1567 %sub1_37 = dsub i64 %sub_37, i64 %mul4_37

]]></Node>
<StgValue><ssdm name="sub1_37"/></StgValue>
</operation>
</state>

<state id="1236" st_id="1237">

<operation id="6674" st_id="1236" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1567 %sub1_37 = dsub i64 %sub_37, i64 %mul4_37

]]></Node>
<StgValue><ssdm name="sub1_37"/></StgValue>
</operation>
</state>

<state id="1237" st_id="1238">

<operation id="6675" st_id="1237" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1567 %sub1_37 = dsub i64 %sub_37, i64 %mul4_37

]]></Node>
<StgValue><ssdm name="sub1_37"/></StgValue>
</operation>
</state>

<state id="1238" st_id="1239">

<operation id="6676" st_id="1238" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1567 %sub1_37 = dsub i64 %sub_37, i64 %mul4_37

]]></Node>
<StgValue><ssdm name="sub1_37"/></StgValue>
</operation>
</state>

<state id="1239" st_id="1240">

<operation id="6677" st_id="1239" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1240" st_id="1241">

<operation id="6678" st_id="1240" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1241" st_id="1242">

<operation id="6679" st_id="1241" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1242" st_id="1243">

<operation id="6680" st_id="1242" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1243" st_id="1244">

<operation id="6681" st_id="1243" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1244" st_id="1245">

<operation id="6682" st_id="1244" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1245" st_id="1246">

<operation id="6683" st_id="1245" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1246" st_id="1247">

<operation id="6684" st_id="1246" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1247" st_id="1248">

<operation id="6685" st_id="1247" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1248" st_id="1249">

<operation id="6686" st_id="1248" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1249" st_id="1250">

<operation id="6687" st_id="1249" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1250" st_id="1251">

<operation id="6688" st_id="1250" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1251" st_id="1252">

<operation id="6689" st_id="1251" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1252" st_id="1253">

<operation id="6690" st_id="1252" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1253" st_id="1254">

<operation id="6691" st_id="1253" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1254" st_id="1255">

<operation id="6692" st_id="1254" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1255" st_id="1256">

<operation id="6693" st_id="1255" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1256" st_id="1257">

<operation id="6694" st_id="1256" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1257" st_id="1258">

<operation id="6695" st_id="1257" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1258" st_id="1259">

<operation id="6696" st_id="1258" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1259" st_id="1260">

<operation id="6697" st_id="1259" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1260" st_id="1261">

<operation id="6698" st_id="1260" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1568 %div1_37 = ddiv i64 %sub1_37, i64 100.005

]]></Node>
<StgValue><ssdm name="div1_37"/></StgValue>
</operation>
</state>

<state id="1261" st_id="1262">

<operation id="6699" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:483 %q_addr_40 = getelementptr i64 %q, i64 0, i64 %zext_ln47_38

]]></Node>
<StgValue><ssdm name="q_addr_40"/></StgValue>
</operation>

<operation id="6700" st_id="1261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1569 %bitcast_ln48_173 = bitcast i64 %div1_37

]]></Node>
<StgValue><ssdm name="bitcast_ln48_173"/></StgValue>
</operation>

<operation id="6701" st_id="1261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1570 %store_ln48 = store i64 %bitcast_ln48_173, i12 %q_addr_40

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6702" st_id="1261" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1583 %mul4_38 = dmul i64 %div1_37, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_38"/></StgValue>
</operation>
</state>

<state id="1262" st_id="1263">

<operation id="6703" st_id="1262" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1583 %mul4_38 = dmul i64 %div1_37, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_38"/></StgValue>
</operation>
</state>

<state id="1263" st_id="1264">

<operation id="6704" st_id="1263" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1583 %mul4_38 = dmul i64 %div1_37, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_38"/></StgValue>
</operation>
</state>

<state id="1264" st_id="1265">

<operation id="6705" st_id="1264" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1583 %mul4_38 = dmul i64 %div1_37, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_38"/></StgValue>
</operation>
</state>

<state id="1265" st_id="1266">

<operation id="6706" st_id="1265" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1583 %mul4_38 = dmul i64 %div1_37, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_38"/></StgValue>
</operation>
</state>

<state id="1266" st_id="1267">

<operation id="6707" st_id="1266" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1584 %sub1_38 = dsub i64 %sub_38, i64 %mul4_38

]]></Node>
<StgValue><ssdm name="sub1_38"/></StgValue>
</operation>
</state>

<state id="1267" st_id="1268">

<operation id="6708" st_id="1267" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1584 %sub1_38 = dsub i64 %sub_38, i64 %mul4_38

]]></Node>
<StgValue><ssdm name="sub1_38"/></StgValue>
</operation>
</state>

<state id="1268" st_id="1269">

<operation id="6709" st_id="1268" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1584 %sub1_38 = dsub i64 %sub_38, i64 %mul4_38

]]></Node>
<StgValue><ssdm name="sub1_38"/></StgValue>
</operation>
</state>

<state id="1269" st_id="1270">

<operation id="6710" st_id="1269" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1584 %sub1_38 = dsub i64 %sub_38, i64 %mul4_38

]]></Node>
<StgValue><ssdm name="sub1_38"/></StgValue>
</operation>
</state>

<state id="1270" st_id="1271">

<operation id="6711" st_id="1270" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1584 %sub1_38 = dsub i64 %sub_38, i64 %mul4_38

]]></Node>
<StgValue><ssdm name="sub1_38"/></StgValue>
</operation>
</state>

<state id="1271" st_id="1272">

<operation id="6712" st_id="1271" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1272" st_id="1273">

<operation id="6713" st_id="1272" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1273" st_id="1274">

<operation id="6714" st_id="1273" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1274" st_id="1275">

<operation id="6715" st_id="1274" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1275" st_id="1276">

<operation id="6716" st_id="1275" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1276" st_id="1277">

<operation id="6717" st_id="1276" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1277" st_id="1278">

<operation id="6718" st_id="1277" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1278" st_id="1279">

<operation id="6719" st_id="1278" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1279" st_id="1280">

<operation id="6720" st_id="1279" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1280" st_id="1281">

<operation id="6721" st_id="1280" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1281" st_id="1282">

<operation id="6722" st_id="1281" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1282" st_id="1283">

<operation id="6723" st_id="1282" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1283" st_id="1284">

<operation id="6724" st_id="1283" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1284" st_id="1285">

<operation id="6725" st_id="1284" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1285" st_id="1286">

<operation id="6726" st_id="1285" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1286" st_id="1287">

<operation id="6727" st_id="1286" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1287" st_id="1288">

<operation id="6728" st_id="1287" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1288" st_id="1289">

<operation id="6729" st_id="1288" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1289" st_id="1290">

<operation id="6730" st_id="1289" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1290" st_id="1291">

<operation id="6731" st_id="1290" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1291" st_id="1292">

<operation id="6732" st_id="1291" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1292" st_id="1293">

<operation id="6733" st_id="1292" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1585 %div1_38 = ddiv i64 %sub1_38, i64 100.004

]]></Node>
<StgValue><ssdm name="div1_38"/></StgValue>
</operation>
</state>

<state id="1293" st_id="1294">

<operation id="6734" st_id="1293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:484 %q_addr_41 = getelementptr i64 %q, i64 0, i64 %zext_ln47_39

]]></Node>
<StgValue><ssdm name="q_addr_41"/></StgValue>
</operation>

<operation id="6735" st_id="1293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1586 %bitcast_ln48_177 = bitcast i64 %div1_38

]]></Node>
<StgValue><ssdm name="bitcast_ln48_177"/></StgValue>
</operation>

<operation id="6736" st_id="1293" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1587 %store_ln48 = store i64 %bitcast_ln48_177, i12 %q_addr_41

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6737" st_id="1293" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1600 %mul4_39 = dmul i64 %div1_38, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_39"/></StgValue>
</operation>
</state>

<state id="1294" st_id="1295">

<operation id="6738" st_id="1294" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1600 %mul4_39 = dmul i64 %div1_38, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_39"/></StgValue>
</operation>
</state>

<state id="1295" st_id="1296">

<operation id="6739" st_id="1295" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1600 %mul4_39 = dmul i64 %div1_38, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_39"/></StgValue>
</operation>
</state>

<state id="1296" st_id="1297">

<operation id="6740" st_id="1296" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1600 %mul4_39 = dmul i64 %div1_38, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_39"/></StgValue>
</operation>
</state>

<state id="1297" st_id="1298">

<operation id="6741" st_id="1297" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1600 %mul4_39 = dmul i64 %div1_38, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_39"/></StgValue>
</operation>
</state>

<state id="1298" st_id="1299">

<operation id="6742" st_id="1298" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1601 %sub1_39 = dsub i64 %sub_39, i64 %mul4_39

]]></Node>
<StgValue><ssdm name="sub1_39"/></StgValue>
</operation>
</state>

<state id="1299" st_id="1300">

<operation id="6743" st_id="1299" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1601 %sub1_39 = dsub i64 %sub_39, i64 %mul4_39

]]></Node>
<StgValue><ssdm name="sub1_39"/></StgValue>
</operation>
</state>

<state id="1300" st_id="1301">

<operation id="6744" st_id="1300" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1601 %sub1_39 = dsub i64 %sub_39, i64 %mul4_39

]]></Node>
<StgValue><ssdm name="sub1_39"/></StgValue>
</operation>
</state>

<state id="1301" st_id="1302">

<operation id="6745" st_id="1301" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1601 %sub1_39 = dsub i64 %sub_39, i64 %mul4_39

]]></Node>
<StgValue><ssdm name="sub1_39"/></StgValue>
</operation>
</state>

<state id="1302" st_id="1303">

<operation id="6746" st_id="1302" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1601 %sub1_39 = dsub i64 %sub_39, i64 %mul4_39

]]></Node>
<StgValue><ssdm name="sub1_39"/></StgValue>
</operation>
</state>

<state id="1303" st_id="1304">

<operation id="6747" st_id="1303" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1304" st_id="1305">

<operation id="6748" st_id="1304" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1305" st_id="1306">

<operation id="6749" st_id="1305" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1306" st_id="1307">

<operation id="6750" st_id="1306" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1307" st_id="1308">

<operation id="6751" st_id="1307" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1308" st_id="1309">

<operation id="6752" st_id="1308" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1309" st_id="1310">

<operation id="6753" st_id="1309" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1310" st_id="1311">

<operation id="6754" st_id="1310" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1311" st_id="1312">

<operation id="6755" st_id="1311" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1312" st_id="1313">

<operation id="6756" st_id="1312" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1313" st_id="1314">

<operation id="6757" st_id="1313" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1314" st_id="1315">

<operation id="6758" st_id="1314" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1315" st_id="1316">

<operation id="6759" st_id="1315" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1316" st_id="1317">

<operation id="6760" st_id="1316" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1317" st_id="1318">

<operation id="6761" st_id="1317" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1318" st_id="1319">

<operation id="6762" st_id="1318" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1319" st_id="1320">

<operation id="6763" st_id="1319" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1320" st_id="1321">

<operation id="6764" st_id="1320" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1321" st_id="1322">

<operation id="6765" st_id="1321" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1322" st_id="1323">

<operation id="6766" st_id="1322" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1323" st_id="1324">

<operation id="6767" st_id="1323" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1324" st_id="1325">

<operation id="6768" st_id="1324" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1602 %div1_39 = ddiv i64 %sub1_39, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_39"/></StgValue>
</operation>
</state>

<state id="1325" st_id="1326">

<operation id="6769" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:485 %q_addr_42 = getelementptr i64 %q, i64 0, i64 %zext_ln47_40

]]></Node>
<StgValue><ssdm name="q_addr_42"/></StgValue>
</operation>

<operation id="6770" st_id="1325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1603 %bitcast_ln48_180 = bitcast i64 %div1_39

]]></Node>
<StgValue><ssdm name="bitcast_ln48_180"/></StgValue>
</operation>

<operation id="6771" st_id="1325" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1604 %store_ln48 = store i64 %bitcast_ln48_180, i12 %q_addr_42

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6772" st_id="1325" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1617 %mul4_40 = dmul i64 %div1_39, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_40"/></StgValue>
</operation>
</state>

<state id="1326" st_id="1327">

<operation id="6773" st_id="1326" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1617 %mul4_40 = dmul i64 %div1_39, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_40"/></StgValue>
</operation>
</state>

<state id="1327" st_id="1328">

<operation id="6774" st_id="1327" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1617 %mul4_40 = dmul i64 %div1_39, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_40"/></StgValue>
</operation>
</state>

<state id="1328" st_id="1329">

<operation id="6775" st_id="1328" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1617 %mul4_40 = dmul i64 %div1_39, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_40"/></StgValue>
</operation>
</state>

<state id="1329" st_id="1330">

<operation id="6776" st_id="1329" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1617 %mul4_40 = dmul i64 %div1_39, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_40"/></StgValue>
</operation>
</state>

<state id="1330" st_id="1331">

<operation id="6777" st_id="1330" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1618 %sub1_40 = dsub i64 %sub_40, i64 %mul4_40

]]></Node>
<StgValue><ssdm name="sub1_40"/></StgValue>
</operation>
</state>

<state id="1331" st_id="1332">

<operation id="6778" st_id="1331" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1618 %sub1_40 = dsub i64 %sub_40, i64 %mul4_40

]]></Node>
<StgValue><ssdm name="sub1_40"/></StgValue>
</operation>
</state>

<state id="1332" st_id="1333">

<operation id="6779" st_id="1332" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1618 %sub1_40 = dsub i64 %sub_40, i64 %mul4_40

]]></Node>
<StgValue><ssdm name="sub1_40"/></StgValue>
</operation>
</state>

<state id="1333" st_id="1334">

<operation id="6780" st_id="1333" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1618 %sub1_40 = dsub i64 %sub_40, i64 %mul4_40

]]></Node>
<StgValue><ssdm name="sub1_40"/></StgValue>
</operation>
</state>

<state id="1334" st_id="1335">

<operation id="6781" st_id="1334" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1618 %sub1_40 = dsub i64 %sub_40, i64 %mul4_40

]]></Node>
<StgValue><ssdm name="sub1_40"/></StgValue>
</operation>
</state>

<state id="1335" st_id="1336">

<operation id="6782" st_id="1335" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1336" st_id="1337">

<operation id="6783" st_id="1336" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1337" st_id="1338">

<operation id="6784" st_id="1337" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1338" st_id="1339">

<operation id="6785" st_id="1338" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1339" st_id="1340">

<operation id="6786" st_id="1339" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1340" st_id="1341">

<operation id="6787" st_id="1340" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1341" st_id="1342">

<operation id="6788" st_id="1341" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1342" st_id="1343">

<operation id="6789" st_id="1342" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1343" st_id="1344">

<operation id="6790" st_id="1343" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1344" st_id="1345">

<operation id="6791" st_id="1344" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1345" st_id="1346">

<operation id="6792" st_id="1345" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1346" st_id="1347">

<operation id="6793" st_id="1346" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1347" st_id="1348">

<operation id="6794" st_id="1347" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1348" st_id="1349">

<operation id="6795" st_id="1348" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1349" st_id="1350">

<operation id="6796" st_id="1349" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1350" st_id="1351">

<operation id="6797" st_id="1350" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1351" st_id="1352">

<operation id="6798" st_id="1351" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1352" st_id="1353">

<operation id="6799" st_id="1352" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1353" st_id="1354">

<operation id="6800" st_id="1353" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1354" st_id="1355">

<operation id="6801" st_id="1354" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1355" st_id="1356">

<operation id="6802" st_id="1355" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1356" st_id="1357">

<operation id="6803" st_id="1356" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1619 %div1_40 = ddiv i64 %sub1_40, i64 100.003

]]></Node>
<StgValue><ssdm name="div1_40"/></StgValue>
</operation>
</state>

<state id="1357" st_id="1358">

<operation id="6804" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:486 %q_addr_43 = getelementptr i64 %q, i64 0, i64 %zext_ln47_41

]]></Node>
<StgValue><ssdm name="q_addr_43"/></StgValue>
</operation>

<operation id="6805" st_id="1357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1620 %bitcast_ln48_183 = bitcast i64 %div1_40

]]></Node>
<StgValue><ssdm name="bitcast_ln48_183"/></StgValue>
</operation>

<operation id="6806" st_id="1357" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1621 %store_ln48 = store i64 %bitcast_ln48_183, i12 %q_addr_43

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6807" st_id="1357" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1634 %mul4_41 = dmul i64 %div1_40, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_41"/></StgValue>
</operation>
</state>

<state id="1358" st_id="1359">

<operation id="6808" st_id="1358" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1634 %mul4_41 = dmul i64 %div1_40, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_41"/></StgValue>
</operation>
</state>

<state id="1359" st_id="1360">

<operation id="6809" st_id="1359" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1634 %mul4_41 = dmul i64 %div1_40, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_41"/></StgValue>
</operation>
</state>

<state id="1360" st_id="1361">

<operation id="6810" st_id="1360" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1634 %mul4_41 = dmul i64 %div1_40, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_41"/></StgValue>
</operation>
</state>

<state id="1361" st_id="1362">

<operation id="6811" st_id="1361" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1634 %mul4_41 = dmul i64 %div1_40, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_41"/></StgValue>
</operation>
</state>

<state id="1362" st_id="1363">

<operation id="6812" st_id="1362" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1635 %sub1_41 = dsub i64 %sub_41, i64 %mul4_41

]]></Node>
<StgValue><ssdm name="sub1_41"/></StgValue>
</operation>
</state>

<state id="1363" st_id="1364">

<operation id="6813" st_id="1363" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1635 %sub1_41 = dsub i64 %sub_41, i64 %mul4_41

]]></Node>
<StgValue><ssdm name="sub1_41"/></StgValue>
</operation>
</state>

<state id="1364" st_id="1365">

<operation id="6814" st_id="1364" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1635 %sub1_41 = dsub i64 %sub_41, i64 %mul4_41

]]></Node>
<StgValue><ssdm name="sub1_41"/></StgValue>
</operation>
</state>

<state id="1365" st_id="1366">

<operation id="6815" st_id="1365" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1635 %sub1_41 = dsub i64 %sub_41, i64 %mul4_41

]]></Node>
<StgValue><ssdm name="sub1_41"/></StgValue>
</operation>
</state>

<state id="1366" st_id="1367">

<operation id="6816" st_id="1366" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1635 %sub1_41 = dsub i64 %sub_41, i64 %mul4_41

]]></Node>
<StgValue><ssdm name="sub1_41"/></StgValue>
</operation>
</state>

<state id="1367" st_id="1368">

<operation id="6817" st_id="1367" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1368" st_id="1369">

<operation id="6818" st_id="1368" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1369" st_id="1370">

<operation id="6819" st_id="1369" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1370" st_id="1371">

<operation id="6820" st_id="1370" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1371" st_id="1372">

<operation id="6821" st_id="1371" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1372" st_id="1373">

<operation id="6822" st_id="1372" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1373" st_id="1374">

<operation id="6823" st_id="1373" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1374" st_id="1375">

<operation id="6824" st_id="1374" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1375" st_id="1376">

<operation id="6825" st_id="1375" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1376" st_id="1377">

<operation id="6826" st_id="1376" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1377" st_id="1378">

<operation id="6827" st_id="1377" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1378" st_id="1379">

<operation id="6828" st_id="1378" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1379" st_id="1380">

<operation id="6829" st_id="1379" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1380" st_id="1381">

<operation id="6830" st_id="1380" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1381" st_id="1382">

<operation id="6831" st_id="1381" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1382" st_id="1383">

<operation id="6832" st_id="1382" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1383" st_id="1384">

<operation id="6833" st_id="1383" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1384" st_id="1385">

<operation id="6834" st_id="1384" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1385" st_id="1386">

<operation id="6835" st_id="1385" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1386" st_id="1387">

<operation id="6836" st_id="1386" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1387" st_id="1388">

<operation id="6837" st_id="1387" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1388" st_id="1389">

<operation id="6838" st_id="1388" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1636 %div1_41 = ddiv i64 %sub1_41, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_41"/></StgValue>
</operation>
</state>

<state id="1389" st_id="1390">

<operation id="6839" st_id="1389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:487 %q_addr_44 = getelementptr i64 %q, i64 0, i64 %zext_ln47_42

]]></Node>
<StgValue><ssdm name="q_addr_44"/></StgValue>
</operation>

<operation id="6840" st_id="1389" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1637 %bitcast_ln48_186 = bitcast i64 %div1_41

]]></Node>
<StgValue><ssdm name="bitcast_ln48_186"/></StgValue>
</operation>

<operation id="6841" st_id="1389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1638 %store_ln48 = store i64 %bitcast_ln48_186, i12 %q_addr_44

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6842" st_id="1389" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1651 %mul4_42 = dmul i64 %div1_41, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_42"/></StgValue>
</operation>
</state>

<state id="1390" st_id="1391">

<operation id="6843" st_id="1390" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1651 %mul4_42 = dmul i64 %div1_41, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_42"/></StgValue>
</operation>
</state>

<state id="1391" st_id="1392">

<operation id="6844" st_id="1391" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1651 %mul4_42 = dmul i64 %div1_41, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_42"/></StgValue>
</operation>
</state>

<state id="1392" st_id="1393">

<operation id="6845" st_id="1392" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1651 %mul4_42 = dmul i64 %div1_41, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_42"/></StgValue>
</operation>
</state>

<state id="1393" st_id="1394">

<operation id="6846" st_id="1393" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1651 %mul4_42 = dmul i64 %div1_41, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_42"/></StgValue>
</operation>
</state>

<state id="1394" st_id="1395">

<operation id="6847" st_id="1394" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1652 %sub1_42 = dsub i64 %sub_42, i64 %mul4_42

]]></Node>
<StgValue><ssdm name="sub1_42"/></StgValue>
</operation>
</state>

<state id="1395" st_id="1396">

<operation id="6848" st_id="1395" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1652 %sub1_42 = dsub i64 %sub_42, i64 %mul4_42

]]></Node>
<StgValue><ssdm name="sub1_42"/></StgValue>
</operation>
</state>

<state id="1396" st_id="1397">

<operation id="6849" st_id="1396" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1652 %sub1_42 = dsub i64 %sub_42, i64 %mul4_42

]]></Node>
<StgValue><ssdm name="sub1_42"/></StgValue>
</operation>
</state>

<state id="1397" st_id="1398">

<operation id="6850" st_id="1397" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1652 %sub1_42 = dsub i64 %sub_42, i64 %mul4_42

]]></Node>
<StgValue><ssdm name="sub1_42"/></StgValue>
</operation>
</state>

<state id="1398" st_id="1399">

<operation id="6851" st_id="1398" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1652 %sub1_42 = dsub i64 %sub_42, i64 %mul4_42

]]></Node>
<StgValue><ssdm name="sub1_42"/></StgValue>
</operation>
</state>

<state id="1399" st_id="1400">

<operation id="6852" st_id="1399" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1400" st_id="1401">

<operation id="6853" st_id="1400" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1401" st_id="1402">

<operation id="6854" st_id="1401" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1402" st_id="1403">

<operation id="6855" st_id="1402" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1403" st_id="1404">

<operation id="6856" st_id="1403" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1404" st_id="1405">

<operation id="6857" st_id="1404" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1405" st_id="1406">

<operation id="6858" st_id="1405" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1406" st_id="1407">

<operation id="6859" st_id="1406" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1407" st_id="1408">

<operation id="6860" st_id="1407" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1408" st_id="1409">

<operation id="6861" st_id="1408" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1409" st_id="1410">

<operation id="6862" st_id="1409" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1410" st_id="1411">

<operation id="6863" st_id="1410" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1411" st_id="1412">

<operation id="6864" st_id="1411" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1412" st_id="1413">

<operation id="6865" st_id="1412" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1413" st_id="1414">

<operation id="6866" st_id="1413" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1414" st_id="1415">

<operation id="6867" st_id="1414" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1415" st_id="1416">

<operation id="6868" st_id="1415" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1416" st_id="1417">

<operation id="6869" st_id="1416" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1417" st_id="1418">

<operation id="6870" st_id="1417" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1418" st_id="1419">

<operation id="6871" st_id="1418" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1419" st_id="1420">

<operation id="6872" st_id="1419" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1420" st_id="1421">

<operation id="6873" st_id="1420" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1653 %div1_42 = ddiv i64 %sub1_42, i64 100.002

]]></Node>
<StgValue><ssdm name="div1_42"/></StgValue>
</operation>
</state>

<state id="1421" st_id="1422">

<operation id="6874" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:488 %q_addr_45 = getelementptr i64 %q, i64 0, i64 %zext_ln47_43

]]></Node>
<StgValue><ssdm name="q_addr_45"/></StgValue>
</operation>

<operation id="6875" st_id="1421" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1654 %bitcast_ln48_189 = bitcast i64 %div1_42

]]></Node>
<StgValue><ssdm name="bitcast_ln48_189"/></StgValue>
</operation>

<operation id="6876" st_id="1421" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1655 %store_ln48 = store i64 %bitcast_ln48_189, i12 %q_addr_45

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6877" st_id="1421" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1668 %mul4_43 = dmul i64 %div1_42, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_43"/></StgValue>
</operation>
</state>

<state id="1422" st_id="1423">

<operation id="6878" st_id="1422" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1668 %mul4_43 = dmul i64 %div1_42, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_43"/></StgValue>
</operation>
</state>

<state id="1423" st_id="1424">

<operation id="6879" st_id="1423" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1668 %mul4_43 = dmul i64 %div1_42, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_43"/></StgValue>
</operation>
</state>

<state id="1424" st_id="1425">

<operation id="6880" st_id="1424" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1668 %mul4_43 = dmul i64 %div1_42, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_43"/></StgValue>
</operation>
</state>

<state id="1425" st_id="1426">

<operation id="6881" st_id="1425" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1668 %mul4_43 = dmul i64 %div1_42, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_43"/></StgValue>
</operation>
</state>

<state id="1426" st_id="1427">

<operation id="6882" st_id="1426" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1669 %sub1_43 = dsub i64 %sub_43, i64 %mul4_43

]]></Node>
<StgValue><ssdm name="sub1_43"/></StgValue>
</operation>
</state>

<state id="1427" st_id="1428">

<operation id="6883" st_id="1427" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1669 %sub1_43 = dsub i64 %sub_43, i64 %mul4_43

]]></Node>
<StgValue><ssdm name="sub1_43"/></StgValue>
</operation>
</state>

<state id="1428" st_id="1429">

<operation id="6884" st_id="1428" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1669 %sub1_43 = dsub i64 %sub_43, i64 %mul4_43

]]></Node>
<StgValue><ssdm name="sub1_43"/></StgValue>
</operation>
</state>

<state id="1429" st_id="1430">

<operation id="6885" st_id="1429" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1669 %sub1_43 = dsub i64 %sub_43, i64 %mul4_43

]]></Node>
<StgValue><ssdm name="sub1_43"/></StgValue>
</operation>
</state>

<state id="1430" st_id="1431">

<operation id="6886" st_id="1430" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1669 %sub1_43 = dsub i64 %sub_43, i64 %mul4_43

]]></Node>
<StgValue><ssdm name="sub1_43"/></StgValue>
</operation>
</state>

<state id="1431" st_id="1432">

<operation id="6887" st_id="1431" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1432" st_id="1433">

<operation id="6888" st_id="1432" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1433" st_id="1434">

<operation id="6889" st_id="1433" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1434" st_id="1435">

<operation id="6890" st_id="1434" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1435" st_id="1436">

<operation id="6891" st_id="1435" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1436" st_id="1437">

<operation id="6892" st_id="1436" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1437" st_id="1438">

<operation id="6893" st_id="1437" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1438" st_id="1439">

<operation id="6894" st_id="1438" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1439" st_id="1440">

<operation id="6895" st_id="1439" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1440" st_id="1441">

<operation id="6896" st_id="1440" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1441" st_id="1442">

<operation id="6897" st_id="1441" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1442" st_id="1443">

<operation id="6898" st_id="1442" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1443" st_id="1444">

<operation id="6899" st_id="1443" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1444" st_id="1445">

<operation id="6900" st_id="1444" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1445" st_id="1446">

<operation id="6901" st_id="1445" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1446" st_id="1447">

<operation id="6902" st_id="1446" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1447" st_id="1448">

<operation id="6903" st_id="1447" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1448" st_id="1449">

<operation id="6904" st_id="1448" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1449" st_id="1450">

<operation id="6905" st_id="1449" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1450" st_id="1451">

<operation id="6906" st_id="1450" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1451" st_id="1452">

<operation id="6907" st_id="1451" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1452" st_id="1453">

<operation id="6908" st_id="1452" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1670 %div1_43 = ddiv i64 %sub1_43, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_43"/></StgValue>
</operation>
</state>

<state id="1453" st_id="1454">

<operation id="6909" st_id="1453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:489 %q_addr_46 = getelementptr i64 %q, i64 0, i64 %zext_ln47_44

]]></Node>
<StgValue><ssdm name="q_addr_46"/></StgValue>
</operation>

<operation id="6910" st_id="1453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1671 %bitcast_ln48_192 = bitcast i64 %div1_43

]]></Node>
<StgValue><ssdm name="bitcast_ln48_192"/></StgValue>
</operation>

<operation id="6911" st_id="1453" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1672 %store_ln48 = store i64 %bitcast_ln48_192, i12 %q_addr_46

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6912" st_id="1453" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1685 %mul4_44 = dmul i64 %div1_43, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_44"/></StgValue>
</operation>
</state>

<state id="1454" st_id="1455">

<operation id="6913" st_id="1454" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1685 %mul4_44 = dmul i64 %div1_43, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_44"/></StgValue>
</operation>
</state>

<state id="1455" st_id="1456">

<operation id="6914" st_id="1455" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1685 %mul4_44 = dmul i64 %div1_43, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_44"/></StgValue>
</operation>
</state>

<state id="1456" st_id="1457">

<operation id="6915" st_id="1456" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1685 %mul4_44 = dmul i64 %div1_43, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_44"/></StgValue>
</operation>
</state>

<state id="1457" st_id="1458">

<operation id="6916" st_id="1457" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1685 %mul4_44 = dmul i64 %div1_43, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_44"/></StgValue>
</operation>
</state>

<state id="1458" st_id="1459">

<operation id="6917" st_id="1458" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1686 %sub1_44 = dsub i64 %sub_44, i64 %mul4_44

]]></Node>
<StgValue><ssdm name="sub1_44"/></StgValue>
</operation>
</state>

<state id="1459" st_id="1460">

<operation id="6918" st_id="1459" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1686 %sub1_44 = dsub i64 %sub_44, i64 %mul4_44

]]></Node>
<StgValue><ssdm name="sub1_44"/></StgValue>
</operation>
</state>

<state id="1460" st_id="1461">

<operation id="6919" st_id="1460" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1686 %sub1_44 = dsub i64 %sub_44, i64 %mul4_44

]]></Node>
<StgValue><ssdm name="sub1_44"/></StgValue>
</operation>
</state>

<state id="1461" st_id="1462">

<operation id="6920" st_id="1461" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1686 %sub1_44 = dsub i64 %sub_44, i64 %mul4_44

]]></Node>
<StgValue><ssdm name="sub1_44"/></StgValue>
</operation>
</state>

<state id="1462" st_id="1463">

<operation id="6921" st_id="1462" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1686 %sub1_44 = dsub i64 %sub_44, i64 %mul4_44

]]></Node>
<StgValue><ssdm name="sub1_44"/></StgValue>
</operation>
</state>

<state id="1463" st_id="1464">

<operation id="6922" st_id="1463" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1464" st_id="1465">

<operation id="6923" st_id="1464" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1465" st_id="1466">

<operation id="6924" st_id="1465" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1466" st_id="1467">

<operation id="6925" st_id="1466" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1467" st_id="1468">

<operation id="6926" st_id="1467" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1468" st_id="1469">

<operation id="6927" st_id="1468" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1469" st_id="1470">

<operation id="6928" st_id="1469" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1470" st_id="1471">

<operation id="6929" st_id="1470" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1471" st_id="1472">

<operation id="6930" st_id="1471" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1472" st_id="1473">

<operation id="6931" st_id="1472" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1473" st_id="1474">

<operation id="6932" st_id="1473" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1474" st_id="1475">

<operation id="6933" st_id="1474" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1475" st_id="1476">

<operation id="6934" st_id="1475" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1476" st_id="1477">

<operation id="6935" st_id="1476" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1477" st_id="1478">

<operation id="6936" st_id="1477" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1478" st_id="1479">

<operation id="6937" st_id="1478" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1479" st_id="1480">

<operation id="6938" st_id="1479" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1480" st_id="1481">

<operation id="6939" st_id="1480" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1481" st_id="1482">

<operation id="6940" st_id="1481" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1482" st_id="1483">

<operation id="6941" st_id="1482" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1483" st_id="1484">

<operation id="6942" st_id="1483" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1484" st_id="1485">

<operation id="6943" st_id="1484" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1687 %div1_44 = ddiv i64 %sub1_44, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_44"/></StgValue>
</operation>
</state>

<state id="1485" st_id="1486">

<operation id="6944" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:490 %q_addr_47 = getelementptr i64 %q, i64 0, i64 %zext_ln47_45

]]></Node>
<StgValue><ssdm name="q_addr_47"/></StgValue>
</operation>

<operation id="6945" st_id="1485" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1688 %bitcast_ln48_195 = bitcast i64 %div1_44

]]></Node>
<StgValue><ssdm name="bitcast_ln48_195"/></StgValue>
</operation>

<operation id="6946" st_id="1485" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1689 %store_ln48 = store i64 %bitcast_ln48_195, i12 %q_addr_47

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6947" st_id="1485" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1702 %mul4_45 = dmul i64 %div1_44, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_45"/></StgValue>
</operation>
</state>

<state id="1486" st_id="1487">

<operation id="6948" st_id="1486" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1702 %mul4_45 = dmul i64 %div1_44, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_45"/></StgValue>
</operation>
</state>

<state id="1487" st_id="1488">

<operation id="6949" st_id="1487" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1702 %mul4_45 = dmul i64 %div1_44, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_45"/></StgValue>
</operation>
</state>

<state id="1488" st_id="1489">

<operation id="6950" st_id="1488" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1702 %mul4_45 = dmul i64 %div1_44, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_45"/></StgValue>
</operation>
</state>

<state id="1489" st_id="1490">

<operation id="6951" st_id="1489" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1702 %mul4_45 = dmul i64 %div1_44, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_45"/></StgValue>
</operation>
</state>

<state id="1490" st_id="1491">

<operation id="6952" st_id="1490" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1703 %sub1_45 = dsub i64 %sub_45, i64 %mul4_45

]]></Node>
<StgValue><ssdm name="sub1_45"/></StgValue>
</operation>
</state>

<state id="1491" st_id="1492">

<operation id="6953" st_id="1491" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1703 %sub1_45 = dsub i64 %sub_45, i64 %mul4_45

]]></Node>
<StgValue><ssdm name="sub1_45"/></StgValue>
</operation>
</state>

<state id="1492" st_id="1493">

<operation id="6954" st_id="1492" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1703 %sub1_45 = dsub i64 %sub_45, i64 %mul4_45

]]></Node>
<StgValue><ssdm name="sub1_45"/></StgValue>
</operation>
</state>

<state id="1493" st_id="1494">

<operation id="6955" st_id="1493" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1703 %sub1_45 = dsub i64 %sub_45, i64 %mul4_45

]]></Node>
<StgValue><ssdm name="sub1_45"/></StgValue>
</operation>
</state>

<state id="1494" st_id="1495">

<operation id="6956" st_id="1494" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1703 %sub1_45 = dsub i64 %sub_45, i64 %mul4_45

]]></Node>
<StgValue><ssdm name="sub1_45"/></StgValue>
</operation>
</state>

<state id="1495" st_id="1496">

<operation id="6957" st_id="1495" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1496" st_id="1497">

<operation id="6958" st_id="1496" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1497" st_id="1498">

<operation id="6959" st_id="1497" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1498" st_id="1499">

<operation id="6960" st_id="1498" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1499" st_id="1500">

<operation id="6961" st_id="1499" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1500" st_id="1501">

<operation id="6962" st_id="1500" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1501" st_id="1502">

<operation id="6963" st_id="1501" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1502" st_id="1503">

<operation id="6964" st_id="1502" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1503" st_id="1504">

<operation id="6965" st_id="1503" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1504" st_id="1505">

<operation id="6966" st_id="1504" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1505" st_id="1506">

<operation id="6967" st_id="1505" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1506" st_id="1507">

<operation id="6968" st_id="1506" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1507" st_id="1508">

<operation id="6969" st_id="1507" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1508" st_id="1509">

<operation id="6970" st_id="1508" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1509" st_id="1510">

<operation id="6971" st_id="1509" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1510" st_id="1511">

<operation id="6972" st_id="1510" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1511" st_id="1512">

<operation id="6973" st_id="1511" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1512" st_id="1513">

<operation id="6974" st_id="1512" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1513" st_id="1514">

<operation id="6975" st_id="1513" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1514" st_id="1515">

<operation id="6976" st_id="1514" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1515" st_id="1516">

<operation id="6977" st_id="1515" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1516" st_id="1517">

<operation id="6978" st_id="1516" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1704 %div1_45 = ddiv i64 %sub1_45, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_45"/></StgValue>
</operation>
</state>

<state id="1517" st_id="1518">

<operation id="6979" st_id="1517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:491 %q_addr_48 = getelementptr i64 %q, i64 0, i64 %zext_ln47_46

]]></Node>
<StgValue><ssdm name="q_addr_48"/></StgValue>
</operation>

<operation id="6980" st_id="1517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1705 %bitcast_ln48_198 = bitcast i64 %div1_45

]]></Node>
<StgValue><ssdm name="bitcast_ln48_198"/></StgValue>
</operation>

<operation id="6981" st_id="1517" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1706 %store_ln48 = store i64 %bitcast_ln48_198, i12 %q_addr_48

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="6982" st_id="1517" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1719 %mul4_46 = dmul i64 %div1_45, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_46"/></StgValue>
</operation>
</state>

<state id="1518" st_id="1519">

<operation id="6983" st_id="1518" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1719 %mul4_46 = dmul i64 %div1_45, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_46"/></StgValue>
</operation>
</state>

<state id="1519" st_id="1520">

<operation id="6984" st_id="1519" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1719 %mul4_46 = dmul i64 %div1_45, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_46"/></StgValue>
</operation>
</state>

<state id="1520" st_id="1521">

<operation id="6985" st_id="1520" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1719 %mul4_46 = dmul i64 %div1_45, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_46"/></StgValue>
</operation>
</state>

<state id="1521" st_id="1522">

<operation id="6986" st_id="1521" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1719 %mul4_46 = dmul i64 %div1_45, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_46"/></StgValue>
</operation>
</state>

<state id="1522" st_id="1523">

<operation id="6987" st_id="1522" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1720 %sub1_46 = dsub i64 %sub_46, i64 %mul4_46

]]></Node>
<StgValue><ssdm name="sub1_46"/></StgValue>
</operation>
</state>

<state id="1523" st_id="1524">

<operation id="6988" st_id="1523" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1720 %sub1_46 = dsub i64 %sub_46, i64 %mul4_46

]]></Node>
<StgValue><ssdm name="sub1_46"/></StgValue>
</operation>
</state>

<state id="1524" st_id="1525">

<operation id="6989" st_id="1524" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1720 %sub1_46 = dsub i64 %sub_46, i64 %mul4_46

]]></Node>
<StgValue><ssdm name="sub1_46"/></StgValue>
</operation>
</state>

<state id="1525" st_id="1526">

<operation id="6990" st_id="1525" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1720 %sub1_46 = dsub i64 %sub_46, i64 %mul4_46

]]></Node>
<StgValue><ssdm name="sub1_46"/></StgValue>
</operation>
</state>

<state id="1526" st_id="1527">

<operation id="6991" st_id="1526" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1720 %sub1_46 = dsub i64 %sub_46, i64 %mul4_46

]]></Node>
<StgValue><ssdm name="sub1_46"/></StgValue>
</operation>
</state>

<state id="1527" st_id="1528">

<operation id="6992" st_id="1527" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1528" st_id="1529">

<operation id="6993" st_id="1528" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1529" st_id="1530">

<operation id="6994" st_id="1529" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1530" st_id="1531">

<operation id="6995" st_id="1530" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1531" st_id="1532">

<operation id="6996" st_id="1531" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1532" st_id="1533">

<operation id="6997" st_id="1532" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1533" st_id="1534">

<operation id="6998" st_id="1533" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1534" st_id="1535">

<operation id="6999" st_id="1534" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1535" st_id="1536">

<operation id="7000" st_id="1535" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1536" st_id="1537">

<operation id="7001" st_id="1536" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1537" st_id="1538">

<operation id="7002" st_id="1537" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1538" st_id="1539">

<operation id="7003" st_id="1538" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1539" st_id="1540">

<operation id="7004" st_id="1539" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1540" st_id="1541">

<operation id="7005" st_id="1540" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1541" st_id="1542">

<operation id="7006" st_id="1541" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1542" st_id="1543">

<operation id="7007" st_id="1542" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1543" st_id="1544">

<operation id="7008" st_id="1543" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1544" st_id="1545">

<operation id="7009" st_id="1544" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1545" st_id="1546">

<operation id="7010" st_id="1545" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1546" st_id="1547">

<operation id="7011" st_id="1546" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1547" st_id="1548">

<operation id="7012" st_id="1547" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1548" st_id="1549">

<operation id="7013" st_id="1548" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1721 %div1_46 = ddiv i64 %sub1_46, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_46"/></StgValue>
</operation>
</state>

<state id="1549" st_id="1550">

<operation id="7014" st_id="1549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:492 %q_addr_49 = getelementptr i64 %q, i64 0, i64 %zext_ln47_47

]]></Node>
<StgValue><ssdm name="q_addr_49"/></StgValue>
</operation>

<operation id="7015" st_id="1549" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1722 %bitcast_ln48_201 = bitcast i64 %div1_46

]]></Node>
<StgValue><ssdm name="bitcast_ln48_201"/></StgValue>
</operation>

<operation id="7016" st_id="1549" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1723 %store_ln48 = store i64 %bitcast_ln48_201, i12 %q_addr_49

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7017" st_id="1549" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1736 %mul4_47 = dmul i64 %div1_46, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_47"/></StgValue>
</operation>
</state>

<state id="1550" st_id="1551">

<operation id="7018" st_id="1550" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1736 %mul4_47 = dmul i64 %div1_46, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_47"/></StgValue>
</operation>
</state>

<state id="1551" st_id="1552">

<operation id="7019" st_id="1551" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1736 %mul4_47 = dmul i64 %div1_46, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_47"/></StgValue>
</operation>
</state>

<state id="1552" st_id="1553">

<operation id="7020" st_id="1552" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1736 %mul4_47 = dmul i64 %div1_46, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_47"/></StgValue>
</operation>
</state>

<state id="1553" st_id="1554">

<operation id="7021" st_id="1553" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1736 %mul4_47 = dmul i64 %div1_46, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_47"/></StgValue>
</operation>
</state>

<state id="1554" st_id="1555">

<operation id="7022" st_id="1554" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1737 %sub1_47 = dsub i64 %sub_47, i64 %mul4_47

]]></Node>
<StgValue><ssdm name="sub1_47"/></StgValue>
</operation>
</state>

<state id="1555" st_id="1556">

<operation id="7023" st_id="1555" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1737 %sub1_47 = dsub i64 %sub_47, i64 %mul4_47

]]></Node>
<StgValue><ssdm name="sub1_47"/></StgValue>
</operation>
</state>

<state id="1556" st_id="1557">

<operation id="7024" st_id="1556" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1737 %sub1_47 = dsub i64 %sub_47, i64 %mul4_47

]]></Node>
<StgValue><ssdm name="sub1_47"/></StgValue>
</operation>
</state>

<state id="1557" st_id="1558">

<operation id="7025" st_id="1557" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1737 %sub1_47 = dsub i64 %sub_47, i64 %mul4_47

]]></Node>
<StgValue><ssdm name="sub1_47"/></StgValue>
</operation>
</state>

<state id="1558" st_id="1559">

<operation id="7026" st_id="1558" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1737 %sub1_47 = dsub i64 %sub_47, i64 %mul4_47

]]></Node>
<StgValue><ssdm name="sub1_47"/></StgValue>
</operation>
</state>

<state id="1559" st_id="1560">

<operation id="7027" st_id="1559" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1560" st_id="1561">

<operation id="7028" st_id="1560" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1561" st_id="1562">

<operation id="7029" st_id="1561" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1562" st_id="1563">

<operation id="7030" st_id="1562" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1563" st_id="1564">

<operation id="7031" st_id="1563" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1564" st_id="1565">

<operation id="7032" st_id="1564" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1565" st_id="1566">

<operation id="7033" st_id="1565" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1566" st_id="1567">

<operation id="7034" st_id="1566" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1567" st_id="1568">

<operation id="7035" st_id="1567" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1568" st_id="1569">

<operation id="7036" st_id="1568" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1569" st_id="1570">

<operation id="7037" st_id="1569" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1570" st_id="1571">

<operation id="7038" st_id="1570" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1571" st_id="1572">

<operation id="7039" st_id="1571" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1572" st_id="1573">

<operation id="7040" st_id="1572" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1573" st_id="1574">

<operation id="7041" st_id="1573" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1574" st_id="1575">

<operation id="7042" st_id="1574" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1575" st_id="1576">

<operation id="7043" st_id="1575" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1576" st_id="1577">

<operation id="7044" st_id="1576" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1577" st_id="1578">

<operation id="7045" st_id="1577" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1578" st_id="1579">

<operation id="7046" st_id="1578" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1579" st_id="1580">

<operation id="7047" st_id="1579" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1580" st_id="1581">

<operation id="7048" st_id="1580" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1738 %div1_47 = ddiv i64 %sub1_47, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_47"/></StgValue>
</operation>
</state>

<state id="1581" st_id="1582">

<operation id="7049" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:493 %q_addr_50 = getelementptr i64 %q, i64 0, i64 %zext_ln47_48

]]></Node>
<StgValue><ssdm name="q_addr_50"/></StgValue>
</operation>

<operation id="7050" st_id="1581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1739 %bitcast_ln48_204 = bitcast i64 %div1_47

]]></Node>
<StgValue><ssdm name="bitcast_ln48_204"/></StgValue>
</operation>

<operation id="7051" st_id="1581" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1740 %store_ln48 = store i64 %bitcast_ln48_204, i12 %q_addr_50

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7052" st_id="1581" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1753 %mul4_48 = dmul i64 %div1_47, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_48"/></StgValue>
</operation>
</state>

<state id="1582" st_id="1583">

<operation id="7053" st_id="1582" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1753 %mul4_48 = dmul i64 %div1_47, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_48"/></StgValue>
</operation>
</state>

<state id="1583" st_id="1584">

<operation id="7054" st_id="1583" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1753 %mul4_48 = dmul i64 %div1_47, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_48"/></StgValue>
</operation>
</state>

<state id="1584" st_id="1585">

<operation id="7055" st_id="1584" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1753 %mul4_48 = dmul i64 %div1_47, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_48"/></StgValue>
</operation>
</state>

<state id="1585" st_id="1586">

<operation id="7056" st_id="1585" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1753 %mul4_48 = dmul i64 %div1_47, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_48"/></StgValue>
</operation>
</state>

<state id="1586" st_id="1587">

<operation id="7057" st_id="1586" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1754 %sub1_48 = dsub i64 %sub_48, i64 %mul4_48

]]></Node>
<StgValue><ssdm name="sub1_48"/></StgValue>
</operation>
</state>

<state id="1587" st_id="1588">

<operation id="7058" st_id="1587" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1754 %sub1_48 = dsub i64 %sub_48, i64 %mul4_48

]]></Node>
<StgValue><ssdm name="sub1_48"/></StgValue>
</operation>
</state>

<state id="1588" st_id="1589">

<operation id="7059" st_id="1588" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1754 %sub1_48 = dsub i64 %sub_48, i64 %mul4_48

]]></Node>
<StgValue><ssdm name="sub1_48"/></StgValue>
</operation>
</state>

<state id="1589" st_id="1590">

<operation id="7060" st_id="1589" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1754 %sub1_48 = dsub i64 %sub_48, i64 %mul4_48

]]></Node>
<StgValue><ssdm name="sub1_48"/></StgValue>
</operation>
</state>

<state id="1590" st_id="1591">

<operation id="7061" st_id="1590" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1754 %sub1_48 = dsub i64 %sub_48, i64 %mul4_48

]]></Node>
<StgValue><ssdm name="sub1_48"/></StgValue>
</operation>
</state>

<state id="1591" st_id="1592">

<operation id="7062" st_id="1591" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1592" st_id="1593">

<operation id="7063" st_id="1592" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1593" st_id="1594">

<operation id="7064" st_id="1593" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1594" st_id="1595">

<operation id="7065" st_id="1594" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1595" st_id="1596">

<operation id="7066" st_id="1595" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1596" st_id="1597">

<operation id="7067" st_id="1596" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1597" st_id="1598">

<operation id="7068" st_id="1597" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1598" st_id="1599">

<operation id="7069" st_id="1598" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1599" st_id="1600">

<operation id="7070" st_id="1599" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1600" st_id="1601">

<operation id="7071" st_id="1600" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1601" st_id="1602">

<operation id="7072" st_id="1601" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1602" st_id="1603">

<operation id="7073" st_id="1602" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1603" st_id="1604">

<operation id="7074" st_id="1603" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1604" st_id="1605">

<operation id="7075" st_id="1604" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1605" st_id="1606">

<operation id="7076" st_id="1605" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1606" st_id="1607">

<operation id="7077" st_id="1606" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1607" st_id="1608">

<operation id="7078" st_id="1607" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1608" st_id="1609">

<operation id="7079" st_id="1608" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1609" st_id="1610">

<operation id="7080" st_id="1609" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1610" st_id="1611">

<operation id="7081" st_id="1610" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1611" st_id="1612">

<operation id="7082" st_id="1611" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1612" st_id="1613">

<operation id="7083" st_id="1612" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1755 %div1_48 = ddiv i64 %sub1_48, i64 100.001

]]></Node>
<StgValue><ssdm name="div1_48"/></StgValue>
</operation>
</state>

<state id="1613" st_id="1614">

<operation id="7084" st_id="1613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:494 %q_addr_51 = getelementptr i64 %q, i64 0, i64 %zext_ln47_49

]]></Node>
<StgValue><ssdm name="q_addr_51"/></StgValue>
</operation>

<operation id="7085" st_id="1613" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1756 %bitcast_ln48_207 = bitcast i64 %div1_48

]]></Node>
<StgValue><ssdm name="bitcast_ln48_207"/></StgValue>
</operation>

<operation id="7086" st_id="1613" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1757 %store_ln48 = store i64 %bitcast_ln48_207, i12 %q_addr_51

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7087" st_id="1613" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1770 %mul4_49 = dmul i64 %div1_48, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_49"/></StgValue>
</operation>
</state>

<state id="1614" st_id="1615">

<operation id="7088" st_id="1614" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1770 %mul4_49 = dmul i64 %div1_48, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_49"/></StgValue>
</operation>
</state>

<state id="1615" st_id="1616">

<operation id="7089" st_id="1615" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1770 %mul4_49 = dmul i64 %div1_48, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_49"/></StgValue>
</operation>
</state>

<state id="1616" st_id="1617">

<operation id="7090" st_id="1616" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1770 %mul4_49 = dmul i64 %div1_48, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_49"/></StgValue>
</operation>
</state>

<state id="1617" st_id="1618">

<operation id="7091" st_id="1617" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1770 %mul4_49 = dmul i64 %div1_48, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_49"/></StgValue>
</operation>
</state>

<state id="1618" st_id="1619">

<operation id="7092" st_id="1618" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1771 %sub1_49 = dsub i64 %sub_49, i64 %mul4_49

]]></Node>
<StgValue><ssdm name="sub1_49"/></StgValue>
</operation>
</state>

<state id="1619" st_id="1620">

<operation id="7093" st_id="1619" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1771 %sub1_49 = dsub i64 %sub_49, i64 %mul4_49

]]></Node>
<StgValue><ssdm name="sub1_49"/></StgValue>
</operation>
</state>

<state id="1620" st_id="1621">

<operation id="7094" st_id="1620" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1771 %sub1_49 = dsub i64 %sub_49, i64 %mul4_49

]]></Node>
<StgValue><ssdm name="sub1_49"/></StgValue>
</operation>
</state>

<state id="1621" st_id="1622">

<operation id="7095" st_id="1621" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1771 %sub1_49 = dsub i64 %sub_49, i64 %mul4_49

]]></Node>
<StgValue><ssdm name="sub1_49"/></StgValue>
</operation>
</state>

<state id="1622" st_id="1623">

<operation id="7096" st_id="1622" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1771 %sub1_49 = dsub i64 %sub_49, i64 %mul4_49

]]></Node>
<StgValue><ssdm name="sub1_49"/></StgValue>
</operation>
</state>

<state id="1623" st_id="1624">

<operation id="7097" st_id="1623" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1624" st_id="1625">

<operation id="7098" st_id="1624" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1625" st_id="1626">

<operation id="7099" st_id="1625" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1626" st_id="1627">

<operation id="7100" st_id="1626" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1627" st_id="1628">

<operation id="7101" st_id="1627" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1628" st_id="1629">

<operation id="7102" st_id="1628" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1629" st_id="1630">

<operation id="7103" st_id="1629" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1630" st_id="1631">

<operation id="7104" st_id="1630" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1631" st_id="1632">

<operation id="7105" st_id="1631" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1632" st_id="1633">

<operation id="7106" st_id="1632" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1633" st_id="1634">

<operation id="7107" st_id="1633" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1634" st_id="1635">

<operation id="7108" st_id="1634" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1635" st_id="1636">

<operation id="7109" st_id="1635" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1636" st_id="1637">

<operation id="7110" st_id="1636" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1637" st_id="1638">

<operation id="7111" st_id="1637" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1638" st_id="1639">

<operation id="7112" st_id="1638" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1639" st_id="1640">

<operation id="7113" st_id="1639" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1640" st_id="1641">

<operation id="7114" st_id="1640" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1641" st_id="1642">

<operation id="7115" st_id="1641" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1642" st_id="1643">

<operation id="7116" st_id="1642" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1643" st_id="1644">

<operation id="7117" st_id="1643" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1644" st_id="1645">

<operation id="7118" st_id="1644" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1772 %div1_49 = ddiv i64 %sub1_49, i64 100

]]></Node>
<StgValue><ssdm name="div1_49"/></StgValue>
</operation>
</state>

<state id="1645" st_id="1646">

<operation id="7119" st_id="1645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:495 %q_addr_52 = getelementptr i64 %q, i64 0, i64 %zext_ln47_50

]]></Node>
<StgValue><ssdm name="q_addr_52"/></StgValue>
</operation>

<operation id="7120" st_id="1645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1773 %bitcast_ln48_210 = bitcast i64 %div1_49

]]></Node>
<StgValue><ssdm name="bitcast_ln48_210"/></StgValue>
</operation>

<operation id="7121" st_id="1645" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1774 %store_ln48 = store i64 %bitcast_ln48_210, i12 %q_addr_52

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7122" st_id="1645" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1787 %mul4_50 = dmul i64 %div1_49, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_50"/></StgValue>
</operation>
</state>

<state id="1646" st_id="1647">

<operation id="7123" st_id="1646" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1787 %mul4_50 = dmul i64 %div1_49, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_50"/></StgValue>
</operation>
</state>

<state id="1647" st_id="1648">

<operation id="7124" st_id="1647" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1787 %mul4_50 = dmul i64 %div1_49, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_50"/></StgValue>
</operation>
</state>

<state id="1648" st_id="1649">

<operation id="7125" st_id="1648" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1787 %mul4_50 = dmul i64 %div1_49, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_50"/></StgValue>
</operation>
</state>

<state id="1649" st_id="1650">

<operation id="7126" st_id="1649" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1787 %mul4_50 = dmul i64 %div1_49, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_50"/></StgValue>
</operation>
</state>

<state id="1650" st_id="1651">

<operation id="7127" st_id="1650" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1788 %sub1_50 = dsub i64 %sub_50, i64 %mul4_50

]]></Node>
<StgValue><ssdm name="sub1_50"/></StgValue>
</operation>
</state>

<state id="1651" st_id="1652">

<operation id="7128" st_id="1651" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1788 %sub1_50 = dsub i64 %sub_50, i64 %mul4_50

]]></Node>
<StgValue><ssdm name="sub1_50"/></StgValue>
</operation>
</state>

<state id="1652" st_id="1653">

<operation id="7129" st_id="1652" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1788 %sub1_50 = dsub i64 %sub_50, i64 %mul4_50

]]></Node>
<StgValue><ssdm name="sub1_50"/></StgValue>
</operation>
</state>

<state id="1653" st_id="1654">

<operation id="7130" st_id="1653" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1788 %sub1_50 = dsub i64 %sub_50, i64 %mul4_50

]]></Node>
<StgValue><ssdm name="sub1_50"/></StgValue>
</operation>
</state>

<state id="1654" st_id="1655">

<operation id="7131" st_id="1654" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1788 %sub1_50 = dsub i64 %sub_50, i64 %mul4_50

]]></Node>
<StgValue><ssdm name="sub1_50"/></StgValue>
</operation>
</state>

<state id="1655" st_id="1656">

<operation id="7132" st_id="1655" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1656" st_id="1657">

<operation id="7133" st_id="1656" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1657" st_id="1658">

<operation id="7134" st_id="1657" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1658" st_id="1659">

<operation id="7135" st_id="1658" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1659" st_id="1660">

<operation id="7136" st_id="1659" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1660" st_id="1661">

<operation id="7137" st_id="1660" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1661" st_id="1662">

<operation id="7138" st_id="1661" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1662" st_id="1663">

<operation id="7139" st_id="1662" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1663" st_id="1664">

<operation id="7140" st_id="1663" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1664" st_id="1665">

<operation id="7141" st_id="1664" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1665" st_id="1666">

<operation id="7142" st_id="1665" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1666" st_id="1667">

<operation id="7143" st_id="1666" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1667" st_id="1668">

<operation id="7144" st_id="1667" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1668" st_id="1669">

<operation id="7145" st_id="1668" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1669" st_id="1670">

<operation id="7146" st_id="1669" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1670" st_id="1671">

<operation id="7147" st_id="1670" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1671" st_id="1672">

<operation id="7148" st_id="1671" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1672" st_id="1673">

<operation id="7149" st_id="1672" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1673" st_id="1674">

<operation id="7150" st_id="1673" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1674" st_id="1675">

<operation id="7151" st_id="1674" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1675" st_id="1676">

<operation id="7152" st_id="1675" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1676" st_id="1677">

<operation id="7153" st_id="1676" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1789 %div1_50 = ddiv i64 %sub1_50, i64 100

]]></Node>
<StgValue><ssdm name="div1_50"/></StgValue>
</operation>
</state>

<state id="1677" st_id="1678">

<operation id="7154" st_id="1677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:496 %q_addr_53 = getelementptr i64 %q, i64 0, i64 %zext_ln47_51

]]></Node>
<StgValue><ssdm name="q_addr_53"/></StgValue>
</operation>

<operation id="7155" st_id="1677" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1790 %bitcast_ln48_213 = bitcast i64 %div1_50

]]></Node>
<StgValue><ssdm name="bitcast_ln48_213"/></StgValue>
</operation>

<operation id="7156" st_id="1677" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1791 %store_ln48 = store i64 %bitcast_ln48_213, i12 %q_addr_53

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7157" st_id="1677" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1804 %mul4_51 = dmul i64 %div1_50, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_51"/></StgValue>
</operation>
</state>

<state id="1678" st_id="1679">

<operation id="7158" st_id="1678" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1804 %mul4_51 = dmul i64 %div1_50, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_51"/></StgValue>
</operation>
</state>

<state id="1679" st_id="1680">

<operation id="7159" st_id="1679" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1804 %mul4_51 = dmul i64 %div1_50, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_51"/></StgValue>
</operation>
</state>

<state id="1680" st_id="1681">

<operation id="7160" st_id="1680" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1804 %mul4_51 = dmul i64 %div1_50, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_51"/></StgValue>
</operation>
</state>

<state id="1681" st_id="1682">

<operation id="7161" st_id="1681" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1804 %mul4_51 = dmul i64 %div1_50, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_51"/></StgValue>
</operation>
</state>

<state id="1682" st_id="1683">

<operation id="7162" st_id="1682" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1805 %sub1_51 = dsub i64 %sub_51, i64 %mul4_51

]]></Node>
<StgValue><ssdm name="sub1_51"/></StgValue>
</operation>
</state>

<state id="1683" st_id="1684">

<operation id="7163" st_id="1683" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1805 %sub1_51 = dsub i64 %sub_51, i64 %mul4_51

]]></Node>
<StgValue><ssdm name="sub1_51"/></StgValue>
</operation>
</state>

<state id="1684" st_id="1685">

<operation id="7164" st_id="1684" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1805 %sub1_51 = dsub i64 %sub_51, i64 %mul4_51

]]></Node>
<StgValue><ssdm name="sub1_51"/></StgValue>
</operation>
</state>

<state id="1685" st_id="1686">

<operation id="7165" st_id="1685" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1805 %sub1_51 = dsub i64 %sub_51, i64 %mul4_51

]]></Node>
<StgValue><ssdm name="sub1_51"/></StgValue>
</operation>
</state>

<state id="1686" st_id="1687">

<operation id="7166" st_id="1686" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1805 %sub1_51 = dsub i64 %sub_51, i64 %mul4_51

]]></Node>
<StgValue><ssdm name="sub1_51"/></StgValue>
</operation>
</state>

<state id="1687" st_id="1688">

<operation id="7167" st_id="1687" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1688" st_id="1689">

<operation id="7168" st_id="1688" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1689" st_id="1690">

<operation id="7169" st_id="1689" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1690" st_id="1691">

<operation id="7170" st_id="1690" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1691" st_id="1692">

<operation id="7171" st_id="1691" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1692" st_id="1693">

<operation id="7172" st_id="1692" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1693" st_id="1694">

<operation id="7173" st_id="1693" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1694" st_id="1695">

<operation id="7174" st_id="1694" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1695" st_id="1696">

<operation id="7175" st_id="1695" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1696" st_id="1697">

<operation id="7176" st_id="1696" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1697" st_id="1698">

<operation id="7177" st_id="1697" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1698" st_id="1699">

<operation id="7178" st_id="1698" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1699" st_id="1700">

<operation id="7179" st_id="1699" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1700" st_id="1701">

<operation id="7180" st_id="1700" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1701" st_id="1702">

<operation id="7181" st_id="1701" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1702" st_id="1703">

<operation id="7182" st_id="1702" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1703" st_id="1704">

<operation id="7183" st_id="1703" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1704" st_id="1705">

<operation id="7184" st_id="1704" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1705" st_id="1706">

<operation id="7185" st_id="1705" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1706" st_id="1707">

<operation id="7186" st_id="1706" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1707" st_id="1708">

<operation id="7187" st_id="1707" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1708" st_id="1709">

<operation id="7188" st_id="1708" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1806 %div1_51 = ddiv i64 %sub1_51, i64 100

]]></Node>
<StgValue><ssdm name="div1_51"/></StgValue>
</operation>
</state>

<state id="1709" st_id="1710">

<operation id="7189" st_id="1709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:497 %q_addr_54 = getelementptr i64 %q, i64 0, i64 %zext_ln47_52

]]></Node>
<StgValue><ssdm name="q_addr_54"/></StgValue>
</operation>

<operation id="7190" st_id="1709" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1807 %bitcast_ln48_216 = bitcast i64 %div1_51

]]></Node>
<StgValue><ssdm name="bitcast_ln48_216"/></StgValue>
</operation>

<operation id="7191" st_id="1709" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1808 %store_ln48 = store i64 %bitcast_ln48_216, i12 %q_addr_54

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7192" st_id="1709" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1821 %mul4_52 = dmul i64 %div1_51, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_52"/></StgValue>
</operation>
</state>

<state id="1710" st_id="1711">

<operation id="7193" st_id="1710" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1821 %mul4_52 = dmul i64 %div1_51, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_52"/></StgValue>
</operation>
</state>

<state id="1711" st_id="1712">

<operation id="7194" st_id="1711" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1821 %mul4_52 = dmul i64 %div1_51, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_52"/></StgValue>
</operation>
</state>

<state id="1712" st_id="1713">

<operation id="7195" st_id="1712" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1821 %mul4_52 = dmul i64 %div1_51, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_52"/></StgValue>
</operation>
</state>

<state id="1713" st_id="1714">

<operation id="7196" st_id="1713" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1821 %mul4_52 = dmul i64 %div1_51, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_52"/></StgValue>
</operation>
</state>

<state id="1714" st_id="1715">

<operation id="7197" st_id="1714" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1822 %sub1_52 = dsub i64 %sub_52, i64 %mul4_52

]]></Node>
<StgValue><ssdm name="sub1_52"/></StgValue>
</operation>
</state>

<state id="1715" st_id="1716">

<operation id="7198" st_id="1715" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1822 %sub1_52 = dsub i64 %sub_52, i64 %mul4_52

]]></Node>
<StgValue><ssdm name="sub1_52"/></StgValue>
</operation>
</state>

<state id="1716" st_id="1717">

<operation id="7199" st_id="1716" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1822 %sub1_52 = dsub i64 %sub_52, i64 %mul4_52

]]></Node>
<StgValue><ssdm name="sub1_52"/></StgValue>
</operation>
</state>

<state id="1717" st_id="1718">

<operation id="7200" st_id="1717" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1822 %sub1_52 = dsub i64 %sub_52, i64 %mul4_52

]]></Node>
<StgValue><ssdm name="sub1_52"/></StgValue>
</operation>
</state>

<state id="1718" st_id="1719">

<operation id="7201" st_id="1718" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1822 %sub1_52 = dsub i64 %sub_52, i64 %mul4_52

]]></Node>
<StgValue><ssdm name="sub1_52"/></StgValue>
</operation>
</state>

<state id="1719" st_id="1720">

<operation id="7202" st_id="1719" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1720" st_id="1721">

<operation id="7203" st_id="1720" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1721" st_id="1722">

<operation id="7204" st_id="1721" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1722" st_id="1723">

<operation id="7205" st_id="1722" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1723" st_id="1724">

<operation id="7206" st_id="1723" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1724" st_id="1725">

<operation id="7207" st_id="1724" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1725" st_id="1726">

<operation id="7208" st_id="1725" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1726" st_id="1727">

<operation id="7209" st_id="1726" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1727" st_id="1728">

<operation id="7210" st_id="1727" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1728" st_id="1729">

<operation id="7211" st_id="1728" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1729" st_id="1730">

<operation id="7212" st_id="1729" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1730" st_id="1731">

<operation id="7213" st_id="1730" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1731" st_id="1732">

<operation id="7214" st_id="1731" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1732" st_id="1733">

<operation id="7215" st_id="1732" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1733" st_id="1734">

<operation id="7216" st_id="1733" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1734" st_id="1735">

<operation id="7217" st_id="1734" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1735" st_id="1736">

<operation id="7218" st_id="1735" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1736" st_id="1737">

<operation id="7219" st_id="1736" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1737" st_id="1738">

<operation id="7220" st_id="1737" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1738" st_id="1739">

<operation id="7221" st_id="1738" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1739" st_id="1740">

<operation id="7222" st_id="1739" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1740" st_id="1741">

<operation id="7223" st_id="1740" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1823 %div1_52 = ddiv i64 %sub1_52, i64 100

]]></Node>
<StgValue><ssdm name="div1_52"/></StgValue>
</operation>
</state>

<state id="1741" st_id="1742">

<operation id="7224" st_id="1741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:498 %q_addr_55 = getelementptr i64 %q, i64 0, i64 %zext_ln47_53

]]></Node>
<StgValue><ssdm name="q_addr_55"/></StgValue>
</operation>

<operation id="7225" st_id="1741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1824 %bitcast_ln48_219 = bitcast i64 %div1_52

]]></Node>
<StgValue><ssdm name="bitcast_ln48_219"/></StgValue>
</operation>

<operation id="7226" st_id="1741" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1825 %store_ln48 = store i64 %bitcast_ln48_219, i12 %q_addr_55

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7227" st_id="1741" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1838 %mul4_53 = dmul i64 %div1_52, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_53"/></StgValue>
</operation>
</state>

<state id="1742" st_id="1743">

<operation id="7228" st_id="1742" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1838 %mul4_53 = dmul i64 %div1_52, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_53"/></StgValue>
</operation>
</state>

<state id="1743" st_id="1744">

<operation id="7229" st_id="1743" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1838 %mul4_53 = dmul i64 %div1_52, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_53"/></StgValue>
</operation>
</state>

<state id="1744" st_id="1745">

<operation id="7230" st_id="1744" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1838 %mul4_53 = dmul i64 %div1_52, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_53"/></StgValue>
</operation>
</state>

<state id="1745" st_id="1746">

<operation id="7231" st_id="1745" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1838 %mul4_53 = dmul i64 %div1_52, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_53"/></StgValue>
</operation>
</state>

<state id="1746" st_id="1747">

<operation id="7232" st_id="1746" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1839 %sub1_53 = dsub i64 %sub_53, i64 %mul4_53

]]></Node>
<StgValue><ssdm name="sub1_53"/></StgValue>
</operation>
</state>

<state id="1747" st_id="1748">

<operation id="7233" st_id="1747" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1839 %sub1_53 = dsub i64 %sub_53, i64 %mul4_53

]]></Node>
<StgValue><ssdm name="sub1_53"/></StgValue>
</operation>
</state>

<state id="1748" st_id="1749">

<operation id="7234" st_id="1748" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1839 %sub1_53 = dsub i64 %sub_53, i64 %mul4_53

]]></Node>
<StgValue><ssdm name="sub1_53"/></StgValue>
</operation>
</state>

<state id="1749" st_id="1750">

<operation id="7235" st_id="1749" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1839 %sub1_53 = dsub i64 %sub_53, i64 %mul4_53

]]></Node>
<StgValue><ssdm name="sub1_53"/></StgValue>
</operation>
</state>

<state id="1750" st_id="1751">

<operation id="7236" st_id="1750" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1839 %sub1_53 = dsub i64 %sub_53, i64 %mul4_53

]]></Node>
<StgValue><ssdm name="sub1_53"/></StgValue>
</operation>
</state>

<state id="1751" st_id="1752">

<operation id="7237" st_id="1751" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1752" st_id="1753">

<operation id="7238" st_id="1752" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1753" st_id="1754">

<operation id="7239" st_id="1753" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1754" st_id="1755">

<operation id="7240" st_id="1754" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1755" st_id="1756">

<operation id="7241" st_id="1755" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1756" st_id="1757">

<operation id="7242" st_id="1756" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1757" st_id="1758">

<operation id="7243" st_id="1757" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1758" st_id="1759">

<operation id="7244" st_id="1758" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1759" st_id="1760">

<operation id="7245" st_id="1759" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1760" st_id="1761">

<operation id="7246" st_id="1760" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1761" st_id="1762">

<operation id="7247" st_id="1761" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1762" st_id="1763">

<operation id="7248" st_id="1762" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1763" st_id="1764">

<operation id="7249" st_id="1763" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1764" st_id="1765">

<operation id="7250" st_id="1764" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1765" st_id="1766">

<operation id="7251" st_id="1765" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1766" st_id="1767">

<operation id="7252" st_id="1766" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1767" st_id="1768">

<operation id="7253" st_id="1767" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1768" st_id="1769">

<operation id="7254" st_id="1768" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1769" st_id="1770">

<operation id="7255" st_id="1769" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1770" st_id="1771">

<operation id="7256" st_id="1770" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1771" st_id="1772">

<operation id="7257" st_id="1771" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1772" st_id="1773">

<operation id="7258" st_id="1772" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1840 %div1_53 = ddiv i64 %sub1_53, i64 100

]]></Node>
<StgValue><ssdm name="div1_53"/></StgValue>
</operation>
</state>

<state id="1773" st_id="1774">

<operation id="7259" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:499 %q_addr_56 = getelementptr i64 %q, i64 0, i64 %zext_ln47_54

]]></Node>
<StgValue><ssdm name="q_addr_56"/></StgValue>
</operation>

<operation id="7260" st_id="1773" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1841 %bitcast_ln48_222 = bitcast i64 %div1_53

]]></Node>
<StgValue><ssdm name="bitcast_ln48_222"/></StgValue>
</operation>

<operation id="7261" st_id="1773" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1842 %store_ln48 = store i64 %bitcast_ln48_222, i12 %q_addr_56

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7262" st_id="1773" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1855 %mul4_54 = dmul i64 %div1_53, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_54"/></StgValue>
</operation>
</state>

<state id="1774" st_id="1775">

<operation id="7263" st_id="1774" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1855 %mul4_54 = dmul i64 %div1_53, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_54"/></StgValue>
</operation>
</state>

<state id="1775" st_id="1776">

<operation id="7264" st_id="1775" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1855 %mul4_54 = dmul i64 %div1_53, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_54"/></StgValue>
</operation>
</state>

<state id="1776" st_id="1777">

<operation id="7265" st_id="1776" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1855 %mul4_54 = dmul i64 %div1_53, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_54"/></StgValue>
</operation>
</state>

<state id="1777" st_id="1778">

<operation id="7266" st_id="1777" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1855 %mul4_54 = dmul i64 %div1_53, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_54"/></StgValue>
</operation>
</state>

<state id="1778" st_id="1779">

<operation id="7267" st_id="1778" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1856 %sub1_54 = dsub i64 %sub_54, i64 %mul4_54

]]></Node>
<StgValue><ssdm name="sub1_54"/></StgValue>
</operation>
</state>

<state id="1779" st_id="1780">

<operation id="7268" st_id="1779" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1856 %sub1_54 = dsub i64 %sub_54, i64 %mul4_54

]]></Node>
<StgValue><ssdm name="sub1_54"/></StgValue>
</operation>
</state>

<state id="1780" st_id="1781">

<operation id="7269" st_id="1780" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1856 %sub1_54 = dsub i64 %sub_54, i64 %mul4_54

]]></Node>
<StgValue><ssdm name="sub1_54"/></StgValue>
</operation>
</state>

<state id="1781" st_id="1782">

<operation id="7270" st_id="1781" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1856 %sub1_54 = dsub i64 %sub_54, i64 %mul4_54

]]></Node>
<StgValue><ssdm name="sub1_54"/></StgValue>
</operation>
</state>

<state id="1782" st_id="1783">

<operation id="7271" st_id="1782" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1856 %sub1_54 = dsub i64 %sub_54, i64 %mul4_54

]]></Node>
<StgValue><ssdm name="sub1_54"/></StgValue>
</operation>
</state>

<state id="1783" st_id="1784">

<operation id="7272" st_id="1783" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1784" st_id="1785">

<operation id="7273" st_id="1784" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1785" st_id="1786">

<operation id="7274" st_id="1785" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1786" st_id="1787">

<operation id="7275" st_id="1786" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1787" st_id="1788">

<operation id="7276" st_id="1787" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1788" st_id="1789">

<operation id="7277" st_id="1788" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1789" st_id="1790">

<operation id="7278" st_id="1789" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1790" st_id="1791">

<operation id="7279" st_id="1790" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1791" st_id="1792">

<operation id="7280" st_id="1791" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1792" st_id="1793">

<operation id="7281" st_id="1792" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1793" st_id="1794">

<operation id="7282" st_id="1793" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1794" st_id="1795">

<operation id="7283" st_id="1794" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1795" st_id="1796">

<operation id="7284" st_id="1795" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1796" st_id="1797">

<operation id="7285" st_id="1796" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1797" st_id="1798">

<operation id="7286" st_id="1797" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1798" st_id="1799">

<operation id="7287" st_id="1798" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1799" st_id="1800">

<operation id="7288" st_id="1799" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1800" st_id="1801">

<operation id="7289" st_id="1800" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1801" st_id="1802">

<operation id="7290" st_id="1801" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1802" st_id="1803">

<operation id="7291" st_id="1802" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1803" st_id="1804">

<operation id="7292" st_id="1803" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1804" st_id="1805">

<operation id="7293" st_id="1804" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1857 %div1_54 = ddiv i64 %sub1_54, i64 100

]]></Node>
<StgValue><ssdm name="div1_54"/></StgValue>
</operation>
</state>

<state id="1805" st_id="1806">

<operation id="7294" st_id="1805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:500 %q_addr_57 = getelementptr i64 %q, i64 0, i64 %zext_ln47_55

]]></Node>
<StgValue><ssdm name="q_addr_57"/></StgValue>
</operation>

<operation id="7295" st_id="1805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1858 %bitcast_ln48_225 = bitcast i64 %div1_54

]]></Node>
<StgValue><ssdm name="bitcast_ln48_225"/></StgValue>
</operation>

<operation id="7296" st_id="1805" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1859 %store_ln48 = store i64 %bitcast_ln48_225, i12 %q_addr_57

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7297" st_id="1805" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1872 %mul4_55 = dmul i64 %div1_54, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_55"/></StgValue>
</operation>
</state>

<state id="1806" st_id="1807">

<operation id="7298" st_id="1806" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1872 %mul4_55 = dmul i64 %div1_54, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_55"/></StgValue>
</operation>
</state>

<state id="1807" st_id="1808">

<operation id="7299" st_id="1807" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1872 %mul4_55 = dmul i64 %div1_54, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_55"/></StgValue>
</operation>
</state>

<state id="1808" st_id="1809">

<operation id="7300" st_id="1808" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1872 %mul4_55 = dmul i64 %div1_54, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_55"/></StgValue>
</operation>
</state>

<state id="1809" st_id="1810">

<operation id="7301" st_id="1809" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1872 %mul4_55 = dmul i64 %div1_54, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_55"/></StgValue>
</operation>
</state>

<state id="1810" st_id="1811">

<operation id="7302" st_id="1810" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1873 %sub1_55 = dsub i64 %sub_55, i64 %mul4_55

]]></Node>
<StgValue><ssdm name="sub1_55"/></StgValue>
</operation>
</state>

<state id="1811" st_id="1812">

<operation id="7303" st_id="1811" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1873 %sub1_55 = dsub i64 %sub_55, i64 %mul4_55

]]></Node>
<StgValue><ssdm name="sub1_55"/></StgValue>
</operation>
</state>

<state id="1812" st_id="1813">

<operation id="7304" st_id="1812" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1873 %sub1_55 = dsub i64 %sub_55, i64 %mul4_55

]]></Node>
<StgValue><ssdm name="sub1_55"/></StgValue>
</operation>
</state>

<state id="1813" st_id="1814">

<operation id="7305" st_id="1813" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1873 %sub1_55 = dsub i64 %sub_55, i64 %mul4_55

]]></Node>
<StgValue><ssdm name="sub1_55"/></StgValue>
</operation>
</state>

<state id="1814" st_id="1815">

<operation id="7306" st_id="1814" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1873 %sub1_55 = dsub i64 %sub_55, i64 %mul4_55

]]></Node>
<StgValue><ssdm name="sub1_55"/></StgValue>
</operation>
</state>

<state id="1815" st_id="1816">

<operation id="7307" st_id="1815" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1816" st_id="1817">

<operation id="7308" st_id="1816" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1817" st_id="1818">

<operation id="7309" st_id="1817" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1818" st_id="1819">

<operation id="7310" st_id="1818" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1819" st_id="1820">

<operation id="7311" st_id="1819" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1820" st_id="1821">

<operation id="7312" st_id="1820" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1821" st_id="1822">

<operation id="7313" st_id="1821" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1822" st_id="1823">

<operation id="7314" st_id="1822" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1823" st_id="1824">

<operation id="7315" st_id="1823" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1824" st_id="1825">

<operation id="7316" st_id="1824" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1825" st_id="1826">

<operation id="7317" st_id="1825" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1826" st_id="1827">

<operation id="7318" st_id="1826" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1827" st_id="1828">

<operation id="7319" st_id="1827" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1828" st_id="1829">

<operation id="7320" st_id="1828" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1829" st_id="1830">

<operation id="7321" st_id="1829" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1830" st_id="1831">

<operation id="7322" st_id="1830" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1831" st_id="1832">

<operation id="7323" st_id="1831" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1832" st_id="1833">

<operation id="7324" st_id="1832" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1833" st_id="1834">

<operation id="7325" st_id="1833" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1834" st_id="1835">

<operation id="7326" st_id="1834" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1835" st_id="1836">

<operation id="7327" st_id="1835" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1836" st_id="1837">

<operation id="7328" st_id="1836" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1874 %div1_55 = ddiv i64 %sub1_55, i64 100

]]></Node>
<StgValue><ssdm name="div1_55"/></StgValue>
</operation>
</state>

<state id="1837" st_id="1838">

<operation id="7329" st_id="1837" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:501 %q_addr_58 = getelementptr i64 %q, i64 0, i64 %zext_ln47_56

]]></Node>
<StgValue><ssdm name="q_addr_58"/></StgValue>
</operation>

<operation id="7330" st_id="1837" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1875 %bitcast_ln48_228 = bitcast i64 %div1_55

]]></Node>
<StgValue><ssdm name="bitcast_ln48_228"/></StgValue>
</operation>

<operation id="7331" st_id="1837" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1876 %store_ln48 = store i64 %bitcast_ln48_228, i12 %q_addr_58

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7332" st_id="1837" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1889 %mul4_56 = dmul i64 %div1_55, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_56"/></StgValue>
</operation>
</state>

<state id="1838" st_id="1839">

<operation id="7333" st_id="1838" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1889 %mul4_56 = dmul i64 %div1_55, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_56"/></StgValue>
</operation>
</state>

<state id="1839" st_id="1840">

<operation id="7334" st_id="1839" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1889 %mul4_56 = dmul i64 %div1_55, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_56"/></StgValue>
</operation>
</state>

<state id="1840" st_id="1841">

<operation id="7335" st_id="1840" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1889 %mul4_56 = dmul i64 %div1_55, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_56"/></StgValue>
</operation>
</state>

<state id="1841" st_id="1842">

<operation id="7336" st_id="1841" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1889 %mul4_56 = dmul i64 %div1_55, i64 -90

]]></Node>
<StgValue><ssdm name="mul4_56"/></StgValue>
</operation>
</state>

<state id="1842" st_id="1843">

<operation id="7337" st_id="1842" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1890 %sub1_56 = dsub i64 %sub_56, i64 %mul4_56

]]></Node>
<StgValue><ssdm name="sub1_56"/></StgValue>
</operation>
</state>

<state id="1843" st_id="1844">

<operation id="7338" st_id="1843" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1890 %sub1_56 = dsub i64 %sub_56, i64 %mul4_56

]]></Node>
<StgValue><ssdm name="sub1_56"/></StgValue>
</operation>
</state>

<state id="1844" st_id="1845">

<operation id="7339" st_id="1844" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1890 %sub1_56 = dsub i64 %sub_56, i64 %mul4_56

]]></Node>
<StgValue><ssdm name="sub1_56"/></StgValue>
</operation>
</state>

<state id="1845" st_id="1846">

<operation id="7340" st_id="1845" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1890 %sub1_56 = dsub i64 %sub_56, i64 %mul4_56

]]></Node>
<StgValue><ssdm name="sub1_56"/></StgValue>
</operation>
</state>

<state id="1846" st_id="1847">

<operation id="7341" st_id="1846" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1890 %sub1_56 = dsub i64 %sub_56, i64 %mul4_56

]]></Node>
<StgValue><ssdm name="sub1_56"/></StgValue>
</operation>
</state>

<state id="1847" st_id="1848">

<operation id="7342" st_id="1847" stage="22" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1848" st_id="1849">

<operation id="7343" st_id="1848" stage="21" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1849" st_id="1850">

<operation id="7344" st_id="1849" stage="20" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1850" st_id="1851">

<operation id="7345" st_id="1850" stage="19" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1851" st_id="1852">

<operation id="7346" st_id="1851" stage="18" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1852" st_id="1853">

<operation id="7347" st_id="1852" stage="17" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1853" st_id="1854">

<operation id="7348" st_id="1853" stage="16" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1854" st_id="1855">

<operation id="7349" st_id="1854" stage="15" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1855" st_id="1856">

<operation id="7350" st_id="1855" stage="14" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1856" st_id="1857">

<operation id="7351" st_id="1856" stage="13" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1857" st_id="1858">

<operation id="7352" st_id="1857" stage="12" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1858" st_id="1859">

<operation id="7353" st_id="1858" stage="11" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1859" st_id="1860">

<operation id="7354" st_id="1859" stage="10" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1860" st_id="1861">

<operation id="7355" st_id="1860" stage="9" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1861" st_id="1862">

<operation id="7356" st_id="1861" stage="8" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1862" st_id="1863">

<operation id="7357" st_id="1862" stage="7" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1863" st_id="1864">

<operation id="7358" st_id="1863" stage="6" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1864" st_id="1865">

<operation id="7359" st_id="1864" stage="5" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1865" st_id="1866">

<operation id="7360" st_id="1865" stage="4" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1866" st_id="1867">

<operation id="7361" st_id="1866" stage="3" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1867" st_id="1868">

<operation id="7362" st_id="1867" stage="2" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1868" st_id="1869">

<operation id="7363" st_id="1868" stage="1" lat="22">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1891 %div1_56 = ddiv i64 %sub1_56, i64 100

]]></Node>
<StgValue><ssdm name="div1_56"/></StgValue>
</operation>
</state>

<state id="1869" st_id="1870">

<operation id="7364" st_id="1869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:502 %q_addr_59 = getelementptr i64 %q, i64 0, i64 %zext_ln47_57

]]></Node>
<StgValue><ssdm name="q_addr_59"/></StgValue>
</operation>

<operation id="7365" st_id="1869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1892 %bitcast_ln48_231 = bitcast i64 %div1_56

]]></Node>
<StgValue><ssdm name="bitcast_ln48_231"/></StgValue>
</operation>

<operation id="7366" st_id="1869" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1893 %store_ln48 = store i64 %bitcast_ln48_231, i12 %q_addr_59

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="7367" st_id="1869" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1895 %add4 = dadd i64 %div1_56, i64 0.899999

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="1870" st_id="1871">

<operation id="7368" st_id="1870" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1895 %add4 = dadd i64 %div1_56, i64 0.899999

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="1871" st_id="1872">

<operation id="7369" st_id="1871" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1895 %add4 = dadd i64 %div1_56, i64 0.899999

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="1872" st_id="1873">

<operation id="7370" st_id="1872" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1895 %add4 = dadd i64 %div1_56, i64 0.899999

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="1873" st_id="1874">

<operation id="7371" st_id="1873" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1895 %add4 = dadd i64 %div1_56, i64 0.899999

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="1874" st_id="1875">

<operation id="7372" st_id="1874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:206 %v_addr_2 = getelementptr i64 %v, i64 0, i64 %zext_ln48_63

]]></Node>
<StgValue><ssdm name="v_addr_2"/></StgValue>
</operation>

<operation id="7373" st_id="1874" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1896 %bitcast_ln54 = bitcast i64 %add4

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="7374" st_id="1874" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1897 %store_ln54 = store i64 %bitcast_ln54, i12 %v_addr_2

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7375" st_id="1874" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1898 %mul10_1 = dmul i64 %add4, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="1875" st_id="1876">

<operation id="7376" st_id="1875" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1898 %mul10_1 = dmul i64 %add4, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="1876" st_id="1877">

<operation id="7377" st_id="1876" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1898 %mul10_1 = dmul i64 %add4, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="1877" st_id="1878">

<operation id="7378" st_id="1877" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1898 %mul10_1 = dmul i64 %add4, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="1878" st_id="1879">

<operation id="7379" st_id="1878" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1898 %mul10_1 = dmul i64 %add4, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_1"/></StgValue>
</operation>
</state>

<state id="1879" st_id="1880">
</state>

<state id="1880" st_id="1881">

<operation id="7380" st_id="1880" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1899 %add4_1 = dadd i64 %mul10_1, i64 %div1_55

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>
</state>

<state id="1881" st_id="1882">

<operation id="7381" st_id="1881" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1899 %add4_1 = dadd i64 %mul10_1, i64 %div1_55

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>
</state>

<state id="1882" st_id="1883">

<operation id="7382" st_id="1882" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1899 %add4_1 = dadd i64 %mul10_1, i64 %div1_55

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>
</state>

<state id="1883" st_id="1884">

<operation id="7383" st_id="1883" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1899 %add4_1 = dadd i64 %mul10_1, i64 %div1_55

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>
</state>

<state id="1884" st_id="1885">

<operation id="7384" st_id="1884" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1899 %add4_1 = dadd i64 %mul10_1, i64 %div1_55

]]></Node>
<StgValue><ssdm name="add4_1"/></StgValue>
</operation>
</state>

<state id="1885" st_id="1886">

<operation id="7385" st_id="1885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:207 %v_addr_3 = getelementptr i64 %v, i64 0, i64 %zext_ln48_62

]]></Node>
<StgValue><ssdm name="v_addr_3"/></StgValue>
</operation>

<operation id="7386" st_id="1885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1900 %bitcast_ln54_1 = bitcast i64 %add4_1

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="7387" st_id="1885" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1901 %store_ln54 = store i64 %bitcast_ln54_1, i12 %v_addr_3

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7388" st_id="1885" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1902 %mul10_2 = dmul i64 %add4_1, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_2"/></StgValue>
</operation>
</state>

<state id="1886" st_id="1887">

<operation id="7389" st_id="1886" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1902 %mul10_2 = dmul i64 %add4_1, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_2"/></StgValue>
</operation>
</state>

<state id="1887" st_id="1888">

<operation id="7390" st_id="1887" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1902 %mul10_2 = dmul i64 %add4_1, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_2"/></StgValue>
</operation>
</state>

<state id="1888" st_id="1889">

<operation id="7391" st_id="1888" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1902 %mul10_2 = dmul i64 %add4_1, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_2"/></StgValue>
</operation>
</state>

<state id="1889" st_id="1890">

<operation id="7392" st_id="1889" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1902 %mul10_2 = dmul i64 %add4_1, i64 0.899999

]]></Node>
<StgValue><ssdm name="mul10_2"/></StgValue>
</operation>
</state>

<state id="1890" st_id="1891">

<operation id="7393" st_id="1890" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1903 %add4_2 = dadd i64 %mul10_2, i64 %div1_54

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>
</state>

<state id="1891" st_id="1892">

<operation id="7394" st_id="1891" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1903 %add4_2 = dadd i64 %mul10_2, i64 %div1_54

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>
</state>

<state id="1892" st_id="1893">

<operation id="7395" st_id="1892" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1903 %add4_2 = dadd i64 %mul10_2, i64 %div1_54

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>
</state>

<state id="1893" st_id="1894">

<operation id="7396" st_id="1893" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1903 %add4_2 = dadd i64 %mul10_2, i64 %div1_54

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>
</state>

<state id="1894" st_id="1895">

<operation id="7397" st_id="1894" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1903 %add4_2 = dadd i64 %mul10_2, i64 %div1_54

]]></Node>
<StgValue><ssdm name="add4_2"/></StgValue>
</operation>
</state>

<state id="1895" st_id="1896">

<operation id="7398" st_id="1895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:208 %v_addr_4 = getelementptr i64 %v, i64 0, i64 %zext_ln48_61

]]></Node>
<StgValue><ssdm name="v_addr_4"/></StgValue>
</operation>

<operation id="7399" st_id="1895" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1904 %bitcast_ln54_2 = bitcast i64 %add4_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_2"/></StgValue>
</operation>

<operation id="7400" st_id="1895" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1905 %store_ln54 = store i64 %bitcast_ln54_2, i12 %v_addr_4

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7401" st_id="1895" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1906 %mul10_3 = dmul i64 %add4_2, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_3"/></StgValue>
</operation>
</state>

<state id="1896" st_id="1897">

<operation id="7402" st_id="1896" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1906 %mul10_3 = dmul i64 %add4_2, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_3"/></StgValue>
</operation>
</state>

<state id="1897" st_id="1898">

<operation id="7403" st_id="1897" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1906 %mul10_3 = dmul i64 %add4_2, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_3"/></StgValue>
</operation>
</state>

<state id="1898" st_id="1899">

<operation id="7404" st_id="1898" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1906 %mul10_3 = dmul i64 %add4_2, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_3"/></StgValue>
</operation>
</state>

<state id="1899" st_id="1900">

<operation id="7405" st_id="1899" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1906 %mul10_3 = dmul i64 %add4_2, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_3"/></StgValue>
</operation>
</state>

<state id="1900" st_id="1901">

<operation id="7406" st_id="1900" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1907 %add4_3 = dadd i64 %mul10_3, i64 %div1_53

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="1901" st_id="1902">

<operation id="7407" st_id="1901" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1907 %add4_3 = dadd i64 %mul10_3, i64 %div1_53

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="1902" st_id="1903">

<operation id="7408" st_id="1902" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1907 %add4_3 = dadd i64 %mul10_3, i64 %div1_53

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="1903" st_id="1904">

<operation id="7409" st_id="1903" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1907 %add4_3 = dadd i64 %mul10_3, i64 %div1_53

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="1904" st_id="1905">

<operation id="7410" st_id="1904" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1907 %add4_3 = dadd i64 %mul10_3, i64 %div1_53

]]></Node>
<StgValue><ssdm name="add4_3"/></StgValue>
</operation>
</state>

<state id="1905" st_id="1906">

<operation id="7411" st_id="1905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:209 %v_addr_5 = getelementptr i64 %v, i64 0, i64 %zext_ln48_60

]]></Node>
<StgValue><ssdm name="v_addr_5"/></StgValue>
</operation>

<operation id="7412" st_id="1905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1908 %bitcast_ln54_3 = bitcast i64 %add4_3

]]></Node>
<StgValue><ssdm name="bitcast_ln54_3"/></StgValue>
</operation>

<operation id="7413" st_id="1905" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1909 %store_ln54 = store i64 %bitcast_ln54_3, i12 %v_addr_5

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7414" st_id="1905" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1910 %mul10_4 = dmul i64 %add4_3, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_4"/></StgValue>
</operation>
</state>

<state id="1906" st_id="1907">

<operation id="7415" st_id="1906" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1910 %mul10_4 = dmul i64 %add4_3, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_4"/></StgValue>
</operation>
</state>

<state id="1907" st_id="1908">

<operation id="7416" st_id="1907" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1910 %mul10_4 = dmul i64 %add4_3, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_4"/></StgValue>
</operation>
</state>

<state id="1908" st_id="1909">

<operation id="7417" st_id="1908" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1910 %mul10_4 = dmul i64 %add4_3, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_4"/></StgValue>
</operation>
</state>

<state id="1909" st_id="1910">

<operation id="7418" st_id="1909" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1910 %mul10_4 = dmul i64 %add4_3, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_4"/></StgValue>
</operation>
</state>

<state id="1910" st_id="1911">

<operation id="7419" st_id="1910" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1911 %add4_4 = dadd i64 %mul10_4, i64 %div1_52

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="1911" st_id="1912">

<operation id="7420" st_id="1911" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1911 %add4_4 = dadd i64 %mul10_4, i64 %div1_52

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="1912" st_id="1913">

<operation id="7421" st_id="1912" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1911 %add4_4 = dadd i64 %mul10_4, i64 %div1_52

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="1913" st_id="1914">

<operation id="7422" st_id="1913" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1911 %add4_4 = dadd i64 %mul10_4, i64 %div1_52

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="1914" st_id="1915">

<operation id="7423" st_id="1914" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1911 %add4_4 = dadd i64 %mul10_4, i64 %div1_52

]]></Node>
<StgValue><ssdm name="add4_4"/></StgValue>
</operation>
</state>

<state id="1915" st_id="1916">

<operation id="7424" st_id="1915" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1914 %mul10_5 = dmul i64 %add4_4, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_5"/></StgValue>
</operation>
</state>

<state id="1916" st_id="1917">

<operation id="7425" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:210 %v_addr_6 = getelementptr i64 %v, i64 0, i64 %zext_ln48_59

]]></Node>
<StgValue><ssdm name="v_addr_6"/></StgValue>
</operation>

<operation id="7426" st_id="1916" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1912 %bitcast_ln54_4 = bitcast i64 %add4_4

]]></Node>
<StgValue><ssdm name="bitcast_ln54_4"/></StgValue>
</operation>

<operation id="7427" st_id="1916" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1913 %store_ln54 = store i64 %bitcast_ln54_4, i12 %v_addr_6

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7428" st_id="1916" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1914 %mul10_5 = dmul i64 %add4_4, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_5"/></StgValue>
</operation>
</state>

<state id="1917" st_id="1918">

<operation id="7429" st_id="1917" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1914 %mul10_5 = dmul i64 %add4_4, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_5"/></StgValue>
</operation>
</state>

<state id="1918" st_id="1919">

<operation id="7430" st_id="1918" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1914 %mul10_5 = dmul i64 %add4_4, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_5"/></StgValue>
</operation>
</state>

<state id="1919" st_id="1920">

<operation id="7431" st_id="1919" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1914 %mul10_5 = dmul i64 %add4_4, i64 0.899998

]]></Node>
<StgValue><ssdm name="mul10_5"/></StgValue>
</operation>
</state>

<state id="1920" st_id="1921">

<operation id="7432" st_id="1920" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1915 %add4_5 = dadd i64 %mul10_5, i64 %div1_51

]]></Node>
<StgValue><ssdm name="add4_5"/></StgValue>
</operation>
</state>

<state id="1921" st_id="1922">

<operation id="7433" st_id="1921" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1915 %add4_5 = dadd i64 %mul10_5, i64 %div1_51

]]></Node>
<StgValue><ssdm name="add4_5"/></StgValue>
</operation>
</state>

<state id="1922" st_id="1923">

<operation id="7434" st_id="1922" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1915 %add4_5 = dadd i64 %mul10_5, i64 %div1_51

]]></Node>
<StgValue><ssdm name="add4_5"/></StgValue>
</operation>
</state>

<state id="1923" st_id="1924">

<operation id="7435" st_id="1923" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1915 %add4_5 = dadd i64 %mul10_5, i64 %div1_51

]]></Node>
<StgValue><ssdm name="add4_5"/></StgValue>
</operation>
</state>

<state id="1924" st_id="1925">

<operation id="7436" st_id="1924" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1915 %add4_5 = dadd i64 %mul10_5, i64 %div1_51

]]></Node>
<StgValue><ssdm name="add4_5"/></StgValue>
</operation>
</state>

<state id="1925" st_id="1926">

<operation id="7437" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:211 %v_addr_7 = getelementptr i64 %v, i64 0, i64 %zext_ln48_58

]]></Node>
<StgValue><ssdm name="v_addr_7"/></StgValue>
</operation>

<operation id="7438" st_id="1925" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1916 %bitcast_ln54_5 = bitcast i64 %add4_5

]]></Node>
<StgValue><ssdm name="bitcast_ln54_5"/></StgValue>
</operation>

<operation id="7439" st_id="1925" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1917 %store_ln54 = store i64 %bitcast_ln54_5, i12 %v_addr_7

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7440" st_id="1925" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1918 %mul10_6 = dmul i64 %add4_5, i64 0.899997

]]></Node>
<StgValue><ssdm name="mul10_6"/></StgValue>
</operation>
</state>

<state id="1926" st_id="1927">

<operation id="7441" st_id="1926" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1918 %mul10_6 = dmul i64 %add4_5, i64 0.899997

]]></Node>
<StgValue><ssdm name="mul10_6"/></StgValue>
</operation>
</state>

<state id="1927" st_id="1928">

<operation id="7442" st_id="1927" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1918 %mul10_6 = dmul i64 %add4_5, i64 0.899997

]]></Node>
<StgValue><ssdm name="mul10_6"/></StgValue>
</operation>
</state>

<state id="1928" st_id="1929">

<operation id="7443" st_id="1928" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1918 %mul10_6 = dmul i64 %add4_5, i64 0.899997

]]></Node>
<StgValue><ssdm name="mul10_6"/></StgValue>
</operation>
</state>

<state id="1929" st_id="1930">

<operation id="7444" st_id="1929" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1918 %mul10_6 = dmul i64 %add4_5, i64 0.899997

]]></Node>
<StgValue><ssdm name="mul10_6"/></StgValue>
</operation>
</state>

<state id="1930" st_id="1931">
</state>

<state id="1931" st_id="1932">

<operation id="7445" st_id="1931" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1919 %add4_6 = dadd i64 %mul10_6, i64 %div1_50

]]></Node>
<StgValue><ssdm name="add4_6"/></StgValue>
</operation>
</state>

<state id="1932" st_id="1933">

<operation id="7446" st_id="1932" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1919 %add4_6 = dadd i64 %mul10_6, i64 %div1_50

]]></Node>
<StgValue><ssdm name="add4_6"/></StgValue>
</operation>
</state>

<state id="1933" st_id="1934">

<operation id="7447" st_id="1933" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1919 %add4_6 = dadd i64 %mul10_6, i64 %div1_50

]]></Node>
<StgValue><ssdm name="add4_6"/></StgValue>
</operation>
</state>

<state id="1934" st_id="1935">

<operation id="7448" st_id="1934" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1919 %add4_6 = dadd i64 %mul10_6, i64 %div1_50

]]></Node>
<StgValue><ssdm name="add4_6"/></StgValue>
</operation>
</state>

<state id="1935" st_id="1936">

<operation id="7449" st_id="1935" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1919 %add4_6 = dadd i64 %mul10_6, i64 %div1_50

]]></Node>
<StgValue><ssdm name="add4_6"/></StgValue>
</operation>
</state>

<state id="1936" st_id="1937">

<operation id="7450" st_id="1936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:212 %v_addr_8 = getelementptr i64 %v, i64 0, i64 %zext_ln48_57

]]></Node>
<StgValue><ssdm name="v_addr_8"/></StgValue>
</operation>

<operation id="7451" st_id="1936" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1920 %bitcast_ln54_6 = bitcast i64 %add4_6

]]></Node>
<StgValue><ssdm name="bitcast_ln54_6"/></StgValue>
</operation>

<operation id="7452" st_id="1936" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1921 %store_ln54 = store i64 %bitcast_ln54_6, i12 %v_addr_8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7453" st_id="1936" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1922 %mul10_7 = dmul i64 %add4_6, i64 0.899996

]]></Node>
<StgValue><ssdm name="mul10_7"/></StgValue>
</operation>
</state>

<state id="1937" st_id="1938">

<operation id="7454" st_id="1937" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1922 %mul10_7 = dmul i64 %add4_6, i64 0.899996

]]></Node>
<StgValue><ssdm name="mul10_7"/></StgValue>
</operation>
</state>

<state id="1938" st_id="1939">

<operation id="7455" st_id="1938" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1922 %mul10_7 = dmul i64 %add4_6, i64 0.899996

]]></Node>
<StgValue><ssdm name="mul10_7"/></StgValue>
</operation>
</state>

<state id="1939" st_id="1940">

<operation id="7456" st_id="1939" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1922 %mul10_7 = dmul i64 %add4_6, i64 0.899996

]]></Node>
<StgValue><ssdm name="mul10_7"/></StgValue>
</operation>
</state>

<state id="1940" st_id="1941">

<operation id="7457" st_id="1940" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1922 %mul10_7 = dmul i64 %add4_6, i64 0.899996

]]></Node>
<StgValue><ssdm name="mul10_7"/></StgValue>
</operation>
</state>

<state id="1941" st_id="1942">

<operation id="7458" st_id="1941" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1923 %add4_7 = dadd i64 %mul10_7, i64 %div1_49

]]></Node>
<StgValue><ssdm name="add4_7"/></StgValue>
</operation>
</state>

<state id="1942" st_id="1943">

<operation id="7459" st_id="1942" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1923 %add4_7 = dadd i64 %mul10_7, i64 %div1_49

]]></Node>
<StgValue><ssdm name="add4_7"/></StgValue>
</operation>
</state>

<state id="1943" st_id="1944">

<operation id="7460" st_id="1943" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1923 %add4_7 = dadd i64 %mul10_7, i64 %div1_49

]]></Node>
<StgValue><ssdm name="add4_7"/></StgValue>
</operation>
</state>

<state id="1944" st_id="1945">

<operation id="7461" st_id="1944" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1923 %add4_7 = dadd i64 %mul10_7, i64 %div1_49

]]></Node>
<StgValue><ssdm name="add4_7"/></StgValue>
</operation>
</state>

<state id="1945" st_id="1946">

<operation id="7462" st_id="1945" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1923 %add4_7 = dadd i64 %mul10_7, i64 %div1_49

]]></Node>
<StgValue><ssdm name="add4_7"/></StgValue>
</operation>
</state>

<state id="1946" st_id="1947">

<operation id="7463" st_id="1946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:213 %v_addr_9 = getelementptr i64 %v, i64 0, i64 %zext_ln48_56

]]></Node>
<StgValue><ssdm name="v_addr_9"/></StgValue>
</operation>

<operation id="7464" st_id="1946" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1924 %bitcast_ln54_7 = bitcast i64 %add4_7

]]></Node>
<StgValue><ssdm name="bitcast_ln54_7"/></StgValue>
</operation>

<operation id="7465" st_id="1946" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1925 %store_ln54 = store i64 %bitcast_ln54_7, i12 %v_addr_9

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7466" st_id="1946" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1926 %mul10_8 = dmul i64 %add4_7, i64 0.899995

]]></Node>
<StgValue><ssdm name="mul10_8"/></StgValue>
</operation>
</state>

<state id="1947" st_id="1948">

<operation id="7467" st_id="1947" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1926 %mul10_8 = dmul i64 %add4_7, i64 0.899995

]]></Node>
<StgValue><ssdm name="mul10_8"/></StgValue>
</operation>
</state>

<state id="1948" st_id="1949">

<operation id="7468" st_id="1948" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1926 %mul10_8 = dmul i64 %add4_7, i64 0.899995

]]></Node>
<StgValue><ssdm name="mul10_8"/></StgValue>
</operation>
</state>

<state id="1949" st_id="1950">

<operation id="7469" st_id="1949" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1926 %mul10_8 = dmul i64 %add4_7, i64 0.899995

]]></Node>
<StgValue><ssdm name="mul10_8"/></StgValue>
</operation>
</state>

<state id="1950" st_id="1951">

<operation id="7470" st_id="1950" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1926 %mul10_8 = dmul i64 %add4_7, i64 0.899995

]]></Node>
<StgValue><ssdm name="mul10_8"/></StgValue>
</operation>
</state>

<state id="1951" st_id="1952">

<operation id="7471" st_id="1951" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1927 %add4_8 = dadd i64 %mul10_8, i64 %div1_48

]]></Node>
<StgValue><ssdm name="add4_8"/></StgValue>
</operation>
</state>

<state id="1952" st_id="1953">

<operation id="7472" st_id="1952" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1927 %add4_8 = dadd i64 %mul10_8, i64 %div1_48

]]></Node>
<StgValue><ssdm name="add4_8"/></StgValue>
</operation>
</state>

<state id="1953" st_id="1954">

<operation id="7473" st_id="1953" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1927 %add4_8 = dadd i64 %mul10_8, i64 %div1_48

]]></Node>
<StgValue><ssdm name="add4_8"/></StgValue>
</operation>
</state>

<state id="1954" st_id="1955">

<operation id="7474" st_id="1954" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1927 %add4_8 = dadd i64 %mul10_8, i64 %div1_48

]]></Node>
<StgValue><ssdm name="add4_8"/></StgValue>
</operation>
</state>

<state id="1955" st_id="1956">

<operation id="7475" st_id="1955" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1927 %add4_8 = dadd i64 %mul10_8, i64 %div1_48

]]></Node>
<StgValue><ssdm name="add4_8"/></StgValue>
</operation>
</state>

<state id="1956" st_id="1957">

<operation id="7476" st_id="1956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:214 %v_addr_10 = getelementptr i64 %v, i64 0, i64 %zext_ln48_55

]]></Node>
<StgValue><ssdm name="v_addr_10"/></StgValue>
</operation>

<operation id="7477" st_id="1956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1928 %bitcast_ln54_8 = bitcast i64 %add4_8

]]></Node>
<StgValue><ssdm name="bitcast_ln54_8"/></StgValue>
</operation>

<operation id="7478" st_id="1956" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1929 %store_ln54 = store i64 %bitcast_ln54_8, i12 %v_addr_10

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7479" st_id="1956" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1930 %mul10_9 = dmul i64 %add4_8, i64 0.899994

]]></Node>
<StgValue><ssdm name="mul10_9"/></StgValue>
</operation>
</state>

<state id="1957" st_id="1958">

<operation id="7480" st_id="1957" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1930 %mul10_9 = dmul i64 %add4_8, i64 0.899994

]]></Node>
<StgValue><ssdm name="mul10_9"/></StgValue>
</operation>
</state>

<state id="1958" st_id="1959">

<operation id="7481" st_id="1958" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1930 %mul10_9 = dmul i64 %add4_8, i64 0.899994

]]></Node>
<StgValue><ssdm name="mul10_9"/></StgValue>
</operation>
</state>

<state id="1959" st_id="1960">

<operation id="7482" st_id="1959" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1930 %mul10_9 = dmul i64 %add4_8, i64 0.899994

]]></Node>
<StgValue><ssdm name="mul10_9"/></StgValue>
</operation>
</state>

<state id="1960" st_id="1961">

<operation id="7483" st_id="1960" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1930 %mul10_9 = dmul i64 %add4_8, i64 0.899994

]]></Node>
<StgValue><ssdm name="mul10_9"/></StgValue>
</operation>
</state>

<state id="1961" st_id="1962">

<operation id="7484" st_id="1961" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1931 %add4_9 = dadd i64 %mul10_9, i64 %div1_47

]]></Node>
<StgValue><ssdm name="add4_9"/></StgValue>
</operation>
</state>

<state id="1962" st_id="1963">

<operation id="7485" st_id="1962" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1931 %add4_9 = dadd i64 %mul10_9, i64 %div1_47

]]></Node>
<StgValue><ssdm name="add4_9"/></StgValue>
</operation>
</state>

<state id="1963" st_id="1964">

<operation id="7486" st_id="1963" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1931 %add4_9 = dadd i64 %mul10_9, i64 %div1_47

]]></Node>
<StgValue><ssdm name="add4_9"/></StgValue>
</operation>
</state>

<state id="1964" st_id="1965">

<operation id="7487" st_id="1964" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1931 %add4_9 = dadd i64 %mul10_9, i64 %div1_47

]]></Node>
<StgValue><ssdm name="add4_9"/></StgValue>
</operation>
</state>

<state id="1965" st_id="1966">

<operation id="7488" st_id="1965" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1931 %add4_9 = dadd i64 %mul10_9, i64 %div1_47

]]></Node>
<StgValue><ssdm name="add4_9"/></StgValue>
</operation>
</state>

<state id="1966" st_id="1967">

<operation id="7489" st_id="1966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:215 %v_addr_11 = getelementptr i64 %v, i64 0, i64 %zext_ln48_54

]]></Node>
<StgValue><ssdm name="v_addr_11"/></StgValue>
</operation>

<operation id="7490" st_id="1966" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1932 %bitcast_ln54_9 = bitcast i64 %add4_9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_9"/></StgValue>
</operation>

<operation id="7491" st_id="1966" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1933 %store_ln54 = store i64 %bitcast_ln54_9, i12 %v_addr_11

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7492" st_id="1966" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1934 %mul10_s = dmul i64 %add4_9, i64 0.899993

]]></Node>
<StgValue><ssdm name="mul10_s"/></StgValue>
</operation>
</state>

<state id="1967" st_id="1968">

<operation id="7493" st_id="1967" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1934 %mul10_s = dmul i64 %add4_9, i64 0.899993

]]></Node>
<StgValue><ssdm name="mul10_s"/></StgValue>
</operation>
</state>

<state id="1968" st_id="1969">

<operation id="7494" st_id="1968" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1934 %mul10_s = dmul i64 %add4_9, i64 0.899993

]]></Node>
<StgValue><ssdm name="mul10_s"/></StgValue>
</operation>
</state>

<state id="1969" st_id="1970">

<operation id="7495" st_id="1969" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1934 %mul10_s = dmul i64 %add4_9, i64 0.899993

]]></Node>
<StgValue><ssdm name="mul10_s"/></StgValue>
</operation>
</state>

<state id="1970" st_id="1971">

<operation id="7496" st_id="1970" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1934 %mul10_s = dmul i64 %add4_9, i64 0.899993

]]></Node>
<StgValue><ssdm name="mul10_s"/></StgValue>
</operation>
</state>

<state id="1971" st_id="1972">

<operation id="7497" st_id="1971" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1935 %add4_s = dadd i64 %mul10_s, i64 %div1_46

]]></Node>
<StgValue><ssdm name="add4_s"/></StgValue>
</operation>
</state>

<state id="1972" st_id="1973">

<operation id="7498" st_id="1972" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1935 %add4_s = dadd i64 %mul10_s, i64 %div1_46

]]></Node>
<StgValue><ssdm name="add4_s"/></StgValue>
</operation>
</state>

<state id="1973" st_id="1974">

<operation id="7499" st_id="1973" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1935 %add4_s = dadd i64 %mul10_s, i64 %div1_46

]]></Node>
<StgValue><ssdm name="add4_s"/></StgValue>
</operation>
</state>

<state id="1974" st_id="1975">

<operation id="7500" st_id="1974" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1935 %add4_s = dadd i64 %mul10_s, i64 %div1_46

]]></Node>
<StgValue><ssdm name="add4_s"/></StgValue>
</operation>
</state>

<state id="1975" st_id="1976">

<operation id="7501" st_id="1975" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1935 %add4_s = dadd i64 %mul10_s, i64 %div1_46

]]></Node>
<StgValue><ssdm name="add4_s"/></StgValue>
</operation>
</state>

<state id="1976" st_id="1977">

<operation id="7502" st_id="1976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:216 %v_addr_12 = getelementptr i64 %v, i64 0, i64 %zext_ln48_53

]]></Node>
<StgValue><ssdm name="v_addr_12"/></StgValue>
</operation>

<operation id="7503" st_id="1976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1936 %bitcast_ln54_10 = bitcast i64 %add4_s

]]></Node>
<StgValue><ssdm name="bitcast_ln54_10"/></StgValue>
</operation>

<operation id="7504" st_id="1976" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1937 %store_ln54 = store i64 %bitcast_ln54_10, i12 %v_addr_12

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7505" st_id="1976" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1938 %mul10_10 = dmul i64 %add4_s, i64 0.899991

]]></Node>
<StgValue><ssdm name="mul10_10"/></StgValue>
</operation>
</state>

<state id="1977" st_id="1978">

<operation id="7506" st_id="1977" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1938 %mul10_10 = dmul i64 %add4_s, i64 0.899991

]]></Node>
<StgValue><ssdm name="mul10_10"/></StgValue>
</operation>
</state>

<state id="1978" st_id="1979">

<operation id="7507" st_id="1978" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1938 %mul10_10 = dmul i64 %add4_s, i64 0.899991

]]></Node>
<StgValue><ssdm name="mul10_10"/></StgValue>
</operation>
</state>

<state id="1979" st_id="1980">

<operation id="7508" st_id="1979" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1938 %mul10_10 = dmul i64 %add4_s, i64 0.899991

]]></Node>
<StgValue><ssdm name="mul10_10"/></StgValue>
</operation>
</state>

<state id="1980" st_id="1981">

<operation id="7509" st_id="1980" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1938 %mul10_10 = dmul i64 %add4_s, i64 0.899991

]]></Node>
<StgValue><ssdm name="mul10_10"/></StgValue>
</operation>
</state>

<state id="1981" st_id="1982">
</state>

<state id="1982" st_id="1983">

<operation id="7510" st_id="1982" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1939 %add4_10 = dadd i64 %mul10_10, i64 %div1_45

]]></Node>
<StgValue><ssdm name="add4_10"/></StgValue>
</operation>
</state>

<state id="1983" st_id="1984">

<operation id="7511" st_id="1983" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1939 %add4_10 = dadd i64 %mul10_10, i64 %div1_45

]]></Node>
<StgValue><ssdm name="add4_10"/></StgValue>
</operation>
</state>

<state id="1984" st_id="1985">

<operation id="7512" st_id="1984" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1939 %add4_10 = dadd i64 %mul10_10, i64 %div1_45

]]></Node>
<StgValue><ssdm name="add4_10"/></StgValue>
</operation>
</state>

<state id="1985" st_id="1986">

<operation id="7513" st_id="1985" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1939 %add4_10 = dadd i64 %mul10_10, i64 %div1_45

]]></Node>
<StgValue><ssdm name="add4_10"/></StgValue>
</operation>
</state>

<state id="1986" st_id="1987">

<operation id="7514" st_id="1986" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1939 %add4_10 = dadd i64 %mul10_10, i64 %div1_45

]]></Node>
<StgValue><ssdm name="add4_10"/></StgValue>
</operation>
</state>

<state id="1987" st_id="1988">

<operation id="7515" st_id="1987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:217 %v_addr_13 = getelementptr i64 %v, i64 0, i64 %zext_ln48_52

]]></Node>
<StgValue><ssdm name="v_addr_13"/></StgValue>
</operation>

<operation id="7516" st_id="1987" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1940 %bitcast_ln54_11 = bitcast i64 %add4_10

]]></Node>
<StgValue><ssdm name="bitcast_ln54_11"/></StgValue>
</operation>

<operation id="7517" st_id="1987" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1941 %store_ln54 = store i64 %bitcast_ln54_11, i12 %v_addr_13

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7518" st_id="1987" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1942 %mul10_11 = dmul i64 %add4_10, i64 0.899989

]]></Node>
<StgValue><ssdm name="mul10_11"/></StgValue>
</operation>
</state>

<state id="1988" st_id="1989">

<operation id="7519" st_id="1988" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1942 %mul10_11 = dmul i64 %add4_10, i64 0.899989

]]></Node>
<StgValue><ssdm name="mul10_11"/></StgValue>
</operation>
</state>

<state id="1989" st_id="1990">

<operation id="7520" st_id="1989" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1942 %mul10_11 = dmul i64 %add4_10, i64 0.899989

]]></Node>
<StgValue><ssdm name="mul10_11"/></StgValue>
</operation>
</state>

<state id="1990" st_id="1991">

<operation id="7521" st_id="1990" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1942 %mul10_11 = dmul i64 %add4_10, i64 0.899989

]]></Node>
<StgValue><ssdm name="mul10_11"/></StgValue>
</operation>
</state>

<state id="1991" st_id="1992">

<operation id="7522" st_id="1991" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1942 %mul10_11 = dmul i64 %add4_10, i64 0.899989

]]></Node>
<StgValue><ssdm name="mul10_11"/></StgValue>
</operation>
</state>

<state id="1992" st_id="1993">

<operation id="7523" st_id="1992" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1943 %add4_11 = dadd i64 %mul10_11, i64 %div1_44

]]></Node>
<StgValue><ssdm name="add4_11"/></StgValue>
</operation>
</state>

<state id="1993" st_id="1994">

<operation id="7524" st_id="1993" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1943 %add4_11 = dadd i64 %mul10_11, i64 %div1_44

]]></Node>
<StgValue><ssdm name="add4_11"/></StgValue>
</operation>
</state>

<state id="1994" st_id="1995">

<operation id="7525" st_id="1994" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1943 %add4_11 = dadd i64 %mul10_11, i64 %div1_44

]]></Node>
<StgValue><ssdm name="add4_11"/></StgValue>
</operation>
</state>

<state id="1995" st_id="1996">

<operation id="7526" st_id="1995" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1943 %add4_11 = dadd i64 %mul10_11, i64 %div1_44

]]></Node>
<StgValue><ssdm name="add4_11"/></StgValue>
</operation>
</state>

<state id="1996" st_id="1997">

<operation id="7527" st_id="1996" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1943 %add4_11 = dadd i64 %mul10_11, i64 %div1_44

]]></Node>
<StgValue><ssdm name="add4_11"/></StgValue>
</operation>
</state>

<state id="1997" st_id="1998">

<operation id="7528" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:218 %v_addr_14 = getelementptr i64 %v, i64 0, i64 %zext_ln48_51

]]></Node>
<StgValue><ssdm name="v_addr_14"/></StgValue>
</operation>

<operation id="7529" st_id="1997" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1944 %bitcast_ln54_12 = bitcast i64 %add4_11

]]></Node>
<StgValue><ssdm name="bitcast_ln54_12"/></StgValue>
</operation>

<operation id="7530" st_id="1997" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1945 %store_ln54 = store i64 %bitcast_ln54_12, i12 %v_addr_14

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7531" st_id="1997" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1946 %mul10_12 = dmul i64 %add4_11, i64 0.899987

]]></Node>
<StgValue><ssdm name="mul10_12"/></StgValue>
</operation>
</state>

<state id="1998" st_id="1999">

<operation id="7532" st_id="1998" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1946 %mul10_12 = dmul i64 %add4_11, i64 0.899987

]]></Node>
<StgValue><ssdm name="mul10_12"/></StgValue>
</operation>
</state>

<state id="1999" st_id="2000">

<operation id="7533" st_id="1999" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1946 %mul10_12 = dmul i64 %add4_11, i64 0.899987

]]></Node>
<StgValue><ssdm name="mul10_12"/></StgValue>
</operation>
</state>

<state id="2000" st_id="2001">

<operation id="7534" st_id="2000" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1946 %mul10_12 = dmul i64 %add4_11, i64 0.899987

]]></Node>
<StgValue><ssdm name="mul10_12"/></StgValue>
</operation>
</state>

<state id="2001" st_id="2002">

<operation id="7535" st_id="2001" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1946 %mul10_12 = dmul i64 %add4_11, i64 0.899987

]]></Node>
<StgValue><ssdm name="mul10_12"/></StgValue>
</operation>
</state>

<state id="2002" st_id="2003">

<operation id="7536" st_id="2002" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1947 %add4_12 = dadd i64 %mul10_12, i64 %div1_43

]]></Node>
<StgValue><ssdm name="add4_12"/></StgValue>
</operation>
</state>

<state id="2003" st_id="2004">

<operation id="7537" st_id="2003" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1947 %add4_12 = dadd i64 %mul10_12, i64 %div1_43

]]></Node>
<StgValue><ssdm name="add4_12"/></StgValue>
</operation>
</state>

<state id="2004" st_id="2005">

<operation id="7538" st_id="2004" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1947 %add4_12 = dadd i64 %mul10_12, i64 %div1_43

]]></Node>
<StgValue><ssdm name="add4_12"/></StgValue>
</operation>
</state>

<state id="2005" st_id="2006">

<operation id="7539" st_id="2005" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1947 %add4_12 = dadd i64 %mul10_12, i64 %div1_43

]]></Node>
<StgValue><ssdm name="add4_12"/></StgValue>
</operation>
</state>

<state id="2006" st_id="2007">

<operation id="7540" st_id="2006" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1947 %add4_12 = dadd i64 %mul10_12, i64 %div1_43

]]></Node>
<StgValue><ssdm name="add4_12"/></StgValue>
</operation>
</state>

<state id="2007" st_id="2008">

<operation id="7541" st_id="2007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:219 %v_addr_15 = getelementptr i64 %v, i64 0, i64 %zext_ln48_50

]]></Node>
<StgValue><ssdm name="v_addr_15"/></StgValue>
</operation>

<operation id="7542" st_id="2007" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1948 %bitcast_ln54_13 = bitcast i64 %add4_12

]]></Node>
<StgValue><ssdm name="bitcast_ln54_13"/></StgValue>
</operation>

<operation id="7543" st_id="2007" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1949 %store_ln54 = store i64 %bitcast_ln54_13, i12 %v_addr_15

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7544" st_id="2007" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1950 %mul10_13 = dmul i64 %add4_12, i64 0.899984

]]></Node>
<StgValue><ssdm name="mul10_13"/></StgValue>
</operation>
</state>

<state id="2008" st_id="2009">

<operation id="7545" st_id="2008" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1950 %mul10_13 = dmul i64 %add4_12, i64 0.899984

]]></Node>
<StgValue><ssdm name="mul10_13"/></StgValue>
</operation>
</state>

<state id="2009" st_id="2010">

<operation id="7546" st_id="2009" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1950 %mul10_13 = dmul i64 %add4_12, i64 0.899984

]]></Node>
<StgValue><ssdm name="mul10_13"/></StgValue>
</operation>
</state>

<state id="2010" st_id="2011">

<operation id="7547" st_id="2010" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1950 %mul10_13 = dmul i64 %add4_12, i64 0.899984

]]></Node>
<StgValue><ssdm name="mul10_13"/></StgValue>
</operation>
</state>

<state id="2011" st_id="2012">

<operation id="7548" st_id="2011" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1950 %mul10_13 = dmul i64 %add4_12, i64 0.899984

]]></Node>
<StgValue><ssdm name="mul10_13"/></StgValue>
</operation>
</state>

<state id="2012" st_id="2013">

<operation id="7549" st_id="2012" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1951 %add4_13 = dadd i64 %mul10_13, i64 %div1_42

]]></Node>
<StgValue><ssdm name="add4_13"/></StgValue>
</operation>
</state>

<state id="2013" st_id="2014">

<operation id="7550" st_id="2013" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1951 %add4_13 = dadd i64 %mul10_13, i64 %div1_42

]]></Node>
<StgValue><ssdm name="add4_13"/></StgValue>
</operation>
</state>

<state id="2014" st_id="2015">

<operation id="7551" st_id="2014" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1951 %add4_13 = dadd i64 %mul10_13, i64 %div1_42

]]></Node>
<StgValue><ssdm name="add4_13"/></StgValue>
</operation>
</state>

<state id="2015" st_id="2016">

<operation id="7552" st_id="2015" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1951 %add4_13 = dadd i64 %mul10_13, i64 %div1_42

]]></Node>
<StgValue><ssdm name="add4_13"/></StgValue>
</operation>
</state>

<state id="2016" st_id="2017">

<operation id="7553" st_id="2016" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1951 %add4_13 = dadd i64 %mul10_13, i64 %div1_42

]]></Node>
<StgValue><ssdm name="add4_13"/></StgValue>
</operation>
</state>

<state id="2017" st_id="2018">

<operation id="7554" st_id="2017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:220 %v_addr_16 = getelementptr i64 %v, i64 0, i64 %zext_ln48_49

]]></Node>
<StgValue><ssdm name="v_addr_16"/></StgValue>
</operation>

<operation id="7555" st_id="2017" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1952 %bitcast_ln54_14 = bitcast i64 %add4_13

]]></Node>
<StgValue><ssdm name="bitcast_ln54_14"/></StgValue>
</operation>

<operation id="7556" st_id="2017" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1953 %store_ln54 = store i64 %bitcast_ln54_14, i12 %v_addr_16

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7557" st_id="2017" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1954 %mul10_14 = dmul i64 %add4_13, i64 0.89998

]]></Node>
<StgValue><ssdm name="mul10_14"/></StgValue>
</operation>
</state>

<state id="2018" st_id="2019">

<operation id="7558" st_id="2018" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1954 %mul10_14 = dmul i64 %add4_13, i64 0.89998

]]></Node>
<StgValue><ssdm name="mul10_14"/></StgValue>
</operation>
</state>

<state id="2019" st_id="2020">

<operation id="7559" st_id="2019" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1954 %mul10_14 = dmul i64 %add4_13, i64 0.89998

]]></Node>
<StgValue><ssdm name="mul10_14"/></StgValue>
</operation>
</state>

<state id="2020" st_id="2021">

<operation id="7560" st_id="2020" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1954 %mul10_14 = dmul i64 %add4_13, i64 0.89998

]]></Node>
<StgValue><ssdm name="mul10_14"/></StgValue>
</operation>
</state>

<state id="2021" st_id="2022">

<operation id="7561" st_id="2021" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1954 %mul10_14 = dmul i64 %add4_13, i64 0.89998

]]></Node>
<StgValue><ssdm name="mul10_14"/></StgValue>
</operation>
</state>

<state id="2022" st_id="2023">

<operation id="7562" st_id="2022" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1955 %add4_14 = dadd i64 %mul10_14, i64 %div1_41

]]></Node>
<StgValue><ssdm name="add4_14"/></StgValue>
</operation>
</state>

<state id="2023" st_id="2024">

<operation id="7563" st_id="2023" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1955 %add4_14 = dadd i64 %mul10_14, i64 %div1_41

]]></Node>
<StgValue><ssdm name="add4_14"/></StgValue>
</operation>
</state>

<state id="2024" st_id="2025">

<operation id="7564" st_id="2024" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1955 %add4_14 = dadd i64 %mul10_14, i64 %div1_41

]]></Node>
<StgValue><ssdm name="add4_14"/></StgValue>
</operation>
</state>

<state id="2025" st_id="2026">

<operation id="7565" st_id="2025" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1955 %add4_14 = dadd i64 %mul10_14, i64 %div1_41

]]></Node>
<StgValue><ssdm name="add4_14"/></StgValue>
</operation>
</state>

<state id="2026" st_id="2027">

<operation id="7566" st_id="2026" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1955 %add4_14 = dadd i64 %mul10_14, i64 %div1_41

]]></Node>
<StgValue><ssdm name="add4_14"/></StgValue>
</operation>
</state>

<state id="2027" st_id="2028">

<operation id="7567" st_id="2027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:221 %v_addr_17 = getelementptr i64 %v, i64 0, i64 %zext_ln48_48

]]></Node>
<StgValue><ssdm name="v_addr_17"/></StgValue>
</operation>

<operation id="7568" st_id="2027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1956 %bitcast_ln54_15 = bitcast i64 %add4_14

]]></Node>
<StgValue><ssdm name="bitcast_ln54_15"/></StgValue>
</operation>

<operation id="7569" st_id="2027" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1957 %store_ln54 = store i64 %bitcast_ln54_15, i12 %v_addr_17

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7570" st_id="2027" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1958 %mul10_15 = dmul i64 %add4_14, i64 0.899975

]]></Node>
<StgValue><ssdm name="mul10_15"/></StgValue>
</operation>
</state>

<state id="2028" st_id="2029">

<operation id="7571" st_id="2028" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1958 %mul10_15 = dmul i64 %add4_14, i64 0.899975

]]></Node>
<StgValue><ssdm name="mul10_15"/></StgValue>
</operation>
</state>

<state id="2029" st_id="2030">

<operation id="7572" st_id="2029" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1958 %mul10_15 = dmul i64 %add4_14, i64 0.899975

]]></Node>
<StgValue><ssdm name="mul10_15"/></StgValue>
</operation>
</state>

<state id="2030" st_id="2031">

<operation id="7573" st_id="2030" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1958 %mul10_15 = dmul i64 %add4_14, i64 0.899975

]]></Node>
<StgValue><ssdm name="mul10_15"/></StgValue>
</operation>
</state>

<state id="2031" st_id="2032">

<operation id="7574" st_id="2031" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1958 %mul10_15 = dmul i64 %add4_14, i64 0.899975

]]></Node>
<StgValue><ssdm name="mul10_15"/></StgValue>
</operation>
</state>

<state id="2032" st_id="2033">
</state>

<state id="2033" st_id="2034">

<operation id="7575" st_id="2033" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1959 %add4_15 = dadd i64 %mul10_15, i64 %div1_40

]]></Node>
<StgValue><ssdm name="add4_15"/></StgValue>
</operation>
</state>

<state id="2034" st_id="2035">

<operation id="7576" st_id="2034" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1959 %add4_15 = dadd i64 %mul10_15, i64 %div1_40

]]></Node>
<StgValue><ssdm name="add4_15"/></StgValue>
</operation>
</state>

<state id="2035" st_id="2036">

<operation id="7577" st_id="2035" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1959 %add4_15 = dadd i64 %mul10_15, i64 %div1_40

]]></Node>
<StgValue><ssdm name="add4_15"/></StgValue>
</operation>
</state>

<state id="2036" st_id="2037">

<operation id="7578" st_id="2036" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1959 %add4_15 = dadd i64 %mul10_15, i64 %div1_40

]]></Node>
<StgValue><ssdm name="add4_15"/></StgValue>
</operation>
</state>

<state id="2037" st_id="2038">

<operation id="7579" st_id="2037" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1959 %add4_15 = dadd i64 %mul10_15, i64 %div1_40

]]></Node>
<StgValue><ssdm name="add4_15"/></StgValue>
</operation>
</state>

<state id="2038" st_id="2039">

<operation id="7580" st_id="2038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:222 %v_addr_18 = getelementptr i64 %v, i64 0, i64 %zext_ln48_47

]]></Node>
<StgValue><ssdm name="v_addr_18"/></StgValue>
</operation>

<operation id="7581" st_id="2038" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1960 %bitcast_ln54_16 = bitcast i64 %add4_15

]]></Node>
<StgValue><ssdm name="bitcast_ln54_16"/></StgValue>
</operation>

<operation id="7582" st_id="2038" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1961 %store_ln54 = store i64 %bitcast_ln54_16, i12 %v_addr_18

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7583" st_id="2038" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1962 %mul10_16 = dmul i64 %add4_15, i64 0.89997

]]></Node>
<StgValue><ssdm name="mul10_16"/></StgValue>
</operation>
</state>

<state id="2039" st_id="2040">

<operation id="7584" st_id="2039" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1962 %mul10_16 = dmul i64 %add4_15, i64 0.89997

]]></Node>
<StgValue><ssdm name="mul10_16"/></StgValue>
</operation>
</state>

<state id="2040" st_id="2041">

<operation id="7585" st_id="2040" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1962 %mul10_16 = dmul i64 %add4_15, i64 0.89997

]]></Node>
<StgValue><ssdm name="mul10_16"/></StgValue>
</operation>
</state>

<state id="2041" st_id="2042">

<operation id="7586" st_id="2041" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1962 %mul10_16 = dmul i64 %add4_15, i64 0.89997

]]></Node>
<StgValue><ssdm name="mul10_16"/></StgValue>
</operation>
</state>

<state id="2042" st_id="2043">

<operation id="7587" st_id="2042" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1962 %mul10_16 = dmul i64 %add4_15, i64 0.89997

]]></Node>
<StgValue><ssdm name="mul10_16"/></StgValue>
</operation>
</state>

<state id="2043" st_id="2044">

<operation id="7588" st_id="2043" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1963 %add4_16 = dadd i64 %mul10_16, i64 %div1_39

]]></Node>
<StgValue><ssdm name="add4_16"/></StgValue>
</operation>
</state>

<state id="2044" st_id="2045">

<operation id="7589" st_id="2044" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1963 %add4_16 = dadd i64 %mul10_16, i64 %div1_39

]]></Node>
<StgValue><ssdm name="add4_16"/></StgValue>
</operation>
</state>

<state id="2045" st_id="2046">

<operation id="7590" st_id="2045" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1963 %add4_16 = dadd i64 %mul10_16, i64 %div1_39

]]></Node>
<StgValue><ssdm name="add4_16"/></StgValue>
</operation>
</state>

<state id="2046" st_id="2047">

<operation id="7591" st_id="2046" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1963 %add4_16 = dadd i64 %mul10_16, i64 %div1_39

]]></Node>
<StgValue><ssdm name="add4_16"/></StgValue>
</operation>
</state>

<state id="2047" st_id="2048">

<operation id="7592" st_id="2047" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1963 %add4_16 = dadd i64 %mul10_16, i64 %div1_39

]]></Node>
<StgValue><ssdm name="add4_16"/></StgValue>
</operation>
</state>

<state id="2048" st_id="2049">

<operation id="7593" st_id="2048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:223 %v_addr_19 = getelementptr i64 %v, i64 0, i64 %zext_ln48_46

]]></Node>
<StgValue><ssdm name="v_addr_19"/></StgValue>
</operation>

<operation id="7594" st_id="2048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1964 %bitcast_ln54_17 = bitcast i64 %add4_16

]]></Node>
<StgValue><ssdm name="bitcast_ln54_17"/></StgValue>
</operation>

<operation id="7595" st_id="2048" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1965 %store_ln54 = store i64 %bitcast_ln54_17, i12 %v_addr_19

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>
</state>

<state id="2049" st_id="2050">

<operation id="7596" st_id="2049" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1966 %mul10_17 = dmul i64 %add4_16, i64 0.899963

]]></Node>
<StgValue><ssdm name="mul10_17"/></StgValue>
</operation>
</state>

<state id="2050" st_id="2051">

<operation id="7597" st_id="2050" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1966 %mul10_17 = dmul i64 %add4_16, i64 0.899963

]]></Node>
<StgValue><ssdm name="mul10_17"/></StgValue>
</operation>
</state>

<state id="2051" st_id="2052">

<operation id="7598" st_id="2051" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1966 %mul10_17 = dmul i64 %add4_16, i64 0.899963

]]></Node>
<StgValue><ssdm name="mul10_17"/></StgValue>
</operation>
</state>

<state id="2052" st_id="2053">

<operation id="7599" st_id="2052" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1966 %mul10_17 = dmul i64 %add4_16, i64 0.899963

]]></Node>
<StgValue><ssdm name="mul10_17"/></StgValue>
</operation>
</state>

<state id="2053" st_id="2054">

<operation id="7600" st_id="2053" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1966 %mul10_17 = dmul i64 %add4_16, i64 0.899963

]]></Node>
<StgValue><ssdm name="mul10_17"/></StgValue>
</operation>
</state>

<state id="2054" st_id="2055">
</state>

<state id="2055" st_id="2056">

<operation id="7601" st_id="2055" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1967 %add4_17 = dadd i64 %mul10_17, i64 %div1_38

]]></Node>
<StgValue><ssdm name="add4_17"/></StgValue>
</operation>
</state>

<state id="2056" st_id="2057">

<operation id="7602" st_id="2056" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1967 %add4_17 = dadd i64 %mul10_17, i64 %div1_38

]]></Node>
<StgValue><ssdm name="add4_17"/></StgValue>
</operation>
</state>

<state id="2057" st_id="2058">

<operation id="7603" st_id="2057" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1967 %add4_17 = dadd i64 %mul10_17, i64 %div1_38

]]></Node>
<StgValue><ssdm name="add4_17"/></StgValue>
</operation>
</state>

<state id="2058" st_id="2059">

<operation id="7604" st_id="2058" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1967 %add4_17 = dadd i64 %mul10_17, i64 %div1_38

]]></Node>
<StgValue><ssdm name="add4_17"/></StgValue>
</operation>
</state>

<state id="2059" st_id="2060">

<operation id="7605" st_id="2059" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1967 %add4_17 = dadd i64 %mul10_17, i64 %div1_38

]]></Node>
<StgValue><ssdm name="add4_17"/></StgValue>
</operation>
</state>

<state id="2060" st_id="2061">

<operation id="7606" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:224 %v_addr_20 = getelementptr i64 %v, i64 0, i64 %zext_ln48_45

]]></Node>
<StgValue><ssdm name="v_addr_20"/></StgValue>
</operation>

<operation id="7607" st_id="2060" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1968 %bitcast_ln54_18 = bitcast i64 %add4_17

]]></Node>
<StgValue><ssdm name="bitcast_ln54_18"/></StgValue>
</operation>

<operation id="7608" st_id="2060" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1969 %store_ln54 = store i64 %bitcast_ln54_18, i12 %v_addr_20

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7609" st_id="2060" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1970 %mul10_18 = dmul i64 %add4_17, i64 0.899954

]]></Node>
<StgValue><ssdm name="mul10_18"/></StgValue>
</operation>
</state>

<state id="2061" st_id="2062">

<operation id="7610" st_id="2061" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1970 %mul10_18 = dmul i64 %add4_17, i64 0.899954

]]></Node>
<StgValue><ssdm name="mul10_18"/></StgValue>
</operation>
</state>

<state id="2062" st_id="2063">

<operation id="7611" st_id="2062" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1970 %mul10_18 = dmul i64 %add4_17, i64 0.899954

]]></Node>
<StgValue><ssdm name="mul10_18"/></StgValue>
</operation>
</state>

<state id="2063" st_id="2064">

<operation id="7612" st_id="2063" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1970 %mul10_18 = dmul i64 %add4_17, i64 0.899954

]]></Node>
<StgValue><ssdm name="mul10_18"/></StgValue>
</operation>
</state>

<state id="2064" st_id="2065">

<operation id="7613" st_id="2064" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1970 %mul10_18 = dmul i64 %add4_17, i64 0.899954

]]></Node>
<StgValue><ssdm name="mul10_18"/></StgValue>
</operation>
</state>

<state id="2065" st_id="2066">

<operation id="7614" st_id="2065" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1971 %add4_18 = dadd i64 %mul10_18, i64 %div1_37

]]></Node>
<StgValue><ssdm name="add4_18"/></StgValue>
</operation>
</state>

<state id="2066" st_id="2067">

<operation id="7615" st_id="2066" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1971 %add4_18 = dadd i64 %mul10_18, i64 %div1_37

]]></Node>
<StgValue><ssdm name="add4_18"/></StgValue>
</operation>
</state>

<state id="2067" st_id="2068">

<operation id="7616" st_id="2067" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1971 %add4_18 = dadd i64 %mul10_18, i64 %div1_37

]]></Node>
<StgValue><ssdm name="add4_18"/></StgValue>
</operation>
</state>

<state id="2068" st_id="2069">

<operation id="7617" st_id="2068" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1971 %add4_18 = dadd i64 %mul10_18, i64 %div1_37

]]></Node>
<StgValue><ssdm name="add4_18"/></StgValue>
</operation>
</state>

<state id="2069" st_id="2070">

<operation id="7618" st_id="2069" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1971 %add4_18 = dadd i64 %mul10_18, i64 %div1_37

]]></Node>
<StgValue><ssdm name="add4_18"/></StgValue>
</operation>
</state>

<state id="2070" st_id="2071">

<operation id="7619" st_id="2070" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:225 %v_addr_21 = getelementptr i64 %v, i64 0, i64 %zext_ln48_44

]]></Node>
<StgValue><ssdm name="v_addr_21"/></StgValue>
</operation>

<operation id="7620" st_id="2070" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1972 %bitcast_ln54_19 = bitcast i64 %add4_18

]]></Node>
<StgValue><ssdm name="bitcast_ln54_19"/></StgValue>
</operation>

<operation id="7621" st_id="2070" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1973 %store_ln54 = store i64 %bitcast_ln54_19, i12 %v_addr_21

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7622" st_id="2070" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1974 %mul10_19 = dmul i64 %add4_18, i64 0.899943

]]></Node>
<StgValue><ssdm name="mul10_19"/></StgValue>
</operation>
</state>

<state id="2071" st_id="2072">

<operation id="7623" st_id="2071" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1974 %mul10_19 = dmul i64 %add4_18, i64 0.899943

]]></Node>
<StgValue><ssdm name="mul10_19"/></StgValue>
</operation>
</state>

<state id="2072" st_id="2073">

<operation id="7624" st_id="2072" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1974 %mul10_19 = dmul i64 %add4_18, i64 0.899943

]]></Node>
<StgValue><ssdm name="mul10_19"/></StgValue>
</operation>
</state>

<state id="2073" st_id="2074">

<operation id="7625" st_id="2073" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1974 %mul10_19 = dmul i64 %add4_18, i64 0.899943

]]></Node>
<StgValue><ssdm name="mul10_19"/></StgValue>
</operation>
</state>

<state id="2074" st_id="2075">

<operation id="7626" st_id="2074" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1974 %mul10_19 = dmul i64 %add4_18, i64 0.899943

]]></Node>
<StgValue><ssdm name="mul10_19"/></StgValue>
</operation>
</state>

<state id="2075" st_id="2076">

<operation id="7627" st_id="2075" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1975 %add4_19 = dadd i64 %mul10_19, i64 %div1_36

]]></Node>
<StgValue><ssdm name="add4_19"/></StgValue>
</operation>
</state>

<state id="2076" st_id="2077">

<operation id="7628" st_id="2076" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1975 %add4_19 = dadd i64 %mul10_19, i64 %div1_36

]]></Node>
<StgValue><ssdm name="add4_19"/></StgValue>
</operation>
</state>

<state id="2077" st_id="2078">

<operation id="7629" st_id="2077" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1975 %add4_19 = dadd i64 %mul10_19, i64 %div1_36

]]></Node>
<StgValue><ssdm name="add4_19"/></StgValue>
</operation>
</state>

<state id="2078" st_id="2079">

<operation id="7630" st_id="2078" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1975 %add4_19 = dadd i64 %mul10_19, i64 %div1_36

]]></Node>
<StgValue><ssdm name="add4_19"/></StgValue>
</operation>
</state>

<state id="2079" st_id="2080">

<operation id="7631" st_id="2079" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1975 %add4_19 = dadd i64 %mul10_19, i64 %div1_36

]]></Node>
<StgValue><ssdm name="add4_19"/></StgValue>
</operation>
</state>

<state id="2080" st_id="2081">

<operation id="7632" st_id="2080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:226 %v_addr_22 = getelementptr i64 %v, i64 0, i64 %zext_ln48_43

]]></Node>
<StgValue><ssdm name="v_addr_22"/></StgValue>
</operation>

<operation id="7633" st_id="2080" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1976 %bitcast_ln54_20 = bitcast i64 %add4_19

]]></Node>
<StgValue><ssdm name="bitcast_ln54_20"/></StgValue>
</operation>

<operation id="7634" st_id="2080" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1977 %store_ln54 = store i64 %bitcast_ln54_20, i12 %v_addr_22

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7635" st_id="2080" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1978 %mul10_20 = dmul i64 %add4_19, i64 0.89993

]]></Node>
<StgValue><ssdm name="mul10_20"/></StgValue>
</operation>
</state>

<state id="2081" st_id="2082">

<operation id="7636" st_id="2081" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1978 %mul10_20 = dmul i64 %add4_19, i64 0.89993

]]></Node>
<StgValue><ssdm name="mul10_20"/></StgValue>
</operation>
</state>

<state id="2082" st_id="2083">

<operation id="7637" st_id="2082" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1978 %mul10_20 = dmul i64 %add4_19, i64 0.89993

]]></Node>
<StgValue><ssdm name="mul10_20"/></StgValue>
</operation>
</state>

<state id="2083" st_id="2084">

<operation id="7638" st_id="2083" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1978 %mul10_20 = dmul i64 %add4_19, i64 0.89993

]]></Node>
<StgValue><ssdm name="mul10_20"/></StgValue>
</operation>
</state>

<state id="2084" st_id="2085">

<operation id="7639" st_id="2084" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1978 %mul10_20 = dmul i64 %add4_19, i64 0.89993

]]></Node>
<StgValue><ssdm name="mul10_20"/></StgValue>
</operation>
</state>

<state id="2085" st_id="2086">

<operation id="7640" st_id="2085" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1979 %add4_20 = dadd i64 %mul10_20, i64 %div1_35

]]></Node>
<StgValue><ssdm name="add4_20"/></StgValue>
</operation>
</state>

<state id="2086" st_id="2087">

<operation id="7641" st_id="2086" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1979 %add4_20 = dadd i64 %mul10_20, i64 %div1_35

]]></Node>
<StgValue><ssdm name="add4_20"/></StgValue>
</operation>
</state>

<state id="2087" st_id="2088">

<operation id="7642" st_id="2087" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1979 %add4_20 = dadd i64 %mul10_20, i64 %div1_35

]]></Node>
<StgValue><ssdm name="add4_20"/></StgValue>
</operation>
</state>

<state id="2088" st_id="2089">

<operation id="7643" st_id="2088" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1979 %add4_20 = dadd i64 %mul10_20, i64 %div1_35

]]></Node>
<StgValue><ssdm name="add4_20"/></StgValue>
</operation>
</state>

<state id="2089" st_id="2090">

<operation id="7644" st_id="2089" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1979 %add4_20 = dadd i64 %mul10_20, i64 %div1_35

]]></Node>
<StgValue><ssdm name="add4_20"/></StgValue>
</operation>
</state>

<state id="2090" st_id="2091">

<operation id="7645" st_id="2090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:227 %v_addr_23 = getelementptr i64 %v, i64 0, i64 %zext_ln48_42

]]></Node>
<StgValue><ssdm name="v_addr_23"/></StgValue>
</operation>

<operation id="7646" st_id="2090" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1980 %bitcast_ln54_21 = bitcast i64 %add4_20

]]></Node>
<StgValue><ssdm name="bitcast_ln54_21"/></StgValue>
</operation>

<operation id="7647" st_id="2090" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1981 %store_ln54 = store i64 %bitcast_ln54_21, i12 %v_addr_23

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7648" st_id="2090" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1982 %mul10_21 = dmul i64 %add4_20, i64 0.899913

]]></Node>
<StgValue><ssdm name="mul10_21"/></StgValue>
</operation>
</state>

<state id="2091" st_id="2092">

<operation id="7649" st_id="2091" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1982 %mul10_21 = dmul i64 %add4_20, i64 0.899913

]]></Node>
<StgValue><ssdm name="mul10_21"/></StgValue>
</operation>
</state>

<state id="2092" st_id="2093">

<operation id="7650" st_id="2092" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1982 %mul10_21 = dmul i64 %add4_20, i64 0.899913

]]></Node>
<StgValue><ssdm name="mul10_21"/></StgValue>
</operation>
</state>

<state id="2093" st_id="2094">

<operation id="7651" st_id="2093" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1982 %mul10_21 = dmul i64 %add4_20, i64 0.899913

]]></Node>
<StgValue><ssdm name="mul10_21"/></StgValue>
</operation>
</state>

<state id="2094" st_id="2095">

<operation id="7652" st_id="2094" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1982 %mul10_21 = dmul i64 %add4_20, i64 0.899913

]]></Node>
<StgValue><ssdm name="mul10_21"/></StgValue>
</operation>
</state>

<state id="2095" st_id="2096">
</state>

<state id="2096" st_id="2097">

<operation id="7653" st_id="2096" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1983 %add4_21 = dadd i64 %mul10_21, i64 %div1_34

]]></Node>
<StgValue><ssdm name="add4_21"/></StgValue>
</operation>
</state>

<state id="2097" st_id="2098">

<operation id="7654" st_id="2097" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1983 %add4_21 = dadd i64 %mul10_21, i64 %div1_34

]]></Node>
<StgValue><ssdm name="add4_21"/></StgValue>
</operation>
</state>

<state id="2098" st_id="2099">

<operation id="7655" st_id="2098" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1983 %add4_21 = dadd i64 %mul10_21, i64 %div1_34

]]></Node>
<StgValue><ssdm name="add4_21"/></StgValue>
</operation>
</state>

<state id="2099" st_id="2100">

<operation id="7656" st_id="2099" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1983 %add4_21 = dadd i64 %mul10_21, i64 %div1_34

]]></Node>
<StgValue><ssdm name="add4_21"/></StgValue>
</operation>
</state>

<state id="2100" st_id="2101">

<operation id="7657" st_id="2100" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1983 %add4_21 = dadd i64 %mul10_21, i64 %div1_34

]]></Node>
<StgValue><ssdm name="add4_21"/></StgValue>
</operation>
</state>

<state id="2101" st_id="2102">

<operation id="7658" st_id="2101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:228 %v_addr_24 = getelementptr i64 %v, i64 0, i64 %zext_ln48_41

]]></Node>
<StgValue><ssdm name="v_addr_24"/></StgValue>
</operation>

<operation id="7659" st_id="2101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1984 %bitcast_ln54_22 = bitcast i64 %add4_21

]]></Node>
<StgValue><ssdm name="bitcast_ln54_22"/></StgValue>
</operation>

<operation id="7660" st_id="2101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1985 %store_ln54 = store i64 %bitcast_ln54_22, i12 %v_addr_24

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7661" st_id="2101" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1986 %mul10_22 = dmul i64 %add4_21, i64 0.899893

]]></Node>
<StgValue><ssdm name="mul10_22"/></StgValue>
</operation>
</state>

<state id="2102" st_id="2103">

<operation id="7662" st_id="2102" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1986 %mul10_22 = dmul i64 %add4_21, i64 0.899893

]]></Node>
<StgValue><ssdm name="mul10_22"/></StgValue>
</operation>
</state>

<state id="2103" st_id="2104">

<operation id="7663" st_id="2103" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1986 %mul10_22 = dmul i64 %add4_21, i64 0.899893

]]></Node>
<StgValue><ssdm name="mul10_22"/></StgValue>
</operation>
</state>

<state id="2104" st_id="2105">

<operation id="7664" st_id="2104" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1986 %mul10_22 = dmul i64 %add4_21, i64 0.899893

]]></Node>
<StgValue><ssdm name="mul10_22"/></StgValue>
</operation>
</state>

<state id="2105" st_id="2106">

<operation id="7665" st_id="2105" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1986 %mul10_22 = dmul i64 %add4_21, i64 0.899893

]]></Node>
<StgValue><ssdm name="mul10_22"/></StgValue>
</operation>
</state>

<state id="2106" st_id="2107">

<operation id="7666" st_id="2106" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1987 %add4_22 = dadd i64 %mul10_22, i64 %div1_33

]]></Node>
<StgValue><ssdm name="add4_22"/></StgValue>
</operation>
</state>

<state id="2107" st_id="2108">

<operation id="7667" st_id="2107" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1987 %add4_22 = dadd i64 %mul10_22, i64 %div1_33

]]></Node>
<StgValue><ssdm name="add4_22"/></StgValue>
</operation>
</state>

<state id="2108" st_id="2109">

<operation id="7668" st_id="2108" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1987 %add4_22 = dadd i64 %mul10_22, i64 %div1_33

]]></Node>
<StgValue><ssdm name="add4_22"/></StgValue>
</operation>
</state>

<state id="2109" st_id="2110">

<operation id="7669" st_id="2109" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1987 %add4_22 = dadd i64 %mul10_22, i64 %div1_33

]]></Node>
<StgValue><ssdm name="add4_22"/></StgValue>
</operation>
</state>

<state id="2110" st_id="2111">

<operation id="7670" st_id="2110" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1987 %add4_22 = dadd i64 %mul10_22, i64 %div1_33

]]></Node>
<StgValue><ssdm name="add4_22"/></StgValue>
</operation>
</state>

<state id="2111" st_id="2112">

<operation id="7671" st_id="2111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:229 %v_addr_25 = getelementptr i64 %v, i64 0, i64 %zext_ln48_40

]]></Node>
<StgValue><ssdm name="v_addr_25"/></StgValue>
</operation>

<operation id="7672" st_id="2111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1988 %bitcast_ln54_23 = bitcast i64 %add4_22

]]></Node>
<StgValue><ssdm name="bitcast_ln54_23"/></StgValue>
</operation>

<operation id="7673" st_id="2111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1989 %store_ln54 = store i64 %bitcast_ln54_23, i12 %v_addr_25

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7674" st_id="2111" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1990 %mul10_23 = dmul i64 %add4_22, i64 0.899868

]]></Node>
<StgValue><ssdm name="mul10_23"/></StgValue>
</operation>
</state>

<state id="2112" st_id="2113">

<operation id="7675" st_id="2112" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1990 %mul10_23 = dmul i64 %add4_22, i64 0.899868

]]></Node>
<StgValue><ssdm name="mul10_23"/></StgValue>
</operation>
</state>

<state id="2113" st_id="2114">

<operation id="7676" st_id="2113" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1990 %mul10_23 = dmul i64 %add4_22, i64 0.899868

]]></Node>
<StgValue><ssdm name="mul10_23"/></StgValue>
</operation>
</state>

<state id="2114" st_id="2115">

<operation id="7677" st_id="2114" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1990 %mul10_23 = dmul i64 %add4_22, i64 0.899868

]]></Node>
<StgValue><ssdm name="mul10_23"/></StgValue>
</operation>
</state>

<state id="2115" st_id="2116">

<operation id="7678" st_id="2115" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1990 %mul10_23 = dmul i64 %add4_22, i64 0.899868

]]></Node>
<StgValue><ssdm name="mul10_23"/></StgValue>
</operation>
</state>

<state id="2116" st_id="2117">

<operation id="7679" st_id="2116" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1991 %add4_23 = dadd i64 %mul10_23, i64 %div1_32

]]></Node>
<StgValue><ssdm name="add4_23"/></StgValue>
</operation>
</state>

<state id="2117" st_id="2118">

<operation id="7680" st_id="2117" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1991 %add4_23 = dadd i64 %mul10_23, i64 %div1_32

]]></Node>
<StgValue><ssdm name="add4_23"/></StgValue>
</operation>
</state>

<state id="2118" st_id="2119">

<operation id="7681" st_id="2118" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1991 %add4_23 = dadd i64 %mul10_23, i64 %div1_32

]]></Node>
<StgValue><ssdm name="add4_23"/></StgValue>
</operation>
</state>

<state id="2119" st_id="2120">

<operation id="7682" st_id="2119" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1991 %add4_23 = dadd i64 %mul10_23, i64 %div1_32

]]></Node>
<StgValue><ssdm name="add4_23"/></StgValue>
</operation>
</state>

<state id="2120" st_id="2121">

<operation id="7683" st_id="2120" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1991 %add4_23 = dadd i64 %mul10_23, i64 %div1_32

]]></Node>
<StgValue><ssdm name="add4_23"/></StgValue>
</operation>
</state>

<state id="2121" st_id="2122">

<operation id="7684" st_id="2121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:230 %v_addr_26 = getelementptr i64 %v, i64 0, i64 %zext_ln48_39

]]></Node>
<StgValue><ssdm name="v_addr_26"/></StgValue>
</operation>

<operation id="7685" st_id="2121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1992 %bitcast_ln54_24 = bitcast i64 %add4_23

]]></Node>
<StgValue><ssdm name="bitcast_ln54_24"/></StgValue>
</operation>

<operation id="7686" st_id="2121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1993 %store_ln54 = store i64 %bitcast_ln54_24, i12 %v_addr_26

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7687" st_id="2121" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1994 %mul10_24 = dmul i64 %add4_23, i64 0.899837

]]></Node>
<StgValue><ssdm name="mul10_24"/></StgValue>
</operation>
</state>

<state id="2122" st_id="2123">

<operation id="7688" st_id="2122" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1994 %mul10_24 = dmul i64 %add4_23, i64 0.899837

]]></Node>
<StgValue><ssdm name="mul10_24"/></StgValue>
</operation>
</state>

<state id="2123" st_id="2124">

<operation id="7689" st_id="2123" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1994 %mul10_24 = dmul i64 %add4_23, i64 0.899837

]]></Node>
<StgValue><ssdm name="mul10_24"/></StgValue>
</operation>
</state>

<state id="2124" st_id="2125">

<operation id="7690" st_id="2124" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1994 %mul10_24 = dmul i64 %add4_23, i64 0.899837

]]></Node>
<StgValue><ssdm name="mul10_24"/></StgValue>
</operation>
</state>

<state id="2125" st_id="2126">

<operation id="7691" st_id="2125" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1994 %mul10_24 = dmul i64 %add4_23, i64 0.899837

]]></Node>
<StgValue><ssdm name="mul10_24"/></StgValue>
</operation>
</state>

<state id="2126" st_id="2127">

<operation id="7692" st_id="2126" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1995 %add4_24 = dadd i64 %mul10_24, i64 %div1_31

]]></Node>
<StgValue><ssdm name="add4_24"/></StgValue>
</operation>
</state>

<state id="2127" st_id="2128">

<operation id="7693" st_id="2127" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1995 %add4_24 = dadd i64 %mul10_24, i64 %div1_31

]]></Node>
<StgValue><ssdm name="add4_24"/></StgValue>
</operation>
</state>

<state id="2128" st_id="2129">

<operation id="7694" st_id="2128" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1995 %add4_24 = dadd i64 %mul10_24, i64 %div1_31

]]></Node>
<StgValue><ssdm name="add4_24"/></StgValue>
</operation>
</state>

<state id="2129" st_id="2130">

<operation id="7695" st_id="2129" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1995 %add4_24 = dadd i64 %mul10_24, i64 %div1_31

]]></Node>
<StgValue><ssdm name="add4_24"/></StgValue>
</operation>
</state>

<state id="2130" st_id="2131">

<operation id="7696" st_id="2130" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1995 %add4_24 = dadd i64 %mul10_24, i64 %div1_31

]]></Node>
<StgValue><ssdm name="add4_24"/></StgValue>
</operation>
</state>

<state id="2131" st_id="2132">

<operation id="7697" st_id="2131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:231 %v_addr_27 = getelementptr i64 %v, i64 0, i64 %zext_ln48_38

]]></Node>
<StgValue><ssdm name="v_addr_27"/></StgValue>
</operation>

<operation id="7698" st_id="2131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1996 %bitcast_ln54_25 = bitcast i64 %add4_24

]]></Node>
<StgValue><ssdm name="bitcast_ln54_25"/></StgValue>
</operation>

<operation id="7699" st_id="2131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:1997 %store_ln54 = store i64 %bitcast_ln54_25, i12 %v_addr_27

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7700" st_id="2131" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1998 %mul10_25 = dmul i64 %add4_24, i64 0.899798

]]></Node>
<StgValue><ssdm name="mul10_25"/></StgValue>
</operation>
</state>

<state id="2132" st_id="2133">

<operation id="7701" st_id="2132" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1998 %mul10_25 = dmul i64 %add4_24, i64 0.899798

]]></Node>
<StgValue><ssdm name="mul10_25"/></StgValue>
</operation>
</state>

<state id="2133" st_id="2134">

<operation id="7702" st_id="2133" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1998 %mul10_25 = dmul i64 %add4_24, i64 0.899798

]]></Node>
<StgValue><ssdm name="mul10_25"/></StgValue>
</operation>
</state>

<state id="2134" st_id="2135">

<operation id="7703" st_id="2134" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1998 %mul10_25 = dmul i64 %add4_24, i64 0.899798

]]></Node>
<StgValue><ssdm name="mul10_25"/></StgValue>
</operation>
</state>

<state id="2135" st_id="2136">

<operation id="7704" st_id="2135" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1998 %mul10_25 = dmul i64 %add4_24, i64 0.899798

]]></Node>
<StgValue><ssdm name="mul10_25"/></StgValue>
</operation>
</state>

<state id="2136" st_id="2137">

<operation id="7705" st_id="2136" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1999 %add4_25 = dadd i64 %mul10_25, i64 %div1_30

]]></Node>
<StgValue><ssdm name="add4_25"/></StgValue>
</operation>
</state>

<state id="2137" st_id="2138">

<operation id="7706" st_id="2137" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1999 %add4_25 = dadd i64 %mul10_25, i64 %div1_30

]]></Node>
<StgValue><ssdm name="add4_25"/></StgValue>
</operation>
</state>

<state id="2138" st_id="2139">

<operation id="7707" st_id="2138" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1999 %add4_25 = dadd i64 %mul10_25, i64 %div1_30

]]></Node>
<StgValue><ssdm name="add4_25"/></StgValue>
</operation>
</state>

<state id="2139" st_id="2140">

<operation id="7708" st_id="2139" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1999 %add4_25 = dadd i64 %mul10_25, i64 %div1_30

]]></Node>
<StgValue><ssdm name="add4_25"/></StgValue>
</operation>
</state>

<state id="2140" st_id="2141">

<operation id="7709" st_id="2140" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:1999 %add4_25 = dadd i64 %mul10_25, i64 %div1_30

]]></Node>
<StgValue><ssdm name="add4_25"/></StgValue>
</operation>
</state>

<state id="2141" st_id="2142">

<operation id="7710" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:232 %v_addr_28 = getelementptr i64 %v, i64 0, i64 %zext_ln48_37

]]></Node>
<StgValue><ssdm name="v_addr_28"/></StgValue>
</operation>

<operation id="7711" st_id="2141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2000 %bitcast_ln54_26 = bitcast i64 %add4_25

]]></Node>
<StgValue><ssdm name="bitcast_ln54_26"/></StgValue>
</operation>

<operation id="7712" st_id="2141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2001 %store_ln54 = store i64 %bitcast_ln54_26, i12 %v_addr_28

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7713" st_id="2141" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2002 %mul10_26 = dmul i64 %add4_25, i64 0.899751

]]></Node>
<StgValue><ssdm name="mul10_26"/></StgValue>
</operation>
</state>

<state id="2142" st_id="2143">

<operation id="7714" st_id="2142" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2002 %mul10_26 = dmul i64 %add4_25, i64 0.899751

]]></Node>
<StgValue><ssdm name="mul10_26"/></StgValue>
</operation>
</state>

<state id="2143" st_id="2144">

<operation id="7715" st_id="2143" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2002 %mul10_26 = dmul i64 %add4_25, i64 0.899751

]]></Node>
<StgValue><ssdm name="mul10_26"/></StgValue>
</operation>
</state>

<state id="2144" st_id="2145">

<operation id="7716" st_id="2144" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2002 %mul10_26 = dmul i64 %add4_25, i64 0.899751

]]></Node>
<StgValue><ssdm name="mul10_26"/></StgValue>
</operation>
</state>

<state id="2145" st_id="2146">

<operation id="7717" st_id="2145" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2002 %mul10_26 = dmul i64 %add4_25, i64 0.899751

]]></Node>
<StgValue><ssdm name="mul10_26"/></StgValue>
</operation>
</state>

<state id="2146" st_id="2147">
</state>

<state id="2147" st_id="2148">

<operation id="7718" st_id="2147" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2003 %add4_26 = dadd i64 %mul10_26, i64 %div1_29

]]></Node>
<StgValue><ssdm name="add4_26"/></StgValue>
</operation>
</state>

<state id="2148" st_id="2149">

<operation id="7719" st_id="2148" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2003 %add4_26 = dadd i64 %mul10_26, i64 %div1_29

]]></Node>
<StgValue><ssdm name="add4_26"/></StgValue>
</operation>
</state>

<state id="2149" st_id="2150">

<operation id="7720" st_id="2149" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2003 %add4_26 = dadd i64 %mul10_26, i64 %div1_29

]]></Node>
<StgValue><ssdm name="add4_26"/></StgValue>
</operation>
</state>

<state id="2150" st_id="2151">

<operation id="7721" st_id="2150" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2003 %add4_26 = dadd i64 %mul10_26, i64 %div1_29

]]></Node>
<StgValue><ssdm name="add4_26"/></StgValue>
</operation>
</state>

<state id="2151" st_id="2152">

<operation id="7722" st_id="2151" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2003 %add4_26 = dadd i64 %mul10_26, i64 %div1_29

]]></Node>
<StgValue><ssdm name="add4_26"/></StgValue>
</operation>
</state>

<state id="2152" st_id="2153">

<operation id="7723" st_id="2152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:233 %v_addr_29 = getelementptr i64 %v, i64 0, i64 %zext_ln48_36

]]></Node>
<StgValue><ssdm name="v_addr_29"/></StgValue>
</operation>

<operation id="7724" st_id="2152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2004 %bitcast_ln54_27 = bitcast i64 %add4_26

]]></Node>
<StgValue><ssdm name="bitcast_ln54_27"/></StgValue>
</operation>

<operation id="7725" st_id="2152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2005 %store_ln54 = store i64 %bitcast_ln54_27, i12 %v_addr_29

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7726" st_id="2152" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2006 %mul10_27 = dmul i64 %add4_26, i64 0.899692

]]></Node>
<StgValue><ssdm name="mul10_27"/></StgValue>
</operation>
</state>

<state id="2153" st_id="2154">

<operation id="7727" st_id="2153" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2006 %mul10_27 = dmul i64 %add4_26, i64 0.899692

]]></Node>
<StgValue><ssdm name="mul10_27"/></StgValue>
</operation>
</state>

<state id="2154" st_id="2155">

<operation id="7728" st_id="2154" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2006 %mul10_27 = dmul i64 %add4_26, i64 0.899692

]]></Node>
<StgValue><ssdm name="mul10_27"/></StgValue>
</operation>
</state>

<state id="2155" st_id="2156">

<operation id="7729" st_id="2155" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2006 %mul10_27 = dmul i64 %add4_26, i64 0.899692

]]></Node>
<StgValue><ssdm name="mul10_27"/></StgValue>
</operation>
</state>

<state id="2156" st_id="2157">

<operation id="7730" st_id="2156" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2006 %mul10_27 = dmul i64 %add4_26, i64 0.899692

]]></Node>
<StgValue><ssdm name="mul10_27"/></StgValue>
</operation>
</state>

<state id="2157" st_id="2158">

<operation id="7731" st_id="2157" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2007 %add4_27 = dadd i64 %mul10_27, i64 %div1_28

]]></Node>
<StgValue><ssdm name="add4_27"/></StgValue>
</operation>
</state>

<state id="2158" st_id="2159">

<operation id="7732" st_id="2158" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2007 %add4_27 = dadd i64 %mul10_27, i64 %div1_28

]]></Node>
<StgValue><ssdm name="add4_27"/></StgValue>
</operation>
</state>

<state id="2159" st_id="2160">

<operation id="7733" st_id="2159" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2007 %add4_27 = dadd i64 %mul10_27, i64 %div1_28

]]></Node>
<StgValue><ssdm name="add4_27"/></StgValue>
</operation>
</state>

<state id="2160" st_id="2161">

<operation id="7734" st_id="2160" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2007 %add4_27 = dadd i64 %mul10_27, i64 %div1_28

]]></Node>
<StgValue><ssdm name="add4_27"/></StgValue>
</operation>
</state>

<state id="2161" st_id="2162">

<operation id="7735" st_id="2161" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2007 %add4_27 = dadd i64 %mul10_27, i64 %div1_28

]]></Node>
<StgValue><ssdm name="add4_27"/></StgValue>
</operation>
</state>

<state id="2162" st_id="2163">

<operation id="7736" st_id="2162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:234 %v_addr_30 = getelementptr i64 %v, i64 0, i64 %zext_ln48_35

]]></Node>
<StgValue><ssdm name="v_addr_30"/></StgValue>
</operation>

<operation id="7737" st_id="2162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2008 %bitcast_ln54_28 = bitcast i64 %add4_27

]]></Node>
<StgValue><ssdm name="bitcast_ln54_28"/></StgValue>
</operation>

<operation id="7738" st_id="2162" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2009 %store_ln54 = store i64 %bitcast_ln54_28, i12 %v_addr_30

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7739" st_id="2162" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2010 %mul10_28 = dmul i64 %add4_27, i64 0.89962

]]></Node>
<StgValue><ssdm name="mul10_28"/></StgValue>
</operation>
</state>

<state id="2163" st_id="2164">

<operation id="7740" st_id="2163" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2010 %mul10_28 = dmul i64 %add4_27, i64 0.89962

]]></Node>
<StgValue><ssdm name="mul10_28"/></StgValue>
</operation>
</state>

<state id="2164" st_id="2165">

<operation id="7741" st_id="2164" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2010 %mul10_28 = dmul i64 %add4_27, i64 0.89962

]]></Node>
<StgValue><ssdm name="mul10_28"/></StgValue>
</operation>
</state>

<state id="2165" st_id="2166">

<operation id="7742" st_id="2165" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2010 %mul10_28 = dmul i64 %add4_27, i64 0.89962

]]></Node>
<StgValue><ssdm name="mul10_28"/></StgValue>
</operation>
</state>

<state id="2166" st_id="2167">

<operation id="7743" st_id="2166" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2010 %mul10_28 = dmul i64 %add4_27, i64 0.89962

]]></Node>
<StgValue><ssdm name="mul10_28"/></StgValue>
</operation>
</state>

<state id="2167" st_id="2168">

<operation id="7744" st_id="2167" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2011 %add4_28 = dadd i64 %mul10_28, i64 %div1_27

]]></Node>
<StgValue><ssdm name="add4_28"/></StgValue>
</operation>
</state>

<state id="2168" st_id="2169">

<operation id="7745" st_id="2168" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2011 %add4_28 = dadd i64 %mul10_28, i64 %div1_27

]]></Node>
<StgValue><ssdm name="add4_28"/></StgValue>
</operation>
</state>

<state id="2169" st_id="2170">

<operation id="7746" st_id="2169" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2011 %add4_28 = dadd i64 %mul10_28, i64 %div1_27

]]></Node>
<StgValue><ssdm name="add4_28"/></StgValue>
</operation>
</state>

<state id="2170" st_id="2171">

<operation id="7747" st_id="2170" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2011 %add4_28 = dadd i64 %mul10_28, i64 %div1_27

]]></Node>
<StgValue><ssdm name="add4_28"/></StgValue>
</operation>
</state>

<state id="2171" st_id="2172">

<operation id="7748" st_id="2171" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2011 %add4_28 = dadd i64 %mul10_28, i64 %div1_27

]]></Node>
<StgValue><ssdm name="add4_28"/></StgValue>
</operation>
</state>

<state id="2172" st_id="2173">

<operation id="7749" st_id="2172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:235 %v_addr_31 = getelementptr i64 %v, i64 0, i64 %zext_ln48_34

]]></Node>
<StgValue><ssdm name="v_addr_31"/></StgValue>
</operation>

<operation id="7750" st_id="2172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2012 %bitcast_ln54_29 = bitcast i64 %add4_28

]]></Node>
<StgValue><ssdm name="bitcast_ln54_29"/></StgValue>
</operation>

<operation id="7751" st_id="2172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2013 %store_ln54 = store i64 %bitcast_ln54_29, i12 %v_addr_31

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7752" st_id="2172" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2014 %mul10_29 = dmul i64 %add4_28, i64 0.899531

]]></Node>
<StgValue><ssdm name="mul10_29"/></StgValue>
</operation>
</state>

<state id="2173" st_id="2174">

<operation id="7753" st_id="2173" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2014 %mul10_29 = dmul i64 %add4_28, i64 0.899531

]]></Node>
<StgValue><ssdm name="mul10_29"/></StgValue>
</operation>
</state>

<state id="2174" st_id="2175">

<operation id="7754" st_id="2174" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2014 %mul10_29 = dmul i64 %add4_28, i64 0.899531

]]></Node>
<StgValue><ssdm name="mul10_29"/></StgValue>
</operation>
</state>

<state id="2175" st_id="2176">

<operation id="7755" st_id="2175" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2014 %mul10_29 = dmul i64 %add4_28, i64 0.899531

]]></Node>
<StgValue><ssdm name="mul10_29"/></StgValue>
</operation>
</state>

<state id="2176" st_id="2177">

<operation id="7756" st_id="2176" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2014 %mul10_29 = dmul i64 %add4_28, i64 0.899531

]]></Node>
<StgValue><ssdm name="mul10_29"/></StgValue>
</operation>
</state>

<state id="2177" st_id="2178">

<operation id="7757" st_id="2177" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2015 %add4_29 = dadd i64 %mul10_29, i64 %div1_26

]]></Node>
<StgValue><ssdm name="add4_29"/></StgValue>
</operation>
</state>

<state id="2178" st_id="2179">

<operation id="7758" st_id="2178" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2015 %add4_29 = dadd i64 %mul10_29, i64 %div1_26

]]></Node>
<StgValue><ssdm name="add4_29"/></StgValue>
</operation>
</state>

<state id="2179" st_id="2180">

<operation id="7759" st_id="2179" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2015 %add4_29 = dadd i64 %mul10_29, i64 %div1_26

]]></Node>
<StgValue><ssdm name="add4_29"/></StgValue>
</operation>
</state>

<state id="2180" st_id="2181">

<operation id="7760" st_id="2180" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2015 %add4_29 = dadd i64 %mul10_29, i64 %div1_26

]]></Node>
<StgValue><ssdm name="add4_29"/></StgValue>
</operation>
</state>

<state id="2181" st_id="2182">

<operation id="7761" st_id="2181" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2015 %add4_29 = dadd i64 %mul10_29, i64 %div1_26

]]></Node>
<StgValue><ssdm name="add4_29"/></StgValue>
</operation>
</state>

<state id="2182" st_id="2183">

<operation id="7762" st_id="2182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:236 %v_addr_32 = getelementptr i64 %v, i64 0, i64 %zext_ln48_33

]]></Node>
<StgValue><ssdm name="v_addr_32"/></StgValue>
</operation>

<operation id="7763" st_id="2182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2016 %bitcast_ln54_30 = bitcast i64 %add4_29

]]></Node>
<StgValue><ssdm name="bitcast_ln54_30"/></StgValue>
</operation>

<operation id="7764" st_id="2182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2017 %store_ln54 = store i64 %bitcast_ln54_30, i12 %v_addr_32

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7765" st_id="2182" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2018 %mul10_30 = dmul i64 %add4_29, i64 0.89942

]]></Node>
<StgValue><ssdm name="mul10_30"/></StgValue>
</operation>
</state>

<state id="2183" st_id="2184">

<operation id="7766" st_id="2183" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2018 %mul10_30 = dmul i64 %add4_29, i64 0.89942

]]></Node>
<StgValue><ssdm name="mul10_30"/></StgValue>
</operation>
</state>

<state id="2184" st_id="2185">

<operation id="7767" st_id="2184" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2018 %mul10_30 = dmul i64 %add4_29, i64 0.89942

]]></Node>
<StgValue><ssdm name="mul10_30"/></StgValue>
</operation>
</state>

<state id="2185" st_id="2186">

<operation id="7768" st_id="2185" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2018 %mul10_30 = dmul i64 %add4_29, i64 0.89942

]]></Node>
<StgValue><ssdm name="mul10_30"/></StgValue>
</operation>
</state>

<state id="2186" st_id="2187">

<operation id="7769" st_id="2186" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2018 %mul10_30 = dmul i64 %add4_29, i64 0.89942

]]></Node>
<StgValue><ssdm name="mul10_30"/></StgValue>
</operation>
</state>

<state id="2187" st_id="2188">

<operation id="7770" st_id="2187" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2019 %add4_30 = dadd i64 %mul10_30, i64 %div1_25

]]></Node>
<StgValue><ssdm name="add4_30"/></StgValue>
</operation>
</state>

<state id="2188" st_id="2189">

<operation id="7771" st_id="2188" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2019 %add4_30 = dadd i64 %mul10_30, i64 %div1_25

]]></Node>
<StgValue><ssdm name="add4_30"/></StgValue>
</operation>
</state>

<state id="2189" st_id="2190">

<operation id="7772" st_id="2189" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2019 %add4_30 = dadd i64 %mul10_30, i64 %div1_25

]]></Node>
<StgValue><ssdm name="add4_30"/></StgValue>
</operation>
</state>

<state id="2190" st_id="2191">

<operation id="7773" st_id="2190" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2019 %add4_30 = dadd i64 %mul10_30, i64 %div1_25

]]></Node>
<StgValue><ssdm name="add4_30"/></StgValue>
</operation>
</state>

<state id="2191" st_id="2192">

<operation id="7774" st_id="2191" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2019 %add4_30 = dadd i64 %mul10_30, i64 %div1_25

]]></Node>
<StgValue><ssdm name="add4_30"/></StgValue>
</operation>
</state>

<state id="2192" st_id="2193">

<operation id="7775" st_id="2192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:237 %v_addr_33 = getelementptr i64 %v, i64 0, i64 %zext_ln48_32

]]></Node>
<StgValue><ssdm name="v_addr_33"/></StgValue>
</operation>

<operation id="7776" st_id="2192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2020 %bitcast_ln54_31 = bitcast i64 %add4_30

]]></Node>
<StgValue><ssdm name="bitcast_ln54_31"/></StgValue>
</operation>

<operation id="7777" st_id="2192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2021 %store_ln54 = store i64 %bitcast_ln54_31, i12 %v_addr_33

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7778" st_id="2192" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2022 %mul10_31 = dmul i64 %add4_30, i64 0.899284

]]></Node>
<StgValue><ssdm name="mul10_31"/></StgValue>
</operation>
</state>

<state id="2193" st_id="2194">

<operation id="7779" st_id="2193" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2022 %mul10_31 = dmul i64 %add4_30, i64 0.899284

]]></Node>
<StgValue><ssdm name="mul10_31"/></StgValue>
</operation>
</state>

<state id="2194" st_id="2195">

<operation id="7780" st_id="2194" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2022 %mul10_31 = dmul i64 %add4_30, i64 0.899284

]]></Node>
<StgValue><ssdm name="mul10_31"/></StgValue>
</operation>
</state>

<state id="2195" st_id="2196">

<operation id="7781" st_id="2195" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2022 %mul10_31 = dmul i64 %add4_30, i64 0.899284

]]></Node>
<StgValue><ssdm name="mul10_31"/></StgValue>
</operation>
</state>

<state id="2196" st_id="2197">

<operation id="7782" st_id="2196" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2022 %mul10_31 = dmul i64 %add4_30, i64 0.899284

]]></Node>
<StgValue><ssdm name="mul10_31"/></StgValue>
</operation>
</state>

<state id="2197" st_id="2198">
</state>

<state id="2198" st_id="2199">

<operation id="7783" st_id="2198" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2023 %add4_31 = dadd i64 %mul10_31, i64 %div1_24

]]></Node>
<StgValue><ssdm name="add4_31"/></StgValue>
</operation>
</state>

<state id="2199" st_id="2200">

<operation id="7784" st_id="2199" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2023 %add4_31 = dadd i64 %mul10_31, i64 %div1_24

]]></Node>
<StgValue><ssdm name="add4_31"/></StgValue>
</operation>
</state>

<state id="2200" st_id="2201">

<operation id="7785" st_id="2200" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2023 %add4_31 = dadd i64 %mul10_31, i64 %div1_24

]]></Node>
<StgValue><ssdm name="add4_31"/></StgValue>
</operation>
</state>

<state id="2201" st_id="2202">

<operation id="7786" st_id="2201" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2023 %add4_31 = dadd i64 %mul10_31, i64 %div1_24

]]></Node>
<StgValue><ssdm name="add4_31"/></StgValue>
</operation>
</state>

<state id="2202" st_id="2203">

<operation id="7787" st_id="2202" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2023 %add4_31 = dadd i64 %mul10_31, i64 %div1_24

]]></Node>
<StgValue><ssdm name="add4_31"/></StgValue>
</operation>
</state>

<state id="2203" st_id="2204">

<operation id="7788" st_id="2203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:238 %v_addr_34 = getelementptr i64 %v, i64 0, i64 %zext_ln48_31

]]></Node>
<StgValue><ssdm name="v_addr_34"/></StgValue>
</operation>

<operation id="7789" st_id="2203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2024 %bitcast_ln54_32 = bitcast i64 %add4_31

]]></Node>
<StgValue><ssdm name="bitcast_ln54_32"/></StgValue>
</operation>

<operation id="7790" st_id="2203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2025 %store_ln54 = store i64 %bitcast_ln54_32, i12 %v_addr_34

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7791" st_id="2203" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2026 %mul10_32 = dmul i64 %add4_31, i64 0.899115

]]></Node>
<StgValue><ssdm name="mul10_32"/></StgValue>
</operation>
</state>

<state id="2204" st_id="2205">

<operation id="7792" st_id="2204" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2026 %mul10_32 = dmul i64 %add4_31, i64 0.899115

]]></Node>
<StgValue><ssdm name="mul10_32"/></StgValue>
</operation>
</state>

<state id="2205" st_id="2206">

<operation id="7793" st_id="2205" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2026 %mul10_32 = dmul i64 %add4_31, i64 0.899115

]]></Node>
<StgValue><ssdm name="mul10_32"/></StgValue>
</operation>
</state>

<state id="2206" st_id="2207">

<operation id="7794" st_id="2206" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2026 %mul10_32 = dmul i64 %add4_31, i64 0.899115

]]></Node>
<StgValue><ssdm name="mul10_32"/></StgValue>
</operation>
</state>

<state id="2207" st_id="2208">

<operation id="7795" st_id="2207" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2026 %mul10_32 = dmul i64 %add4_31, i64 0.899115

]]></Node>
<StgValue><ssdm name="mul10_32"/></StgValue>
</operation>
</state>

<state id="2208" st_id="2209">

<operation id="7796" st_id="2208" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2027 %add4_32 = dadd i64 %mul10_32, i64 %div1_23

]]></Node>
<StgValue><ssdm name="add4_32"/></StgValue>
</operation>
</state>

<state id="2209" st_id="2210">

<operation id="7797" st_id="2209" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2027 %add4_32 = dadd i64 %mul10_32, i64 %div1_23

]]></Node>
<StgValue><ssdm name="add4_32"/></StgValue>
</operation>
</state>

<state id="2210" st_id="2211">

<operation id="7798" st_id="2210" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2027 %add4_32 = dadd i64 %mul10_32, i64 %div1_23

]]></Node>
<StgValue><ssdm name="add4_32"/></StgValue>
</operation>
</state>

<state id="2211" st_id="2212">

<operation id="7799" st_id="2211" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2027 %add4_32 = dadd i64 %mul10_32, i64 %div1_23

]]></Node>
<StgValue><ssdm name="add4_32"/></StgValue>
</operation>
</state>

<state id="2212" st_id="2213">

<operation id="7800" st_id="2212" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2027 %add4_32 = dadd i64 %mul10_32, i64 %div1_23

]]></Node>
<StgValue><ssdm name="add4_32"/></StgValue>
</operation>
</state>

<state id="2213" st_id="2214">

<operation id="7801" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:239 %v_addr_35 = getelementptr i64 %v, i64 0, i64 %zext_ln48_30

]]></Node>
<StgValue><ssdm name="v_addr_35"/></StgValue>
</operation>

<operation id="7802" st_id="2213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2028 %bitcast_ln54_33 = bitcast i64 %add4_32

]]></Node>
<StgValue><ssdm name="bitcast_ln54_33"/></StgValue>
</operation>

<operation id="7803" st_id="2213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2029 %store_ln54 = store i64 %bitcast_ln54_33, i12 %v_addr_35

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7804" st_id="2213" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2030 %mul10_33 = dmul i64 %add4_32, i64 0.898906

]]></Node>
<StgValue><ssdm name="mul10_33"/></StgValue>
</operation>
</state>

<state id="2214" st_id="2215">

<operation id="7805" st_id="2214" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2030 %mul10_33 = dmul i64 %add4_32, i64 0.898906

]]></Node>
<StgValue><ssdm name="mul10_33"/></StgValue>
</operation>
</state>

<state id="2215" st_id="2216">

<operation id="7806" st_id="2215" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2030 %mul10_33 = dmul i64 %add4_32, i64 0.898906

]]></Node>
<StgValue><ssdm name="mul10_33"/></StgValue>
</operation>
</state>

<state id="2216" st_id="2217">

<operation id="7807" st_id="2216" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2030 %mul10_33 = dmul i64 %add4_32, i64 0.898906

]]></Node>
<StgValue><ssdm name="mul10_33"/></StgValue>
</operation>
</state>

<state id="2217" st_id="2218">

<operation id="7808" st_id="2217" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2030 %mul10_33 = dmul i64 %add4_32, i64 0.898906

]]></Node>
<StgValue><ssdm name="mul10_33"/></StgValue>
</operation>
</state>

<state id="2218" st_id="2219">
</state>

<state id="2219" st_id="2220">

<operation id="7809" st_id="2219" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2031 %add4_33 = dadd i64 %mul10_33, i64 %div1_22

]]></Node>
<StgValue><ssdm name="add4_33"/></StgValue>
</operation>
</state>

<state id="2220" st_id="2221">

<operation id="7810" st_id="2220" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2031 %add4_33 = dadd i64 %mul10_33, i64 %div1_22

]]></Node>
<StgValue><ssdm name="add4_33"/></StgValue>
</operation>
</state>

<state id="2221" st_id="2222">

<operation id="7811" st_id="2221" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2031 %add4_33 = dadd i64 %mul10_33, i64 %div1_22

]]></Node>
<StgValue><ssdm name="add4_33"/></StgValue>
</operation>
</state>

<state id="2222" st_id="2223">

<operation id="7812" st_id="2222" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2031 %add4_33 = dadd i64 %mul10_33, i64 %div1_22

]]></Node>
<StgValue><ssdm name="add4_33"/></StgValue>
</operation>
</state>

<state id="2223" st_id="2224">

<operation id="7813" st_id="2223" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2031 %add4_33 = dadd i64 %mul10_33, i64 %div1_22

]]></Node>
<StgValue><ssdm name="add4_33"/></StgValue>
</operation>
</state>

<state id="2224" st_id="2225">

<operation id="7814" st_id="2224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:240 %v_addr_36 = getelementptr i64 %v, i64 0, i64 %zext_ln48_29

]]></Node>
<StgValue><ssdm name="v_addr_36"/></StgValue>
</operation>

<operation id="7815" st_id="2224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2032 %bitcast_ln54_34 = bitcast i64 %add4_33

]]></Node>
<StgValue><ssdm name="bitcast_ln54_34"/></StgValue>
</operation>

<operation id="7816" st_id="2224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2033 %store_ln54 = store i64 %bitcast_ln54_34, i12 %v_addr_36

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7817" st_id="2224" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2034 %mul10_34 = dmul i64 %add4_33, i64 0.898648

]]></Node>
<StgValue><ssdm name="mul10_34"/></StgValue>
</operation>
</state>

<state id="2225" st_id="2226">

<operation id="7818" st_id="2225" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2034 %mul10_34 = dmul i64 %add4_33, i64 0.898648

]]></Node>
<StgValue><ssdm name="mul10_34"/></StgValue>
</operation>
</state>

<state id="2226" st_id="2227">

<operation id="7819" st_id="2226" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2034 %mul10_34 = dmul i64 %add4_33, i64 0.898648

]]></Node>
<StgValue><ssdm name="mul10_34"/></StgValue>
</operation>
</state>

<state id="2227" st_id="2228">

<operation id="7820" st_id="2227" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2034 %mul10_34 = dmul i64 %add4_33, i64 0.898648

]]></Node>
<StgValue><ssdm name="mul10_34"/></StgValue>
</operation>
</state>

<state id="2228" st_id="2229">

<operation id="7821" st_id="2228" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2034 %mul10_34 = dmul i64 %add4_33, i64 0.898648

]]></Node>
<StgValue><ssdm name="mul10_34"/></StgValue>
</operation>
</state>

<state id="2229" st_id="2230">
</state>

<state id="2230" st_id="2231">

<operation id="7822" st_id="2230" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2035 %add4_34 = dadd i64 %mul10_34, i64 %div1_21

]]></Node>
<StgValue><ssdm name="add4_34"/></StgValue>
</operation>
</state>

<state id="2231" st_id="2232">

<operation id="7823" st_id="2231" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2035 %add4_34 = dadd i64 %mul10_34, i64 %div1_21

]]></Node>
<StgValue><ssdm name="add4_34"/></StgValue>
</operation>
</state>

<state id="2232" st_id="2233">

<operation id="7824" st_id="2232" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2035 %add4_34 = dadd i64 %mul10_34, i64 %div1_21

]]></Node>
<StgValue><ssdm name="add4_34"/></StgValue>
</operation>
</state>

<state id="2233" st_id="2234">

<operation id="7825" st_id="2233" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2035 %add4_34 = dadd i64 %mul10_34, i64 %div1_21

]]></Node>
<StgValue><ssdm name="add4_34"/></StgValue>
</operation>
</state>

<state id="2234" st_id="2235">

<operation id="7826" st_id="2234" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2035 %add4_34 = dadd i64 %mul10_34, i64 %div1_21

]]></Node>
<StgValue><ssdm name="add4_34"/></StgValue>
</operation>
</state>

<state id="2235" st_id="2236">

<operation id="7827" st_id="2235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:241 %v_addr_37 = getelementptr i64 %v, i64 0, i64 %zext_ln48_28

]]></Node>
<StgValue><ssdm name="v_addr_37"/></StgValue>
</operation>

<operation id="7828" st_id="2235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2036 %bitcast_ln54_35 = bitcast i64 %add4_34

]]></Node>
<StgValue><ssdm name="bitcast_ln54_35"/></StgValue>
</operation>

<operation id="7829" st_id="2235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2037 %store_ln54 = store i64 %bitcast_ln54_35, i12 %v_addr_37

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7830" st_id="2235" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2038 %mul10_35 = dmul i64 %add4_34, i64 0.898329

]]></Node>
<StgValue><ssdm name="mul10_35"/></StgValue>
</operation>
</state>

<state id="2236" st_id="2237">

<operation id="7831" st_id="2236" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2038 %mul10_35 = dmul i64 %add4_34, i64 0.898329

]]></Node>
<StgValue><ssdm name="mul10_35"/></StgValue>
</operation>
</state>

<state id="2237" st_id="2238">

<operation id="7832" st_id="2237" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2038 %mul10_35 = dmul i64 %add4_34, i64 0.898329

]]></Node>
<StgValue><ssdm name="mul10_35"/></StgValue>
</operation>
</state>

<state id="2238" st_id="2239">

<operation id="7833" st_id="2238" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2038 %mul10_35 = dmul i64 %add4_34, i64 0.898329

]]></Node>
<StgValue><ssdm name="mul10_35"/></StgValue>
</operation>
</state>

<state id="2239" st_id="2240">

<operation id="7834" st_id="2239" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2038 %mul10_35 = dmul i64 %add4_34, i64 0.898329

]]></Node>
<StgValue><ssdm name="mul10_35"/></StgValue>
</operation>
</state>

<state id="2240" st_id="2241">

<operation id="7835" st_id="2240" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2039 %add4_35 = dadd i64 %mul10_35, i64 %div1_20

]]></Node>
<StgValue><ssdm name="add4_35"/></StgValue>
</operation>
</state>

<state id="2241" st_id="2242">

<operation id="7836" st_id="2241" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2039 %add4_35 = dadd i64 %mul10_35, i64 %div1_20

]]></Node>
<StgValue><ssdm name="add4_35"/></StgValue>
</operation>
</state>

<state id="2242" st_id="2243">

<operation id="7837" st_id="2242" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2039 %add4_35 = dadd i64 %mul10_35, i64 %div1_20

]]></Node>
<StgValue><ssdm name="add4_35"/></StgValue>
</operation>
</state>

<state id="2243" st_id="2244">

<operation id="7838" st_id="2243" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2039 %add4_35 = dadd i64 %mul10_35, i64 %div1_20

]]></Node>
<StgValue><ssdm name="add4_35"/></StgValue>
</operation>
</state>

<state id="2244" st_id="2245">

<operation id="7839" st_id="2244" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2039 %add4_35 = dadd i64 %mul10_35, i64 %div1_20

]]></Node>
<StgValue><ssdm name="add4_35"/></StgValue>
</operation>
</state>

<state id="2245" st_id="2246">

<operation id="7840" st_id="2245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:242 %v_addr_38 = getelementptr i64 %v, i64 0, i64 %zext_ln48_27

]]></Node>
<StgValue><ssdm name="v_addr_38"/></StgValue>
</operation>

<operation id="7841" st_id="2245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2040 %bitcast_ln54_36 = bitcast i64 %add4_35

]]></Node>
<StgValue><ssdm name="bitcast_ln54_36"/></StgValue>
</operation>

<operation id="7842" st_id="2245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2041 %store_ln54 = store i64 %bitcast_ln54_36, i12 %v_addr_38

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7843" st_id="2245" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2042 %mul10_36 = dmul i64 %add4_35, i64 0.897933

]]></Node>
<StgValue><ssdm name="mul10_36"/></StgValue>
</operation>
</state>

<state id="2246" st_id="2247">

<operation id="7844" st_id="2246" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2042 %mul10_36 = dmul i64 %add4_35, i64 0.897933

]]></Node>
<StgValue><ssdm name="mul10_36"/></StgValue>
</operation>
</state>

<state id="2247" st_id="2248">

<operation id="7845" st_id="2247" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2042 %mul10_36 = dmul i64 %add4_35, i64 0.897933

]]></Node>
<StgValue><ssdm name="mul10_36"/></StgValue>
</operation>
</state>

<state id="2248" st_id="2249">

<operation id="7846" st_id="2248" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2042 %mul10_36 = dmul i64 %add4_35, i64 0.897933

]]></Node>
<StgValue><ssdm name="mul10_36"/></StgValue>
</operation>
</state>

<state id="2249" st_id="2250">

<operation id="7847" st_id="2249" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2042 %mul10_36 = dmul i64 %add4_35, i64 0.897933

]]></Node>
<StgValue><ssdm name="mul10_36"/></StgValue>
</operation>
</state>

<state id="2250" st_id="2251">

<operation id="7848" st_id="2250" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2043 %add4_36 = dadd i64 %mul10_36, i64 %div1_19

]]></Node>
<StgValue><ssdm name="add4_36"/></StgValue>
</operation>
</state>

<state id="2251" st_id="2252">

<operation id="7849" st_id="2251" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2043 %add4_36 = dadd i64 %mul10_36, i64 %div1_19

]]></Node>
<StgValue><ssdm name="add4_36"/></StgValue>
</operation>
</state>

<state id="2252" st_id="2253">

<operation id="7850" st_id="2252" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2043 %add4_36 = dadd i64 %mul10_36, i64 %div1_19

]]></Node>
<StgValue><ssdm name="add4_36"/></StgValue>
</operation>
</state>

<state id="2253" st_id="2254">

<operation id="7851" st_id="2253" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2043 %add4_36 = dadd i64 %mul10_36, i64 %div1_19

]]></Node>
<StgValue><ssdm name="add4_36"/></StgValue>
</operation>
</state>

<state id="2254" st_id="2255">

<operation id="7852" st_id="2254" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2043 %add4_36 = dadd i64 %mul10_36, i64 %div1_19

]]></Node>
<StgValue><ssdm name="add4_36"/></StgValue>
</operation>
</state>

<state id="2255" st_id="2256">

<operation id="7853" st_id="2255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:243 %v_addr_39 = getelementptr i64 %v, i64 0, i64 %zext_ln48_26

]]></Node>
<StgValue><ssdm name="v_addr_39"/></StgValue>
</operation>

<operation id="7854" st_id="2255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2044 %bitcast_ln54_37 = bitcast i64 %add4_36

]]></Node>
<StgValue><ssdm name="bitcast_ln54_37"/></StgValue>
</operation>

<operation id="7855" st_id="2255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2045 %store_ln54 = store i64 %bitcast_ln54_37, i12 %v_addr_39

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7856" st_id="2255" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2046 %mul10_37 = dmul i64 %add4_36, i64 0.897442

]]></Node>
<StgValue><ssdm name="mul10_37"/></StgValue>
</operation>
</state>

<state id="2256" st_id="2257">

<operation id="7857" st_id="2256" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2046 %mul10_37 = dmul i64 %add4_36, i64 0.897442

]]></Node>
<StgValue><ssdm name="mul10_37"/></StgValue>
</operation>
</state>

<state id="2257" st_id="2258">

<operation id="7858" st_id="2257" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2046 %mul10_37 = dmul i64 %add4_36, i64 0.897442

]]></Node>
<StgValue><ssdm name="mul10_37"/></StgValue>
</operation>
</state>

<state id="2258" st_id="2259">

<operation id="7859" st_id="2258" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2046 %mul10_37 = dmul i64 %add4_36, i64 0.897442

]]></Node>
<StgValue><ssdm name="mul10_37"/></StgValue>
</operation>
</state>

<state id="2259" st_id="2260">

<operation id="7860" st_id="2259" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2046 %mul10_37 = dmul i64 %add4_36, i64 0.897442

]]></Node>
<StgValue><ssdm name="mul10_37"/></StgValue>
</operation>
</state>

<state id="2260" st_id="2261">
</state>

<state id="2261" st_id="2262">

<operation id="7861" st_id="2261" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2047 %add4_37 = dadd i64 %mul10_37, i64 %div1_18

]]></Node>
<StgValue><ssdm name="add4_37"/></StgValue>
</operation>
</state>

<state id="2262" st_id="2263">

<operation id="7862" st_id="2262" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2047 %add4_37 = dadd i64 %mul10_37, i64 %div1_18

]]></Node>
<StgValue><ssdm name="add4_37"/></StgValue>
</operation>
</state>

<state id="2263" st_id="2264">

<operation id="7863" st_id="2263" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2047 %add4_37 = dadd i64 %mul10_37, i64 %div1_18

]]></Node>
<StgValue><ssdm name="add4_37"/></StgValue>
</operation>
</state>

<state id="2264" st_id="2265">

<operation id="7864" st_id="2264" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2047 %add4_37 = dadd i64 %mul10_37, i64 %div1_18

]]></Node>
<StgValue><ssdm name="add4_37"/></StgValue>
</operation>
</state>

<state id="2265" st_id="2266">

<operation id="7865" st_id="2265" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2047 %add4_37 = dadd i64 %mul10_37, i64 %div1_18

]]></Node>
<StgValue><ssdm name="add4_37"/></StgValue>
</operation>
</state>

<state id="2266" st_id="2267">

<operation id="7866" st_id="2266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:244 %v_addr_40 = getelementptr i64 %v, i64 0, i64 %zext_ln48_25

]]></Node>
<StgValue><ssdm name="v_addr_40"/></StgValue>
</operation>

<operation id="7867" st_id="2266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2048 %bitcast_ln54_38 = bitcast i64 %add4_37

]]></Node>
<StgValue><ssdm name="bitcast_ln54_38"/></StgValue>
</operation>

<operation id="7868" st_id="2266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2049 %store_ln54 = store i64 %bitcast_ln54_38, i12 %v_addr_40

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7869" st_id="2266" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2050 %mul10_38 = dmul i64 %add4_37, i64 0.896833

]]></Node>
<StgValue><ssdm name="mul10_38"/></StgValue>
</operation>
</state>

<state id="2267" st_id="2268">

<operation id="7870" st_id="2267" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2050 %mul10_38 = dmul i64 %add4_37, i64 0.896833

]]></Node>
<StgValue><ssdm name="mul10_38"/></StgValue>
</operation>
</state>

<state id="2268" st_id="2269">

<operation id="7871" st_id="2268" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2050 %mul10_38 = dmul i64 %add4_37, i64 0.896833

]]></Node>
<StgValue><ssdm name="mul10_38"/></StgValue>
</operation>
</state>

<state id="2269" st_id="2270">

<operation id="7872" st_id="2269" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2050 %mul10_38 = dmul i64 %add4_37, i64 0.896833

]]></Node>
<StgValue><ssdm name="mul10_38"/></StgValue>
</operation>
</state>

<state id="2270" st_id="2271">

<operation id="7873" st_id="2270" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2050 %mul10_38 = dmul i64 %add4_37, i64 0.896833

]]></Node>
<StgValue><ssdm name="mul10_38"/></StgValue>
</operation>
</state>

<state id="2271" st_id="2272">

<operation id="7874" st_id="2271" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2051 %add4_38 = dadd i64 %mul10_38, i64 %div1_17

]]></Node>
<StgValue><ssdm name="add4_38"/></StgValue>
</operation>
</state>

<state id="2272" st_id="2273">

<operation id="7875" st_id="2272" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2051 %add4_38 = dadd i64 %mul10_38, i64 %div1_17

]]></Node>
<StgValue><ssdm name="add4_38"/></StgValue>
</operation>
</state>

<state id="2273" st_id="2274">

<operation id="7876" st_id="2273" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2051 %add4_38 = dadd i64 %mul10_38, i64 %div1_17

]]></Node>
<StgValue><ssdm name="add4_38"/></StgValue>
</operation>
</state>

<state id="2274" st_id="2275">

<operation id="7877" st_id="2274" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2051 %add4_38 = dadd i64 %mul10_38, i64 %div1_17

]]></Node>
<StgValue><ssdm name="add4_38"/></StgValue>
</operation>
</state>

<state id="2275" st_id="2276">

<operation id="7878" st_id="2275" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2051 %add4_38 = dadd i64 %mul10_38, i64 %div1_17

]]></Node>
<StgValue><ssdm name="add4_38"/></StgValue>
</operation>
</state>

<state id="2276" st_id="2277">

<operation id="7879" st_id="2276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:245 %v_addr_41 = getelementptr i64 %v, i64 0, i64 %zext_ln48_24

]]></Node>
<StgValue><ssdm name="v_addr_41"/></StgValue>
</operation>

<operation id="7880" st_id="2276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2052 %bitcast_ln54_39 = bitcast i64 %add4_38

]]></Node>
<StgValue><ssdm name="bitcast_ln54_39"/></StgValue>
</operation>

<operation id="7881" st_id="2276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2053 %store_ln54 = store i64 %bitcast_ln54_39, i12 %v_addr_41

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7882" st_id="2276" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2054 %mul10_39 = dmul i64 %add4_38, i64 0.896076

]]></Node>
<StgValue><ssdm name="mul10_39"/></StgValue>
</operation>
</state>

<state id="2277" st_id="2278">

<operation id="7883" st_id="2277" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2054 %mul10_39 = dmul i64 %add4_38, i64 0.896076

]]></Node>
<StgValue><ssdm name="mul10_39"/></StgValue>
</operation>
</state>

<state id="2278" st_id="2279">

<operation id="7884" st_id="2278" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2054 %mul10_39 = dmul i64 %add4_38, i64 0.896076

]]></Node>
<StgValue><ssdm name="mul10_39"/></StgValue>
</operation>
</state>

<state id="2279" st_id="2280">

<operation id="7885" st_id="2279" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2054 %mul10_39 = dmul i64 %add4_38, i64 0.896076

]]></Node>
<StgValue><ssdm name="mul10_39"/></StgValue>
</operation>
</state>

<state id="2280" st_id="2281">

<operation id="7886" st_id="2280" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2054 %mul10_39 = dmul i64 %add4_38, i64 0.896076

]]></Node>
<StgValue><ssdm name="mul10_39"/></StgValue>
</operation>
</state>

<state id="2281" st_id="2282">

<operation id="7887" st_id="2281" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2055 %add4_39 = dadd i64 %mul10_39, i64 %div1_16

]]></Node>
<StgValue><ssdm name="add4_39"/></StgValue>
</operation>
</state>

<state id="2282" st_id="2283">

<operation id="7888" st_id="2282" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2055 %add4_39 = dadd i64 %mul10_39, i64 %div1_16

]]></Node>
<StgValue><ssdm name="add4_39"/></StgValue>
</operation>
</state>

<state id="2283" st_id="2284">

<operation id="7889" st_id="2283" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2055 %add4_39 = dadd i64 %mul10_39, i64 %div1_16

]]></Node>
<StgValue><ssdm name="add4_39"/></StgValue>
</operation>
</state>

<state id="2284" st_id="2285">

<operation id="7890" st_id="2284" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2055 %add4_39 = dadd i64 %mul10_39, i64 %div1_16

]]></Node>
<StgValue><ssdm name="add4_39"/></StgValue>
</operation>
</state>

<state id="2285" st_id="2286">

<operation id="7891" st_id="2285" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2055 %add4_39 = dadd i64 %mul10_39, i64 %div1_16

]]></Node>
<StgValue><ssdm name="add4_39"/></StgValue>
</operation>
</state>

<state id="2286" st_id="2287">

<operation id="7892" st_id="2286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:246 %v_addr_42 = getelementptr i64 %v, i64 0, i64 %zext_ln48_23

]]></Node>
<StgValue><ssdm name="v_addr_42"/></StgValue>
</operation>

<operation id="7893" st_id="2286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2056 %bitcast_ln54_40 = bitcast i64 %add4_39

]]></Node>
<StgValue><ssdm name="bitcast_ln54_40"/></StgValue>
</operation>

<operation id="7894" st_id="2286" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2057 %store_ln54 = store i64 %bitcast_ln54_40, i12 %v_addr_42

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7895" st_id="2286" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2058 %mul10_40 = dmul i64 %add4_39, i64 0.895134

]]></Node>
<StgValue><ssdm name="mul10_40"/></StgValue>
</operation>
</state>

<state id="2287" st_id="2288">

<operation id="7896" st_id="2287" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2058 %mul10_40 = dmul i64 %add4_39, i64 0.895134

]]></Node>
<StgValue><ssdm name="mul10_40"/></StgValue>
</operation>
</state>

<state id="2288" st_id="2289">

<operation id="7897" st_id="2288" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2058 %mul10_40 = dmul i64 %add4_39, i64 0.895134

]]></Node>
<StgValue><ssdm name="mul10_40"/></StgValue>
</operation>
</state>

<state id="2289" st_id="2290">

<operation id="7898" st_id="2289" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2058 %mul10_40 = dmul i64 %add4_39, i64 0.895134

]]></Node>
<StgValue><ssdm name="mul10_40"/></StgValue>
</operation>
</state>

<state id="2290" st_id="2291">

<operation id="7899" st_id="2290" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2058 %mul10_40 = dmul i64 %add4_39, i64 0.895134

]]></Node>
<StgValue><ssdm name="mul10_40"/></StgValue>
</operation>
</state>

<state id="2291" st_id="2292">

<operation id="7900" st_id="2291" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2059 %add4_40 = dadd i64 %mul10_40, i64 %div1_15

]]></Node>
<StgValue><ssdm name="add4_40"/></StgValue>
</operation>
</state>

<state id="2292" st_id="2293">

<operation id="7901" st_id="2292" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2059 %add4_40 = dadd i64 %mul10_40, i64 %div1_15

]]></Node>
<StgValue><ssdm name="add4_40"/></StgValue>
</operation>
</state>

<state id="2293" st_id="2294">

<operation id="7902" st_id="2293" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2059 %add4_40 = dadd i64 %mul10_40, i64 %div1_15

]]></Node>
<StgValue><ssdm name="add4_40"/></StgValue>
</operation>
</state>

<state id="2294" st_id="2295">

<operation id="7903" st_id="2294" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2059 %add4_40 = dadd i64 %mul10_40, i64 %div1_15

]]></Node>
<StgValue><ssdm name="add4_40"/></StgValue>
</operation>
</state>

<state id="2295" st_id="2296">

<operation id="7904" st_id="2295" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2059 %add4_40 = dadd i64 %mul10_40, i64 %div1_15

]]></Node>
<StgValue><ssdm name="add4_40"/></StgValue>
</operation>
</state>

<state id="2296" st_id="2297">

<operation id="7905" st_id="2296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:247 %v_addr_43 = getelementptr i64 %v, i64 0, i64 %zext_ln48_22

]]></Node>
<StgValue><ssdm name="v_addr_43"/></StgValue>
</operation>

<operation id="7906" st_id="2296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2060 %bitcast_ln54_41 = bitcast i64 %add4_40

]]></Node>
<StgValue><ssdm name="bitcast_ln54_41"/></StgValue>
</operation>

<operation id="7907" st_id="2296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2061 %store_ln54 = store i64 %bitcast_ln54_41, i12 %v_addr_43

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7908" st_id="2296" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2062 %mul10_41 = dmul i64 %add4_40, i64 0.89396

]]></Node>
<StgValue><ssdm name="mul10_41"/></StgValue>
</operation>
</state>

<state id="2297" st_id="2298">

<operation id="7909" st_id="2297" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2062 %mul10_41 = dmul i64 %add4_40, i64 0.89396

]]></Node>
<StgValue><ssdm name="mul10_41"/></StgValue>
</operation>
</state>

<state id="2298" st_id="2299">

<operation id="7910" st_id="2298" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2062 %mul10_41 = dmul i64 %add4_40, i64 0.89396

]]></Node>
<StgValue><ssdm name="mul10_41"/></StgValue>
</operation>
</state>

<state id="2299" st_id="2300">

<operation id="7911" st_id="2299" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2062 %mul10_41 = dmul i64 %add4_40, i64 0.89396

]]></Node>
<StgValue><ssdm name="mul10_41"/></StgValue>
</operation>
</state>

<state id="2300" st_id="2301">

<operation id="7912" st_id="2300" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2062 %mul10_41 = dmul i64 %add4_40, i64 0.89396

]]></Node>
<StgValue><ssdm name="mul10_41"/></StgValue>
</operation>
</state>

<state id="2301" st_id="2302">

<operation id="7913" st_id="2301" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2063 %add4_41 = dadd i64 %mul10_41, i64 %div1_14

]]></Node>
<StgValue><ssdm name="add4_41"/></StgValue>
</operation>
</state>

<state id="2302" st_id="2303">

<operation id="7914" st_id="2302" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2063 %add4_41 = dadd i64 %mul10_41, i64 %div1_14

]]></Node>
<StgValue><ssdm name="add4_41"/></StgValue>
</operation>
</state>

<state id="2303" st_id="2304">

<operation id="7915" st_id="2303" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2063 %add4_41 = dadd i64 %mul10_41, i64 %div1_14

]]></Node>
<StgValue><ssdm name="add4_41"/></StgValue>
</operation>
</state>

<state id="2304" st_id="2305">

<operation id="7916" st_id="2304" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2063 %add4_41 = dadd i64 %mul10_41, i64 %div1_14

]]></Node>
<StgValue><ssdm name="add4_41"/></StgValue>
</operation>
</state>

<state id="2305" st_id="2306">

<operation id="7917" st_id="2305" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2063 %add4_41 = dadd i64 %mul10_41, i64 %div1_14

]]></Node>
<StgValue><ssdm name="add4_41"/></StgValue>
</operation>
</state>

<state id="2306" st_id="2307">

<operation id="7918" st_id="2306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:248 %v_addr_44 = getelementptr i64 %v, i64 0, i64 %zext_ln48_21

]]></Node>
<StgValue><ssdm name="v_addr_44"/></StgValue>
</operation>

<operation id="7919" st_id="2306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2064 %bitcast_ln54_42 = bitcast i64 %add4_41

]]></Node>
<StgValue><ssdm name="bitcast_ln54_42"/></StgValue>
</operation>

<operation id="7920" st_id="2306" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2065 %store_ln54 = store i64 %bitcast_ln54_42, i12 %v_addr_44

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7921" st_id="2306" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2066 %mul10_42 = dmul i64 %add4_41, i64 0.892493

]]></Node>
<StgValue><ssdm name="mul10_42"/></StgValue>
</operation>
</state>

<state id="2307" st_id="2308">

<operation id="7922" st_id="2307" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2066 %mul10_42 = dmul i64 %add4_41, i64 0.892493

]]></Node>
<StgValue><ssdm name="mul10_42"/></StgValue>
</operation>
</state>

<state id="2308" st_id="2309">

<operation id="7923" st_id="2308" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2066 %mul10_42 = dmul i64 %add4_41, i64 0.892493

]]></Node>
<StgValue><ssdm name="mul10_42"/></StgValue>
</operation>
</state>

<state id="2309" st_id="2310">

<operation id="7924" st_id="2309" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2066 %mul10_42 = dmul i64 %add4_41, i64 0.892493

]]></Node>
<StgValue><ssdm name="mul10_42"/></StgValue>
</operation>
</state>

<state id="2310" st_id="2311">

<operation id="7925" st_id="2310" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2066 %mul10_42 = dmul i64 %add4_41, i64 0.892493

]]></Node>
<StgValue><ssdm name="mul10_42"/></StgValue>
</operation>
</state>

<state id="2311" st_id="2312">
</state>

<state id="2312" st_id="2313">

<operation id="7926" st_id="2312" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2067 %add4_42 = dadd i64 %mul10_42, i64 %div1_13

]]></Node>
<StgValue><ssdm name="add4_42"/></StgValue>
</operation>
</state>

<state id="2313" st_id="2314">

<operation id="7927" st_id="2313" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2067 %add4_42 = dadd i64 %mul10_42, i64 %div1_13

]]></Node>
<StgValue><ssdm name="add4_42"/></StgValue>
</operation>
</state>

<state id="2314" st_id="2315">

<operation id="7928" st_id="2314" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2067 %add4_42 = dadd i64 %mul10_42, i64 %div1_13

]]></Node>
<StgValue><ssdm name="add4_42"/></StgValue>
</operation>
</state>

<state id="2315" st_id="2316">

<operation id="7929" st_id="2315" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2067 %add4_42 = dadd i64 %mul10_42, i64 %div1_13

]]></Node>
<StgValue><ssdm name="add4_42"/></StgValue>
</operation>
</state>

<state id="2316" st_id="2317">

<operation id="7930" st_id="2316" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2067 %add4_42 = dadd i64 %mul10_42, i64 %div1_13

]]></Node>
<StgValue><ssdm name="add4_42"/></StgValue>
</operation>
</state>

<state id="2317" st_id="2318">

<operation id="7931" st_id="2317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:249 %v_addr_45 = getelementptr i64 %v, i64 0, i64 %zext_ln48_20

]]></Node>
<StgValue><ssdm name="v_addr_45"/></StgValue>
</operation>

<operation id="7932" st_id="2317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2068 %bitcast_ln54_43 = bitcast i64 %add4_42

]]></Node>
<StgValue><ssdm name="bitcast_ln54_43"/></StgValue>
</operation>

<operation id="7933" st_id="2317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2069 %store_ln54 = store i64 %bitcast_ln54_43, i12 %v_addr_45

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7934" st_id="2317" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2070 %mul10_43 = dmul i64 %add4_42, i64 0.890655

]]></Node>
<StgValue><ssdm name="mul10_43"/></StgValue>
</operation>
</state>

<state id="2318" st_id="2319">

<operation id="7935" st_id="2318" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2070 %mul10_43 = dmul i64 %add4_42, i64 0.890655

]]></Node>
<StgValue><ssdm name="mul10_43"/></StgValue>
</operation>
</state>

<state id="2319" st_id="2320">

<operation id="7936" st_id="2319" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2070 %mul10_43 = dmul i64 %add4_42, i64 0.890655

]]></Node>
<StgValue><ssdm name="mul10_43"/></StgValue>
</operation>
</state>

<state id="2320" st_id="2321">

<operation id="7937" st_id="2320" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2070 %mul10_43 = dmul i64 %add4_42, i64 0.890655

]]></Node>
<StgValue><ssdm name="mul10_43"/></StgValue>
</operation>
</state>

<state id="2321" st_id="2322">

<operation id="7938" st_id="2321" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2070 %mul10_43 = dmul i64 %add4_42, i64 0.890655

]]></Node>
<StgValue><ssdm name="mul10_43"/></StgValue>
</operation>
</state>

<state id="2322" st_id="2323">

<operation id="7939" st_id="2322" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2071 %add4_43 = dadd i64 %mul10_43, i64 %div1_12

]]></Node>
<StgValue><ssdm name="add4_43"/></StgValue>
</operation>
</state>

<state id="2323" st_id="2324">

<operation id="7940" st_id="2323" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2071 %add4_43 = dadd i64 %mul10_43, i64 %div1_12

]]></Node>
<StgValue><ssdm name="add4_43"/></StgValue>
</operation>
</state>

<state id="2324" st_id="2325">

<operation id="7941" st_id="2324" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2071 %add4_43 = dadd i64 %mul10_43, i64 %div1_12

]]></Node>
<StgValue><ssdm name="add4_43"/></StgValue>
</operation>
</state>

<state id="2325" st_id="2326">

<operation id="7942" st_id="2325" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2071 %add4_43 = dadd i64 %mul10_43, i64 %div1_12

]]></Node>
<StgValue><ssdm name="add4_43"/></StgValue>
</operation>
</state>

<state id="2326" st_id="2327">

<operation id="7943" st_id="2326" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2071 %add4_43 = dadd i64 %mul10_43, i64 %div1_12

]]></Node>
<StgValue><ssdm name="add4_43"/></StgValue>
</operation>
</state>

<state id="2327" st_id="2328">

<operation id="7944" st_id="2327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:250 %v_addr_46 = getelementptr i64 %v, i64 0, i64 %zext_ln48_19

]]></Node>
<StgValue><ssdm name="v_addr_46"/></StgValue>
</operation>

<operation id="7945" st_id="2327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2072 %bitcast_ln54_44 = bitcast i64 %add4_43

]]></Node>
<StgValue><ssdm name="bitcast_ln54_44"/></StgValue>
</operation>

<operation id="7946" st_id="2327" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2073 %store_ln54 = store i64 %bitcast_ln54_44, i12 %v_addr_46

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7947" st_id="2327" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2074 %mul10_44 = dmul i64 %add4_43, i64 0.888341

]]></Node>
<StgValue><ssdm name="mul10_44"/></StgValue>
</operation>
</state>

<state id="2328" st_id="2329">

<operation id="7948" st_id="2328" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2074 %mul10_44 = dmul i64 %add4_43, i64 0.888341

]]></Node>
<StgValue><ssdm name="mul10_44"/></StgValue>
</operation>
</state>

<state id="2329" st_id="2330">

<operation id="7949" st_id="2329" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2074 %mul10_44 = dmul i64 %add4_43, i64 0.888341

]]></Node>
<StgValue><ssdm name="mul10_44"/></StgValue>
</operation>
</state>

<state id="2330" st_id="2331">

<operation id="7950" st_id="2330" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2074 %mul10_44 = dmul i64 %add4_43, i64 0.888341

]]></Node>
<StgValue><ssdm name="mul10_44"/></StgValue>
</operation>
</state>

<state id="2331" st_id="2332">

<operation id="7951" st_id="2331" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2074 %mul10_44 = dmul i64 %add4_43, i64 0.888341

]]></Node>
<StgValue><ssdm name="mul10_44"/></StgValue>
</operation>
</state>

<state id="2332" st_id="2333">
</state>

<state id="2333" st_id="2334">

<operation id="7952" st_id="2333" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2075 %add4_44 = dadd i64 %mul10_44, i64 %div1_11

]]></Node>
<StgValue><ssdm name="add4_44"/></StgValue>
</operation>
</state>

<state id="2334" st_id="2335">

<operation id="7953" st_id="2334" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2075 %add4_44 = dadd i64 %mul10_44, i64 %div1_11

]]></Node>
<StgValue><ssdm name="add4_44"/></StgValue>
</operation>
</state>

<state id="2335" st_id="2336">

<operation id="7954" st_id="2335" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2075 %add4_44 = dadd i64 %mul10_44, i64 %div1_11

]]></Node>
<StgValue><ssdm name="add4_44"/></StgValue>
</operation>
</state>

<state id="2336" st_id="2337">

<operation id="7955" st_id="2336" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2075 %add4_44 = dadd i64 %mul10_44, i64 %div1_11

]]></Node>
<StgValue><ssdm name="add4_44"/></StgValue>
</operation>
</state>

<state id="2337" st_id="2338">

<operation id="7956" st_id="2337" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2075 %add4_44 = dadd i64 %mul10_44, i64 %div1_11

]]></Node>
<StgValue><ssdm name="add4_44"/></StgValue>
</operation>
</state>

<state id="2338" st_id="2339">

<operation id="7957" st_id="2338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:251 %v_addr_47 = getelementptr i64 %v, i64 0, i64 %zext_ln48_18

]]></Node>
<StgValue><ssdm name="v_addr_47"/></StgValue>
</operation>

<operation id="7958" st_id="2338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2076 %bitcast_ln54_45 = bitcast i64 %add4_44

]]></Node>
<StgValue><ssdm name="bitcast_ln54_45"/></StgValue>
</operation>

<operation id="7959" st_id="2338" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2077 %store_ln54 = store i64 %bitcast_ln54_45, i12 %v_addr_47

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7960" st_id="2338" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2078 %mul10_45 = dmul i64 %add4_44, i64 0.885418

]]></Node>
<StgValue><ssdm name="mul10_45"/></StgValue>
</operation>
</state>

<state id="2339" st_id="2340">

<operation id="7961" st_id="2339" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2078 %mul10_45 = dmul i64 %add4_44, i64 0.885418

]]></Node>
<StgValue><ssdm name="mul10_45"/></StgValue>
</operation>
</state>

<state id="2340" st_id="2341">

<operation id="7962" st_id="2340" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2078 %mul10_45 = dmul i64 %add4_44, i64 0.885418

]]></Node>
<StgValue><ssdm name="mul10_45"/></StgValue>
</operation>
</state>

<state id="2341" st_id="2342">

<operation id="7963" st_id="2341" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2078 %mul10_45 = dmul i64 %add4_44, i64 0.885418

]]></Node>
<StgValue><ssdm name="mul10_45"/></StgValue>
</operation>
</state>

<state id="2342" st_id="2343">

<operation id="7964" st_id="2342" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2078 %mul10_45 = dmul i64 %add4_44, i64 0.885418

]]></Node>
<StgValue><ssdm name="mul10_45"/></StgValue>
</operation>
</state>

<state id="2343" st_id="2344">

<operation id="7965" st_id="2343" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2079 %add4_45 = dadd i64 %mul10_45, i64 %div1_10

]]></Node>
<StgValue><ssdm name="add4_45"/></StgValue>
</operation>
</state>

<state id="2344" st_id="2345">

<operation id="7966" st_id="2344" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2079 %add4_45 = dadd i64 %mul10_45, i64 %div1_10

]]></Node>
<StgValue><ssdm name="add4_45"/></StgValue>
</operation>
</state>

<state id="2345" st_id="2346">

<operation id="7967" st_id="2345" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2079 %add4_45 = dadd i64 %mul10_45, i64 %div1_10

]]></Node>
<StgValue><ssdm name="add4_45"/></StgValue>
</operation>
</state>

<state id="2346" st_id="2347">

<operation id="7968" st_id="2346" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2079 %add4_45 = dadd i64 %mul10_45, i64 %div1_10

]]></Node>
<StgValue><ssdm name="add4_45"/></StgValue>
</operation>
</state>

<state id="2347" st_id="2348">

<operation id="7969" st_id="2347" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2079 %add4_45 = dadd i64 %mul10_45, i64 %div1_10

]]></Node>
<StgValue><ssdm name="add4_45"/></StgValue>
</operation>
</state>

<state id="2348" st_id="2349">

<operation id="7970" st_id="2348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:252 %v_addr_48 = getelementptr i64 %v, i64 0, i64 %zext_ln48_17

]]></Node>
<StgValue><ssdm name="v_addr_48"/></StgValue>
</operation>

<operation id="7971" st_id="2348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2080 %bitcast_ln54_46 = bitcast i64 %add4_45

]]></Node>
<StgValue><ssdm name="bitcast_ln54_46"/></StgValue>
</operation>

<operation id="7972" st_id="2348" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2081 %store_ln54 = store i64 %bitcast_ln54_46, i12 %v_addr_48

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7973" st_id="2348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2083 %bitcast_ln54_47 = bitcast i64 %p_load

]]></Node>
<StgValue><ssdm name="bitcast_ln54_47"/></StgValue>
</operation>

<operation id="7974" st_id="2348" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2084 %mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45

]]></Node>
<StgValue><ssdm name="mul10_46"/></StgValue>
</operation>
</state>

<state id="2349" st_id="2350">

<operation id="7975" st_id="2349" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2084 %mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45

]]></Node>
<StgValue><ssdm name="mul10_46"/></StgValue>
</operation>
</state>

<state id="2350" st_id="2351">

<operation id="7976" st_id="2350" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2084 %mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45

]]></Node>
<StgValue><ssdm name="mul10_46"/></StgValue>
</operation>
</state>

<state id="2351" st_id="2352">

<operation id="7977" st_id="2351" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2084 %mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45

]]></Node>
<StgValue><ssdm name="mul10_46"/></StgValue>
</operation>
</state>

<state id="2352" st_id="2353">

<operation id="7978" st_id="2352" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2084 %mul10_46 = dmul i64 %bitcast_ln54_47, i64 %add4_45

]]></Node>
<StgValue><ssdm name="mul10_46"/></StgValue>
</operation>
</state>

<state id="2353" st_id="2354">
</state>

<state id="2354" st_id="2355">

<operation id="7979" st_id="2354" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2085 %add4_46 = dadd i64 %mul10_46, i64 %div1_s

]]></Node>
<StgValue><ssdm name="add4_46"/></StgValue>
</operation>
</state>

<state id="2355" st_id="2356">

<operation id="7980" st_id="2355" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2085 %add4_46 = dadd i64 %mul10_46, i64 %div1_s

]]></Node>
<StgValue><ssdm name="add4_46"/></StgValue>
</operation>
</state>

<state id="2356" st_id="2357">

<operation id="7981" st_id="2356" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2085 %add4_46 = dadd i64 %mul10_46, i64 %div1_s

]]></Node>
<StgValue><ssdm name="add4_46"/></StgValue>
</operation>
</state>

<state id="2357" st_id="2358">

<operation id="7982" st_id="2357" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2085 %add4_46 = dadd i64 %mul10_46, i64 %div1_s

]]></Node>
<StgValue><ssdm name="add4_46"/></StgValue>
</operation>
</state>

<state id="2358" st_id="2359">

<operation id="7983" st_id="2358" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2085 %add4_46 = dadd i64 %mul10_46, i64 %div1_s

]]></Node>
<StgValue><ssdm name="add4_46"/></StgValue>
</operation>
</state>

<state id="2359" st_id="2360">

<operation id="7984" st_id="2359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:253 %v_addr_49 = getelementptr i64 %v, i64 0, i64 %zext_ln48_16

]]></Node>
<StgValue><ssdm name="v_addr_49"/></StgValue>
</operation>

<operation id="7985" st_id="2359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2086 %bitcast_ln54_58 = bitcast i64 %add4_46

]]></Node>
<StgValue><ssdm name="bitcast_ln54_58"/></StgValue>
</operation>

<operation id="7986" st_id="2359" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2087 %store_ln54 = store i64 %bitcast_ln54_58, i12 %v_addr_49

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="7987" st_id="2359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2089 %bitcast_ln54_48 = bitcast i64 %p_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln54_48"/></StgValue>
</operation>

<operation id="7988" st_id="2359" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2090 %mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46

]]></Node>
<StgValue><ssdm name="mul10_47"/></StgValue>
</operation>
</state>

<state id="2360" st_id="2361">

<operation id="7989" st_id="2360" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2090 %mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46

]]></Node>
<StgValue><ssdm name="mul10_47"/></StgValue>
</operation>
</state>

<state id="2361" st_id="2362">

<operation id="7990" st_id="2361" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2090 %mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46

]]></Node>
<StgValue><ssdm name="mul10_47"/></StgValue>
</operation>
</state>

<state id="2362" st_id="2363">

<operation id="7991" st_id="2362" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2090 %mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46

]]></Node>
<StgValue><ssdm name="mul10_47"/></StgValue>
</operation>
</state>

<state id="2363" st_id="2364">

<operation id="7992" st_id="2363" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2090 %mul10_47 = dmul i64 %bitcast_ln54_48, i64 %add4_46

]]></Node>
<StgValue><ssdm name="mul10_47"/></StgValue>
</operation>
</state>

<state id="2364" st_id="2365">

<operation id="7993" st_id="2364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2092 %bitcast_ln54_59 = bitcast i64 %q_load

]]></Node>
<StgValue><ssdm name="bitcast_ln54_59"/></StgValue>
</operation>

<operation id="7994" st_id="2364" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2093 %add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="add4_47"/></StgValue>
</operation>
</state>

<state id="2365" st_id="2366">

<operation id="7995" st_id="2365" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2093 %add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="add4_47"/></StgValue>
</operation>
</state>

<state id="2366" st_id="2367">

<operation id="7996" st_id="2366" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2093 %add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="add4_47"/></StgValue>
</operation>
</state>

<state id="2367" st_id="2368">

<operation id="7997" st_id="2367" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2093 %add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="add4_47"/></StgValue>
</operation>
</state>

<state id="2368" st_id="2369">

<operation id="7998" st_id="2368" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2093 %add4_47 = dadd i64 %mul10_47, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="add4_47"/></StgValue>
</operation>
</state>

<state id="2369" st_id="2370">

<operation id="7999" st_id="2369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:254 %v_addr_50 = getelementptr i64 %v, i64 0, i64 %zext_ln48_15

]]></Node>
<StgValue><ssdm name="v_addr_50"/></StgValue>
</operation>

<operation id="8000" st_id="2369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2094 %bitcast_ln54_60 = bitcast i64 %add4_47

]]></Node>
<StgValue><ssdm name="bitcast_ln54_60"/></StgValue>
</operation>

<operation id="8001" st_id="2369" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2095 %store_ln54 = store i64 %bitcast_ln54_60, i12 %v_addr_50

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8002" st_id="2369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2097 %bitcast_ln54_49 = bitcast i64 %p_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_49"/></StgValue>
</operation>

<operation id="8003" st_id="2369" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2098 %mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47

]]></Node>
<StgValue><ssdm name="mul10_48"/></StgValue>
</operation>
</state>

<state id="2370" st_id="2371">

<operation id="8004" st_id="2370" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2098 %mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47

]]></Node>
<StgValue><ssdm name="mul10_48"/></StgValue>
</operation>
</state>

<state id="2371" st_id="2372">

<operation id="8005" st_id="2371" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2098 %mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47

]]></Node>
<StgValue><ssdm name="mul10_48"/></StgValue>
</operation>
</state>

<state id="2372" st_id="2373">

<operation id="8006" st_id="2372" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2098 %mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47

]]></Node>
<StgValue><ssdm name="mul10_48"/></StgValue>
</operation>
</state>

<state id="2373" st_id="2374">

<operation id="8007" st_id="2373" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2098 %mul10_48 = dmul i64 %bitcast_ln54_49, i64 %add4_47

]]></Node>
<StgValue><ssdm name="mul10_48"/></StgValue>
</operation>
</state>

<state id="2374" st_id="2375">

<operation id="8139" st_id="2374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0">
<![CDATA[
VITIS_LOOP_64_6.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2375" st_id="2376">

<operation id="8008" st_id="2375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2100 %bitcast_ln54_61 = bitcast i64 %q_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln54_61"/></StgValue>
</operation>

<operation id="8009" st_id="2375" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2101 %add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="add4_48"/></StgValue>
</operation>
</state>

<state id="2376" st_id="2377">

<operation id="8010" st_id="2376" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2101 %add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="add4_48"/></StgValue>
</operation>
</state>

<state id="2377" st_id="2378">

<operation id="8011" st_id="2377" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2101 %add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="add4_48"/></StgValue>
</operation>
</state>

<state id="2378" st_id="2379">

<operation id="8012" st_id="2378" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2101 %add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="add4_48"/></StgValue>
</operation>
</state>

<state id="2379" st_id="2380">

<operation id="8013" st_id="2379" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2101 %add4_48 = dadd i64 %mul10_48, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="add4_48"/></StgValue>
</operation>
</state>

<state id="2380" st_id="2381">

<operation id="8014" st_id="2380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:255 %v_addr_51 = getelementptr i64 %v, i64 0, i64 %zext_ln48_14

]]></Node>
<StgValue><ssdm name="v_addr_51"/></StgValue>
</operation>

<operation id="8015" st_id="2380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2102 %bitcast_ln54_62 = bitcast i64 %add4_48

]]></Node>
<StgValue><ssdm name="bitcast_ln54_62"/></StgValue>
</operation>

<operation id="8016" st_id="2380" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2103 %store_ln54 = store i64 %bitcast_ln54_62, i12 %v_addr_51

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8017" st_id="2380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2105 %bitcast_ln54_50 = bitcast i64 %p_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln54_50"/></StgValue>
</operation>

<operation id="8018" st_id="2380" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2106 %mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48

]]></Node>
<StgValue><ssdm name="mul10_49"/></StgValue>
</operation>
</state>

<state id="2381" st_id="2382">

<operation id="8019" st_id="2381" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2106 %mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48

]]></Node>
<StgValue><ssdm name="mul10_49"/></StgValue>
</operation>
</state>

<state id="2382" st_id="2383">

<operation id="8020" st_id="2382" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2106 %mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48

]]></Node>
<StgValue><ssdm name="mul10_49"/></StgValue>
</operation>
</state>

<state id="2383" st_id="2384">

<operation id="8021" st_id="2383" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2106 %mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48

]]></Node>
<StgValue><ssdm name="mul10_49"/></StgValue>
</operation>
</state>

<state id="2384" st_id="2385">

<operation id="8022" st_id="2384" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2106 %mul10_49 = dmul i64 %bitcast_ln54_50, i64 %add4_48

]]></Node>
<StgValue><ssdm name="mul10_49"/></StgValue>
</operation>
</state>

<state id="2385" st_id="2386">

<operation id="8023" st_id="2385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2108 %bitcast_ln54_63 = bitcast i64 %q_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln54_63"/></StgValue>
</operation>

<operation id="8024" st_id="2385" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2109 %add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63

]]></Node>
<StgValue><ssdm name="add4_49"/></StgValue>
</operation>
</state>

<state id="2386" st_id="2387">

<operation id="8025" st_id="2386" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2109 %add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63

]]></Node>
<StgValue><ssdm name="add4_49"/></StgValue>
</operation>
</state>

<state id="2387" st_id="2388">

<operation id="8026" st_id="2387" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2109 %add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63

]]></Node>
<StgValue><ssdm name="add4_49"/></StgValue>
</operation>
</state>

<state id="2388" st_id="2389">

<operation id="8027" st_id="2388" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2109 %add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63

]]></Node>
<StgValue><ssdm name="add4_49"/></StgValue>
</operation>
</state>

<state id="2389" st_id="2390">

<operation id="8028" st_id="2389" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2109 %add4_49 = dadd i64 %mul10_49, i64 %bitcast_ln54_63

]]></Node>
<StgValue><ssdm name="add4_49"/></StgValue>
</operation>
</state>

<state id="2390" st_id="2391">

<operation id="8029" st_id="2390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:256 %v_addr_52 = getelementptr i64 %v, i64 0, i64 %zext_ln48_13

]]></Node>
<StgValue><ssdm name="v_addr_52"/></StgValue>
</operation>

<operation id="8030" st_id="2390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2110 %bitcast_ln54_64 = bitcast i64 %add4_49

]]></Node>
<StgValue><ssdm name="bitcast_ln54_64"/></StgValue>
</operation>

<operation id="8031" st_id="2390" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2111 %store_ln54 = store i64 %bitcast_ln54_64, i12 %v_addr_52

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8032" st_id="2390" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2113 %bitcast_ln54_51 = bitcast i64 %p_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln54_51"/></StgValue>
</operation>

<operation id="8033" st_id="2390" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2114 %mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49

]]></Node>
<StgValue><ssdm name="mul10_50"/></StgValue>
</operation>
</state>

<state id="2391" st_id="2392">

<operation id="8034" st_id="2391" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2114 %mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49

]]></Node>
<StgValue><ssdm name="mul10_50"/></StgValue>
</operation>
</state>

<state id="2392" st_id="2393">

<operation id="8035" st_id="2392" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2114 %mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49

]]></Node>
<StgValue><ssdm name="mul10_50"/></StgValue>
</operation>
</state>

<state id="2393" st_id="2394">

<operation id="8036" st_id="2393" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2114 %mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49

]]></Node>
<StgValue><ssdm name="mul10_50"/></StgValue>
</operation>
</state>

<state id="2394" st_id="2395">

<operation id="8037" st_id="2394" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2114 %mul10_50 = dmul i64 %bitcast_ln54_51, i64 %add4_49

]]></Node>
<StgValue><ssdm name="mul10_50"/></StgValue>
</operation>
</state>

<state id="2395" st_id="2396">

<operation id="8038" st_id="2395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2116 %bitcast_ln54_65 = bitcast i64 %q_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln54_65"/></StgValue>
</operation>

<operation id="8039" st_id="2395" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2117 %add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="add4_50"/></StgValue>
</operation>
</state>

<state id="2396" st_id="2397">

<operation id="8040" st_id="2396" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2117 %add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="add4_50"/></StgValue>
</operation>
</state>

<state id="2397" st_id="2398">

<operation id="8041" st_id="2397" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2117 %add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="add4_50"/></StgValue>
</operation>
</state>

<state id="2398" st_id="2399">

<operation id="8042" st_id="2398" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2117 %add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="add4_50"/></StgValue>
</operation>
</state>

<state id="2399" st_id="2400">

<operation id="8043" st_id="2399" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2117 %add4_50 = dadd i64 %mul10_50, i64 %bitcast_ln54_65

]]></Node>
<StgValue><ssdm name="add4_50"/></StgValue>
</operation>
</state>

<state id="2400" st_id="2401">

<operation id="8044" st_id="2400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:257 %v_addr_53 = getelementptr i64 %v, i64 0, i64 %zext_ln48_12

]]></Node>
<StgValue><ssdm name="v_addr_53"/></StgValue>
</operation>

<operation id="8045" st_id="2400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2118 %bitcast_ln54_66 = bitcast i64 %add4_50

]]></Node>
<StgValue><ssdm name="bitcast_ln54_66"/></StgValue>
</operation>

<operation id="8046" st_id="2400" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2119 %store_ln54 = store i64 %bitcast_ln54_66, i12 %v_addr_53

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8047" st_id="2400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2121 %bitcast_ln54_52 = bitcast i64 %p_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln54_52"/></StgValue>
</operation>

<operation id="8048" st_id="2400" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2122 %mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50

]]></Node>
<StgValue><ssdm name="mul10_51"/></StgValue>
</operation>
</state>

<state id="2401" st_id="2402">

<operation id="8049" st_id="2401" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2122 %mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50

]]></Node>
<StgValue><ssdm name="mul10_51"/></StgValue>
</operation>
</state>

<state id="2402" st_id="2403">

<operation id="8050" st_id="2402" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2122 %mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50

]]></Node>
<StgValue><ssdm name="mul10_51"/></StgValue>
</operation>
</state>

<state id="2403" st_id="2404">

<operation id="8051" st_id="2403" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2122 %mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50

]]></Node>
<StgValue><ssdm name="mul10_51"/></StgValue>
</operation>
</state>

<state id="2404" st_id="2405">

<operation id="8052" st_id="2404" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2122 %mul10_51 = dmul i64 %bitcast_ln54_52, i64 %add4_50

]]></Node>
<StgValue><ssdm name="mul10_51"/></StgValue>
</operation>
</state>

<state id="2405" st_id="2406">

<operation id="8053" st_id="2405" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2124 %bitcast_ln54_67 = bitcast i64 %q_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln54_67"/></StgValue>
</operation>

<operation id="8054" st_id="2405" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2125 %add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67

]]></Node>
<StgValue><ssdm name="add4_51"/></StgValue>
</operation>
</state>

<state id="2406" st_id="2407">

<operation id="8055" st_id="2406" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2125 %add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67

]]></Node>
<StgValue><ssdm name="add4_51"/></StgValue>
</operation>
</state>

<state id="2407" st_id="2408">

<operation id="8056" st_id="2407" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2125 %add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67

]]></Node>
<StgValue><ssdm name="add4_51"/></StgValue>
</operation>
</state>

<state id="2408" st_id="2409">

<operation id="8057" st_id="2408" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2125 %add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67

]]></Node>
<StgValue><ssdm name="add4_51"/></StgValue>
</operation>
</state>

<state id="2409" st_id="2410">

<operation id="8058" st_id="2409" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2125 %add4_51 = dadd i64 %mul10_51, i64 %bitcast_ln54_67

]]></Node>
<StgValue><ssdm name="add4_51"/></StgValue>
</operation>
</state>

<state id="2410" st_id="2411">

<operation id="8059" st_id="2410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:258 %v_addr_54 = getelementptr i64 %v, i64 0, i64 %zext_ln48_11

]]></Node>
<StgValue><ssdm name="v_addr_54"/></StgValue>
</operation>

<operation id="8060" st_id="2410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2126 %bitcast_ln54_68 = bitcast i64 %add4_51

]]></Node>
<StgValue><ssdm name="bitcast_ln54_68"/></StgValue>
</operation>

<operation id="8061" st_id="2410" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2127 %store_ln54 = store i64 %bitcast_ln54_68, i12 %v_addr_54

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8062" st_id="2410" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2129 %bitcast_ln54_53 = bitcast i64 %p_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln54_53"/></StgValue>
</operation>

<operation id="8063" st_id="2410" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2130 %mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51

]]></Node>
<StgValue><ssdm name="mul10_52"/></StgValue>
</operation>
</state>

<state id="2411" st_id="2412">

<operation id="8064" st_id="2411" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2130 %mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51

]]></Node>
<StgValue><ssdm name="mul10_52"/></StgValue>
</operation>
</state>

<state id="2412" st_id="2413">

<operation id="8065" st_id="2412" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2130 %mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51

]]></Node>
<StgValue><ssdm name="mul10_52"/></StgValue>
</operation>
</state>

<state id="2413" st_id="2414">

<operation id="8066" st_id="2413" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2130 %mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51

]]></Node>
<StgValue><ssdm name="mul10_52"/></StgValue>
</operation>
</state>

<state id="2414" st_id="2415">

<operation id="8067" st_id="2414" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2130 %mul10_52 = dmul i64 %bitcast_ln54_53, i64 %add4_51

]]></Node>
<StgValue><ssdm name="mul10_52"/></StgValue>
</operation>
</state>

<state id="2415" st_id="2416">

<operation id="8068" st_id="2415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2132 %bitcast_ln54_69 = bitcast i64 %q_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln54_69"/></StgValue>
</operation>

<operation id="8069" st_id="2415" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2133 %add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69

]]></Node>
<StgValue><ssdm name="add4_52"/></StgValue>
</operation>
</state>

<state id="2416" st_id="2417">

<operation id="8070" st_id="2416" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2133 %add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69

]]></Node>
<StgValue><ssdm name="add4_52"/></StgValue>
</operation>
</state>

<state id="2417" st_id="2418">

<operation id="8071" st_id="2417" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2133 %add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69

]]></Node>
<StgValue><ssdm name="add4_52"/></StgValue>
</operation>
</state>

<state id="2418" st_id="2419">

<operation id="8072" st_id="2418" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2133 %add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69

]]></Node>
<StgValue><ssdm name="add4_52"/></StgValue>
</operation>
</state>

<state id="2419" st_id="2420">

<operation id="8073" st_id="2419" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2133 %add4_52 = dadd i64 %mul10_52, i64 %bitcast_ln54_69

]]></Node>
<StgValue><ssdm name="add4_52"/></StgValue>
</operation>
</state>

<state id="2420" st_id="2421">

<operation id="8074" st_id="2420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:259 %v_addr_55 = getelementptr i64 %v, i64 0, i64 %zext_ln48_10

]]></Node>
<StgValue><ssdm name="v_addr_55"/></StgValue>
</operation>

<operation id="8075" st_id="2420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2134 %bitcast_ln54_70 = bitcast i64 %add4_52

]]></Node>
<StgValue><ssdm name="bitcast_ln54_70"/></StgValue>
</operation>

<operation id="8076" st_id="2420" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2135 %store_ln54 = store i64 %bitcast_ln54_70, i12 %v_addr_55

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8077" st_id="2420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2137 %bitcast_ln54_54 = bitcast i64 %p_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln54_54"/></StgValue>
</operation>

<operation id="8078" st_id="2420" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2138 %mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52

]]></Node>
<StgValue><ssdm name="mul10_53"/></StgValue>
</operation>
</state>

<state id="2421" st_id="2422">

<operation id="8079" st_id="2421" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2138 %mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52

]]></Node>
<StgValue><ssdm name="mul10_53"/></StgValue>
</operation>
</state>

<state id="2422" st_id="2423">

<operation id="8080" st_id="2422" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2138 %mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52

]]></Node>
<StgValue><ssdm name="mul10_53"/></StgValue>
</operation>
</state>

<state id="2423" st_id="2424">

<operation id="8081" st_id="2423" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2138 %mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52

]]></Node>
<StgValue><ssdm name="mul10_53"/></StgValue>
</operation>
</state>

<state id="2424" st_id="2425">

<operation id="8082" st_id="2424" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2138 %mul10_53 = dmul i64 %bitcast_ln54_54, i64 %add4_52

]]></Node>
<StgValue><ssdm name="mul10_53"/></StgValue>
</operation>
</state>

<state id="2425" st_id="2426">
</state>

<state id="2426" st_id="2427">

<operation id="8083" st_id="2426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2140 %bitcast_ln54_71 = bitcast i64 %q_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln54_71"/></StgValue>
</operation>

<operation id="8084" st_id="2426" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2141 %add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="add4_53"/></StgValue>
</operation>
</state>

<state id="2427" st_id="2428">

<operation id="8085" st_id="2427" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2141 %add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="add4_53"/></StgValue>
</operation>
</state>

<state id="2428" st_id="2429">

<operation id="8086" st_id="2428" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2141 %add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="add4_53"/></StgValue>
</operation>
</state>

<state id="2429" st_id="2430">

<operation id="8087" st_id="2429" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2141 %add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="add4_53"/></StgValue>
</operation>
</state>

<state id="2430" st_id="2431">

<operation id="8088" st_id="2430" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2141 %add4_53 = dadd i64 %mul10_53, i64 %bitcast_ln54_71

]]></Node>
<StgValue><ssdm name="add4_53"/></StgValue>
</operation>
</state>

<state id="2431" st_id="2432">

<operation id="8089" st_id="2431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:260 %v_addr_56 = getelementptr i64 %v, i64 0, i64 %zext_ln48_9

]]></Node>
<StgValue><ssdm name="v_addr_56"/></StgValue>
</operation>

<operation id="8090" st_id="2431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2142 %bitcast_ln54_72 = bitcast i64 %add4_53

]]></Node>
<StgValue><ssdm name="bitcast_ln54_72"/></StgValue>
</operation>

<operation id="8091" st_id="2431" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2143 %store_ln54 = store i64 %bitcast_ln54_72, i12 %v_addr_56

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8092" st_id="2431" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2145 %bitcast_ln54_55 = bitcast i64 %p_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln54_55"/></StgValue>
</operation>

<operation id="8093" st_id="2431" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2146 %mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53

]]></Node>
<StgValue><ssdm name="mul10_54"/></StgValue>
</operation>
</state>

<state id="2432" st_id="2433">

<operation id="8094" st_id="2432" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2146 %mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53

]]></Node>
<StgValue><ssdm name="mul10_54"/></StgValue>
</operation>
</state>

<state id="2433" st_id="2434">

<operation id="8095" st_id="2433" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2146 %mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53

]]></Node>
<StgValue><ssdm name="mul10_54"/></StgValue>
</operation>
</state>

<state id="2434" st_id="2435">

<operation id="8096" st_id="2434" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2146 %mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53

]]></Node>
<StgValue><ssdm name="mul10_54"/></StgValue>
</operation>
</state>

<state id="2435" st_id="2436">

<operation id="8097" st_id="2435" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2146 %mul10_54 = dmul i64 %bitcast_ln54_55, i64 %add4_53

]]></Node>
<StgValue><ssdm name="mul10_54"/></StgValue>
</operation>
</state>

<state id="2436" st_id="2437">

<operation id="8098" st_id="2436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2148 %bitcast_ln54_73 = bitcast i64 %q_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln54_73"/></StgValue>
</operation>

<operation id="8099" st_id="2436" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2149 %add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73

]]></Node>
<StgValue><ssdm name="add4_54"/></StgValue>
</operation>
</state>

<state id="2437" st_id="2438">

<operation id="8100" st_id="2437" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2149 %add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73

]]></Node>
<StgValue><ssdm name="add4_54"/></StgValue>
</operation>
</state>

<state id="2438" st_id="2439">

<operation id="8101" st_id="2438" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2149 %add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73

]]></Node>
<StgValue><ssdm name="add4_54"/></StgValue>
</operation>
</state>

<state id="2439" st_id="2440">

<operation id="8102" st_id="2439" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2149 %add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73

]]></Node>
<StgValue><ssdm name="add4_54"/></StgValue>
</operation>
</state>

<state id="2440" st_id="2441">

<operation id="8103" st_id="2440" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2149 %add4_54 = dadd i64 %mul10_54, i64 %bitcast_ln54_73

]]></Node>
<StgValue><ssdm name="add4_54"/></StgValue>
</operation>
</state>

<state id="2441" st_id="2442">

<operation id="8104" st_id="2441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:261 %v_addr_57 = getelementptr i64 %v, i64 0, i64 %zext_ln48_8

]]></Node>
<StgValue><ssdm name="v_addr_57"/></StgValue>
</operation>

<operation id="8105" st_id="2441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2150 %bitcast_ln54_74 = bitcast i64 %add4_54

]]></Node>
<StgValue><ssdm name="bitcast_ln54_74"/></StgValue>
</operation>

<operation id="8106" st_id="2441" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2151 %store_ln54 = store i64 %bitcast_ln54_74, i12 %v_addr_57

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8107" st_id="2441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2153 %bitcast_ln54_56 = bitcast i64 %p_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_56"/></StgValue>
</operation>

<operation id="8108" st_id="2441" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2154 %mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54

]]></Node>
<StgValue><ssdm name="mul10_55"/></StgValue>
</operation>
</state>

<state id="2442" st_id="2443">

<operation id="8109" st_id="2442" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2154 %mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54

]]></Node>
<StgValue><ssdm name="mul10_55"/></StgValue>
</operation>
</state>

<state id="2443" st_id="2444">

<operation id="8110" st_id="2443" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2154 %mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54

]]></Node>
<StgValue><ssdm name="mul10_55"/></StgValue>
</operation>
</state>

<state id="2444" st_id="2445">

<operation id="8111" st_id="2444" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2154 %mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54

]]></Node>
<StgValue><ssdm name="mul10_55"/></StgValue>
</operation>
</state>

<state id="2445" st_id="2446">

<operation id="8112" st_id="2445" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2154 %mul10_55 = dmul i64 %bitcast_ln54_56, i64 %add4_54

]]></Node>
<StgValue><ssdm name="mul10_55"/></StgValue>
</operation>
</state>

<state id="2446" st_id="2447">

<operation id="8113" st_id="2446" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2156 %bitcast_ln54_75 = bitcast i64 %q_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln54_75"/></StgValue>
</operation>

<operation id="8114" st_id="2446" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2157 %add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75

]]></Node>
<StgValue><ssdm name="add4_55"/></StgValue>
</operation>
</state>

<state id="2447" st_id="2448">

<operation id="8115" st_id="2447" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2157 %add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75

]]></Node>
<StgValue><ssdm name="add4_55"/></StgValue>
</operation>
</state>

<state id="2448" st_id="2449">

<operation id="8116" st_id="2448" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2157 %add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75

]]></Node>
<StgValue><ssdm name="add4_55"/></StgValue>
</operation>
</state>

<state id="2449" st_id="2450">

<operation id="8117" st_id="2449" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2157 %add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75

]]></Node>
<StgValue><ssdm name="add4_55"/></StgValue>
</operation>
</state>

<state id="2450" st_id="2451">

<operation id="8118" st_id="2450" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2157 %add4_55 = dadd i64 %mul10_55, i64 %bitcast_ln54_75

]]></Node>
<StgValue><ssdm name="add4_55"/></StgValue>
</operation>
</state>

<state id="2451" st_id="2452">

<operation id="8119" st_id="2451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:262 %v_addr_58 = getelementptr i64 %v, i64 0, i64 %zext_ln48_7

]]></Node>
<StgValue><ssdm name="v_addr_58"/></StgValue>
</operation>

<operation id="8120" st_id="2451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2158 %bitcast_ln54_76 = bitcast i64 %add4_55

]]></Node>
<StgValue><ssdm name="bitcast_ln54_76"/></StgValue>
</operation>

<operation id="8121" st_id="2451" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2159 %store_ln54 = store i64 %bitcast_ln54_76, i12 %v_addr_58

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8122" st_id="2451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2161 %bitcast_ln54_57 = bitcast i64 %p_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln54_57"/></StgValue>
</operation>

<operation id="8123" st_id="2451" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2162 %mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55

]]></Node>
<StgValue><ssdm name="mul10_56"/></StgValue>
</operation>
</state>

<state id="2452" st_id="2453">

<operation id="8124" st_id="2452" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2162 %mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55

]]></Node>
<StgValue><ssdm name="mul10_56"/></StgValue>
</operation>
</state>

<state id="2453" st_id="2454">

<operation id="8125" st_id="2453" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2162 %mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55

]]></Node>
<StgValue><ssdm name="mul10_56"/></StgValue>
</operation>
</state>

<state id="2454" st_id="2455">

<operation id="8126" st_id="2454" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2162 %mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55

]]></Node>
<StgValue><ssdm name="mul10_56"/></StgValue>
</operation>
</state>

<state id="2455" st_id="2456">

<operation id="8127" st_id="2455" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2162 %mul10_56 = dmul i64 %bitcast_ln54_57, i64 %add4_55

]]></Node>
<StgValue><ssdm name="mul10_56"/></StgValue>
</operation>
</state>

<state id="2456" st_id="2457">

<operation id="8128" st_id="2456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2164 %bitcast_ln54_77 = bitcast i64 %q_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln54_77"/></StgValue>
</operation>

<operation id="8129" st_id="2456" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2165 %add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="add4_56"/></StgValue>
</operation>
</state>

<state id="2457" st_id="2458">

<operation id="8130" st_id="2457" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2165 %add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="add4_56"/></StgValue>
</operation>
</state>

<state id="2458" st_id="2459">

<operation id="8131" st_id="2458" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2165 %add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="add4_56"/></StgValue>
</operation>
</state>

<state id="2459" st_id="2460">

<operation id="8132" st_id="2459" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2165 %add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="add4_56"/></StgValue>
</operation>
</state>

<state id="2460" st_id="2461">

<operation id="8133" st_id="2460" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2165 %add4_56 = dadd i64 %mul10_56, i64 %bitcast_ln54_77

]]></Node>
<StgValue><ssdm name="add4_56"/></StgValue>
</operation>
</state>

<state id="2461" st_id="2462">

<operation id="8134" st_id="2461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:263 %v_addr_59 = getelementptr i64 %v, i64 0, i64 %zext_ln48_6

]]></Node>
<StgValue><ssdm name="v_addr_59"/></StgValue>
</operation>

<operation id="8135" st_id="2461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:503 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="8136" st_id="2461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_46_3.split:2166 %bitcast_ln54_78 = bitcast i64 %add4_56

]]></Node>
<StgValue><ssdm name="bitcast_ln54_78"/></StgValue>
</operation>

<operation id="8137" st_id="2461" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_46_3.split:2167 %store_ln54 = store i64 %bitcast_ln54_78, i12 %v_addr_59

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="8138" st_id="2461" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_46_3.split:2169 %br_ln41 = br void %VITIS_LOOP_46_3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
