0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Joshua Felipe/Downloads/CS 21 Lab 10 SystemVerilog Files/alu.sv,1685499257,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/alu_testbench.sv,,alu,,uvm,,,,,,
C:/Users/Joshua Felipe/Downloads/CS 21 Lab 10 SystemVerilog Files/voltin_testbench.sv,1685448578,systemVerilog,,,,voltin_testbench,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/alu_testbench.sv,1685500091,systemVerilog,,,,alu_testbench,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/cutout.sv,1685501912,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv,,cutout,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/cutout_testbench.sv,1685505146,systemVerilog,,,,cutout_testbench,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/voltin.sv,1685448757,systemVerilog,,C:/Users/Joshua Felipe/Downloads/CS 21 Lab 10 SystemVerilog Files/voltin_testbench.sv,,voltin,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/adder.sv,1684739908,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/sl2.sv,,adder,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/mux2.sv,1684744333,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/regfile.sv,,mux2,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/regfile.sv,1684736070,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/signext.sv,,regfile,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/signext.sv,1684742229,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/cutout_testbench.sv,,signext,,uvm,,,,,,
C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab9/project_1/project_1.srcs/sources_1/new/sl2.sv,1684741161,systemVerilog,,C:/Users/Joshua Felipe/OneDrive/Desktop/FELIPE/Lab10/CS21_Lab10_voltin/CS21_Lab10_voltin.srcs/sources_1/new/voltin.sv,,sl2,,uvm,,,,,,
