#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jan  7 21:17:22 2023
# Process ID: 39808
# Current directory: C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.runs/synth_1/TopLevel.vds
# Journal file: C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37232 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 564.160 ; gain = 185.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:24]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ProgramCounter.sv:24]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:24]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\19438\Documents\GitHub\PipelineCPU\testbench\tests\Mips50TestCodeAns\TestCode\HexadecimalCode\0eC.asm.txt' is read successfully [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionMemory.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (3#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionFetch.sv:24]
INFO: [Synth 8-6157] synthesizing module 'InstructionDecode' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:25]
INFO: [Synth 8-6157] synthesizing module 'ControllerUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ControllerUnit' (4#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ControllerUnit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingBranch' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:144]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:186]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:160]
WARNING: [Synth 8-87] always_comb on 'stall_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingBranch' (5#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:144]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:104]
INFO: [Synth 8-4471] merging register 'ID_EX_Result_reg[regReadA][4:0]' into 'ID_EX_Result_reg[instruction][rs][4:0]' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:66]
INFO: [Synth 8-4471] merging register 'ID_EX_Result_reg[regReadB][4:0]' into 'ID_EX_Result_reg[instruction][rt][4:0]' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:66]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_Result_reg[regReadA] was removed.  [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:66]
WARNING: [Synth 8-6014] Unused sequential element ID_EX_Result_reg[regReadB] was removed.  [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:66]
WARNING: [Synth 8-87] always_comb on 'jumpValue_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'InstructionDecode' (6#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Execution' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv:25]
INFO: [Synth 8-6157] synthesizing module 'SignExtendUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'SignExtendUnit' (7#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/SignExtendUnit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ForwardingALU' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:131]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:114]
WARNING: [Synth 8-87] always_comb on 'data_reg' did not result in combinational logic [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingALU' (8#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:103]
INFO: [Synth 8-6157] synthesizing module 'ArithmaticLogicUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:135]
INFO: [Synth 8-6157] synthesizing module 'adder_32' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_32' (9#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:24]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:175]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:180]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:185]
WARNING: [Synth 8-6090] variable 'Over' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:190]
INFO: [Synth 8-6155] done synthesizing module 'ArithmaticLogicUnit' (10#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ArithmaticLogicUnit.sv:135]
INFO: [Synth 8-6157] synthesizing module 'MultiplicationDivisionUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:94]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'MultiplicationDivisionUnit' (11#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Execution' (12#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Execution.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv:24]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (13#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/DataMemory.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (14#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Memory.sv:24]
INFO: [Synth 8-6157] synthesizing module 'WriteBack' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'WriteBack' (15#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/WriteBack.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GeneralPurposeRegisters' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GeneralPurposeRegisters' (16#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/GeneralPurposeRegisters.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (17#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:24]
INFO: [Synth 8-6157] synthesizing module 'BlockingUnit' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'BlockingUnit' (18#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/BlockingUnit.sv:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:134]
INFO: [Synth 8-6157] synthesizing module 'Printer' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv:24]
INFO: [Synth 8-251] @xxxxxxxx: $x <= xxxxxxxx [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv:49]
INFO: [Synth 8-251] @xxxxxxxx: *xxxxxxxx <= xxxxxxxx [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv:51]
WARNING: [Synth 8-639] system function call 'fopen' not supported [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'Printer' (19#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/Printer.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (20#1) [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/CPU.sv:24]
WARNING: [Synth 8-3331] design Printer has unconnected port system[reset]
WARNING: [Synth 8-3331] design Printer has unconnected port system[clock]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteNo[4]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteNo[3]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteNo[2]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteNo[1]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteNo[0]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[31]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[30]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[29]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[28]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[27]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[26]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[25]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[24]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[23]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[22]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[21]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[20]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[19]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[18]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[17]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[16]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[15]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[14]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[13]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[12]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[11]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[10]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[9]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[8]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[7]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[6]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[5]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[4]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[3]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[2]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[1]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteContent[0]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[31]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[30]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[29]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[28]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[27]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[26]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[25]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[24]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[23]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[22]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[21]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[20]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[19]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[18]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[17]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[16]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[15]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[14]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[13]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[12]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[11]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[10]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[9]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[8]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[7]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[6]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[5]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[4]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[3]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[2]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[1]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRProgramCounter[0]
WARNING: [Synth 8-3331] design Printer has unconnected port GPRWriteEnabled
WARNING: [Synth 8-3331] design Printer has unconnected port address[31]
WARNING: [Synth 8-3331] design Printer has unconnected port address[30]
WARNING: [Synth 8-3331] design Printer has unconnected port address[29]
WARNING: [Synth 8-3331] design Printer has unconnected port address[28]
WARNING: [Synth 8-3331] design Printer has unconnected port address[27]
WARNING: [Synth 8-3331] design Printer has unconnected port address[26]
WARNING: [Synth 8-3331] design Printer has unconnected port address[25]
WARNING: [Synth 8-3331] design Printer has unconnected port address[24]
WARNING: [Synth 8-3331] design Printer has unconnected port address[23]
WARNING: [Synth 8-3331] design Printer has unconnected port address[22]
WARNING: [Synth 8-3331] design Printer has unconnected port address[21]
WARNING: [Synth 8-3331] design Printer has unconnected port address[20]
WARNING: [Synth 8-3331] design Printer has unconnected port address[19]
WARNING: [Synth 8-3331] design Printer has unconnected port address[18]
WARNING: [Synth 8-3331] design Printer has unconnected port address[17]
WARNING: [Synth 8-3331] design Printer has unconnected port address[16]
WARNING: [Synth 8-3331] design Printer has unconnected port address[15]
WARNING: [Synth 8-3331] design Printer has unconnected port address[14]
WARNING: [Synth 8-3331] design Printer has unconnected port address[13]
WARNING: [Synth 8-3331] design Printer has unconnected port address[12]
WARNING: [Synth 8-3331] design Printer has unconnected port address[11]
WARNING: [Synth 8-3331] design Printer has unconnected port address[10]
WARNING: [Synth 8-3331] design Printer has unconnected port address[9]
WARNING: [Synth 8-3331] design Printer has unconnected port address[8]
WARNING: [Synth 8-3331] design Printer has unconnected port address[7]
WARNING: [Synth 8-3331] design Printer has unconnected port address[6]
WARNING: [Synth 8-3331] design Printer has unconnected port address[5]
WARNING: [Synth 8-3331] design Printer has unconnected port address[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 781.668 ; gain = 403.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 781.668 ; gain = 403.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 781.668 ; gain = 403.492
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/MultiplicationDivisionUnit.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:160]
WARNING: [Synth 8-327] inferring latch for variable 'stall_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:161]
WARNING: [Synth 8-327] inferring latch for variable 'jumpValue_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/InstructionDecode.sv:105]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.srcs/sources_1/new/ForwardingUnit.sv:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1179.312 ; gain = 801.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |MultiplicationDivisionUnit |           1|     20844|
|2     |Execution__GB1             |           1|      3548|
|3     |muxpart__2074_DataMemory   |           1|     65504|
|4     |case__26_DataMemory__GD    |           1|        32|
|5     |DataMemory__GB2            |           1|      4032|
|6     |DataMemory__GB3            |           1|     17408|
|7     |DataMemory__GB4            |           1|     21728|
|8     |DataMemory__GB5            |           1|     28511|
|9     |DataMemory__GB6            |           1|     42863|
|10    |Memory__GC0                |           1|      1384|
|11    |TopLevel__GC0              |           1|     12177|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2101  
	               26 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 19    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 31    
	   4 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 5     
	  11 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	 988 Input     32 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 57    
	   4 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	  14 Input      1 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MultiplicationDivisionUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 6     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ForwardingALU__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module ForwardingALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module adder_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ArithmaticLogicUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module Execution 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2048  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 988 Input     32 Bit        Muxes := 1     
Module InstructionFetch 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
Module ControllerUnit 
Detailed RTL Component Info : 
+---Muxes : 
	  23 Input      6 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 2     
	  23 Input      2 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 6     
Module ForwardingBranch__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ForwardingBranch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module InstructionDecode 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module WriteBack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module GeneralPurposeRegisters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ForwardingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
Module BlockingUnit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP hi0, operation Mode is: A2*B.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A2*B2.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: C+A2*B.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A2*B.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: C+A2*B.
DSP Report: register hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][shamt][0]' (FDRE) to 'IF/result_reg[instruction][imm16][6]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][shamt][1]' (FDRE) to 'IF/result_reg[instruction][imm16][7]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][shamt][2]' (FDRE) to 'IF/result_reg[instruction][imm16][8]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][shamt][3]' (FDRE) to 'IF/result_reg[instruction][imm16][9]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][shamt][4]' (FDRE) to 'IF/result_reg[instruction][imm16][10]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][0]' (FDRE) to 'IF/result_reg[instruction][imm16][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][1]' (FDRE) to 'IF/result_reg[instruction][imm16][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][2]' (FDRE) to 'IF/result_reg[instruction][imm16][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][3]' (FDRE) to 'IF/result_reg[instruction][imm16][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][4]' (FDRE) to 'IF/result_reg[instruction][imm16][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][funct][5]' (FDRE) to 'IF/result_reg[instruction][imm16][5]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][0]' (FDRE) to 'IF/result_reg[instruction][imm16][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][1]' (FDRE) to 'IF/result_reg[instruction][imm16][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][2]' (FDRE) to 'IF/result_reg[instruction][imm16][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][3]' (FDRE) to 'IF/result_reg[instruction][imm16][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][4]' (FDRE) to 'IF/result_reg[instruction][imm16][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][5]' (FDRE) to 'IF/result_reg[instruction][imm16][5]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][6]' (FDRE) to 'IF/result_reg[instruction][imm16][6]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][7]' (FDRE) to 'IF/result_reg[instruction][imm16][7]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][8]' (FDRE) to 'IF/result_reg[instruction][imm16][8]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][9]' (FDRE) to 'IF/result_reg[instruction][imm16][9]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][10]' (FDRE) to 'IF/result_reg[instruction][imm16][10]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][11]' (FDRE) to 'IF/result_reg[instruction][imm16][11]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][12]' (FDRE) to 'IF/result_reg[instruction][imm16][12]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][13]' (FDRE) to 'IF/result_reg[instruction][imm16][13]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][14]' (FDRE) to 'IF/result_reg[instruction][imm16][14]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][15]' (FDRE) to 'IF/result_reg[instruction][imm16][15]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][16]' (FDRE) to 'IF/result_reg[instruction][rt][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][17]' (FDRE) to 'IF/result_reg[instruction][rt][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][18]' (FDRE) to 'IF/result_reg[instruction][rt][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][19]' (FDRE) to 'IF/result_reg[instruction][rt][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][20]' (FDRE) to 'IF/result_reg[instruction][rt][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][21]' (FDRE) to 'IF/result_reg[instruction][rs][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][22]' (FDRE) to 'IF/result_reg[instruction][rs][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][23]' (FDRE) to 'IF/result_reg[instruction][rs][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][24]' (FDRE) to 'IF/result_reg[instruction][rs][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm26][25]' (FDRE) to 'IF/result_reg[instruction][rt][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][0]' (FDRE) to 'IF/result_reg[instruction][instructionCode][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][1]' (FDRE) to 'IF/result_reg[instruction][instructionCode][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][2]' (FDRE) to 'IF/result_reg[instruction][instructionCode][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][3]' (FDRE) to 'IF/result_reg[instruction][instructionCode][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][4]' (FDRE) to 'IF/result_reg[instruction][instructionCode][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][5]' (FDRE) to 'IF/result_reg[instruction][instructionCode][5]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][6]' (FDRE) to 'IF/result_reg[instruction][instructionCode][6]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][7]' (FDRE) to 'IF/result_reg[instruction][instructionCode][7]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][8]' (FDRE) to 'IF/result_reg[instruction][instructionCode][8]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][9]' (FDRE) to 'IF/result_reg[instruction][instructionCode][9]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][10]' (FDRE) to 'IF/result_reg[instruction][instructionCode][10]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][11]' (FDRE) to 'IF/result_reg[instruction][rd][0]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][12]' (FDRE) to 'IF/result_reg[instruction][rd][1]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][13]' (FDRE) to 'IF/result_reg[instruction][rd][2]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][14]' (FDRE) to 'IF/result_reg[instruction][rd][3]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][imm16][15]' (FDRE) to 'IF/result_reg[instruction][rd][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rd][0]' (FDRE) to 'IF/result_reg[instruction][instructionCode][11]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rd][1]' (FDRE) to 'IF/result_reg[instruction][instructionCode][12]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rd][2]' (FDRE) to 'IF/result_reg[instruction][instructionCode][13]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rd][3]' (FDRE) to 'IF/result_reg[instruction][instructionCode][14]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rd][4]' (FDRE) to 'IF/result_reg[instruction][instructionCode][15]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rt][3]' (FDRE) to 'IF/result_reg[instruction][instructionCode][19]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rt][4]' (FDRE) to 'IF/result_reg[instruction][rs][4]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rt][0]' (FDRE) to 'IF/result_reg[instruction][instructionCode][16]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rt][1]' (FDRE) to 'IF/result_reg[instruction][instructionCode][17]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rt][2]' (FDRE) to 'IF/result_reg[instruction][instructionCode][18]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rs][3]' (FDRE) to 'IF/result_reg[instruction][instructionCode][24]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rs][4]' (FDRE) to 'IF/result_reg[instruction][instructionCode][30]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rs][0]' (FDRE) to 'IF/result_reg[instruction][instructionCode][21]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rs][1]' (FDRE) to 'IF/result_reg[instruction][instructionCode][22]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][rs][2]' (FDRE) to 'IF/result_reg[instruction][instructionCode][23]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][instructionCode][25]' (FDRE) to 'IF/result_reg[instruction][instructionCode][30]'
INFO: [Synth 8-3886] merging instance 'IF/result_reg[instruction][instructionCode][30]' (FDRE) to 'IF/result_reg[instruction][instructionCode][20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IF/result_reg[instruction][instructionCode][20] )
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][shamt][0]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][6]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][shamt][1]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][7]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][shamt][2]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][8]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][shamt][3]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][9]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][shamt][4]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][10]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][0]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][0]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][1]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][1]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][2]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][2]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][3]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][3]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][4]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][4]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][funct][5]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm26][5]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][0]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][0]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][1]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][1]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][2]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][2]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][3]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][3]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][4]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][4]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][5]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][5]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][6]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][6]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][7]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][7]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][8]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][8]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][9]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][9]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][10]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][10]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][11]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][11]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][12]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][12]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][13]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][13]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][14]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][14]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][15]' (FDR) to 'ID/ID_EX_Result_reg[instruction][imm16][15]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][16]' (FDR) to 'ID/ID_EX_Result_reg[instruction][rt][0]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][17]' (FDR) to 'ID/ID_EX_Result_reg[instruction][rt][1]'
INFO: [Synth 8-3886] merging instance 'ID/ID_EX_Result_reg[instruction][imm26][18]' (FDR) to 'ID/ID_EX_Result_reg[instruction][rt][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ID/ID_EX_Result_reg[signal][aluOp][4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MultiplicationDivisionUnit | A2*B           | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | A2*B2          | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | C+A2*B         | 18     | 16     | 31     | -      | 47     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | A2*B           | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MultiplicationDivisionUnit | C+A2*B         | 18     | 15     | 31     | -      | 47     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |MultiplicationDivisionUnit |           1|     11309|
|2     |Execution__GB1             |           1|      3228|
|3     |muxpart__2074_DataMemory   |           1|     65504|
|4     |DataMemory__GB2            |           1|      4032|
|5     |DataMemory__GB3            |           1|     17408|
|6     |DataMemory__GB4            |           1|     21728|
|7     |DataMemory__GB5            |           1|     22782|
|8     |DataMemory__GB6            |           1|      2588|
|9     |Memory__GC0                |           1|       821|
|10    |TopLevel__GC0              |           1|      5030|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:09 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2463 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:10 . Memory (MB): peak = 1240.020 ; gain = 861.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 1240.020 ; gain = 885.711
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.020 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/19438/Documents/GitHub/PipelineCPU/PipelineCPU.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  7 21:18:38 2023...
