--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Estados.twx Estados.ncd -o Estados.twr Estados.pcf -ucf
Estados.ucf

Design file:              Estados.ncd
Physical constraint file: Estados.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clr         |    3.789(R)|   -0.825(R)|clk_BUFGP         |   0.000|
control     |    3.602(R)|    0.527(R)|clk_BUFGP         |   0.000|
input<0>    |    0.456(R)|    0.766(R)|clk_BUFGP         |   0.000|
input<1>    |   -0.095(R)|    1.207(R)|clk_BUFGP         |   0.000|
input<2>    |    0.527(R)|    0.707(R)|clk_BUFGP         |   0.000|
input<3>    |    0.504(R)|    0.725(R)|clk_BUFGP         |   0.000|
input<4>    |    1.036(R)|    0.300(R)|clk_BUFGP         |   0.000|
input<5>    |    0.640(R)|    0.617(R)|clk_BUFGP         |   0.000|
input<6>    |    1.088(R)|    0.258(R)|clk_BUFGP         |   0.000|
input<7>    |    1.598(R)|   -0.149(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
output<4>   |    7.249(R)|clk_BUFGP         |   0.000|
output<5>   |    7.606(R)|clk_BUFGP         |   0.000|
output<6>   |    7.272(R)|clk_BUFGP         |   0.000|
regout<0>   |    6.531(R)|clk_BUFGP         |   0.000|
regout<1>   |    6.479(R)|clk_BUFGP         |   0.000|
regout<2>   |    7.074(R)|clk_BUFGP         |   0.000|
regout<3>   |    7.174(R)|clk_BUFGP         |   0.000|
regout<4>   |    7.378(R)|clk_BUFGP         |   0.000|
regout<5>   |    8.088(R)|clk_BUFGP         |   0.000|
regout<6>   |    9.310(R)|clk_BUFGP         |   0.000|
regout<7>   |    9.483(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.026|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 12 16:13:56 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



