
AVRASM ver. 2.1.42  project128\project128.asm Sun Sep 19 14:35:56 2021

project128\project128.asm(2): Including file 'C:\Program Files (x86)\Atmel\AVR Tools\AvrAssembler2\Appnotes\m128def.inc'
project128\project128.asm(59): Including file 'project128\LCD_macro.inc'
project128\project128.asm(60): Including file 'project128\LCD.asm'
project128\project128.asm(61): Including file 'project128\symToHexConverter.asm'
                 
                 
                 .INCLUDE "m128def.inc"
                 
                 ;***** Created: 2011-08-25 20:59 ******* Source: ATmega128.xml ***********
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m128def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega128
                 ;* Date              : 2011-08-25
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega128
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M128DEF_INC_
                 #define _M128DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega128
                 #pragma AVRPART ADMIN PART_NAME ATmega128
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x97
                 .equ	SIGNATURE_002	= 0x02
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UCSR1C	= 0x9d	; MEMORY MAPPED
                 .equ	UDR1	= 0x9c	; MEMORY MAPPED
                 .equ	UCSR1A	= 0x9b	; MEMORY MAPPED
                 .equ	UCSR1B	= 0x9a	; MEMORY MAPPED
                 .equ	UBRR1H	= 0x98	; MEMORY MAPPED
                 .equ	UBRR1L	= 0x99	; MEMORY MAPPED
                 .equ	UCSR0C	= 0x95	; MEMORY MAPPED
                 .equ	UBRR0H	= 0x90	; MEMORY MAPPED
                 .equ	TCCR3C	= 0x8c	; MEMORY MAPPED
                 .equ	TCCR3A	= 0x8b	; MEMORY MAPPED
                 .equ	TCCR3B	= 0x8a	; MEMORY MAPPED
                 .equ	TCNT3L	= 0x88	; MEMORY MAPPED
                 .equ	TCNT3H	= 0x89	; MEMORY MAPPED
                 .equ	OCR3AL	= 0x86	; MEMORY MAPPED
                 .equ	OCR3AH	= 0x87	; MEMORY MAPPED
                 .equ	OCR3BL	= 0x84	; MEMORY MAPPED
                 .equ	OCR3BH	= 0x85	; MEMORY MAPPED
                 .equ	OCR3CL	= 0x82	; MEMORY MAPPED
                 .equ	OCR3CH	= 0x83	; MEMORY MAPPED
                 .equ	ICR3L	= 0x80	; MEMORY MAPPED
                 .equ	ICR3H	= 0x81	; MEMORY MAPPED
                 .equ	ETIMSK	= 0x7d	; MEMORY MAPPED
                 .equ	ETIFR	= 0x7c	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x7a	; MEMORY MAPPED
                 .equ	OCR1CL	= 0x78	; MEMORY MAPPED
                 .equ	OCR1CH	= 0x79	; MEMORY MAPPED
                 .equ	TWCR	= 0x74	; MEMORY MAPPED
                 .equ	TWDR	= 0x73	; MEMORY MAPPED
                 .equ	TWAR	= 0x72	; MEMORY MAPPED
                 .equ	TWSR	= 0x71	; MEMORY MAPPED
                 .equ	TWBR	= 0x70	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x6f	; MEMORY MAPPED
                 .equ	XMCRA	= 0x6d	; MEMORY MAPPED
                 .equ	XMCRB	= 0x6c	; MEMORY MAPPED
                 .equ	EICRA	= 0x6a	; MEMORY MAPPED
                 .equ	SPMCSR	= 0x68	; MEMORY MAPPED
                 .equ	PORTG	= 0x65	; MEMORY MAPPED
                 .equ	DDRG	= 0x64	; MEMORY MAPPED
                 .equ	PING	= 0x63	; MEMORY MAPPED
                 .equ	PORTF	= 0x62	; MEMORY MAPPED
                 .equ	DDRF	= 0x61	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	XDIV	= 0x3c
                 .equ	RAMPZ	= 0x3b
                 .equ	EICRB	= 0x3a
                 .equ	EIMSK	= 0x39
                 .equ	EIFR	= 0x38
                 .equ	TIMSK	= 0x37
                 .equ	TIFR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OCR0	= 0x31
                 .equ	ASSR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	OCDR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	SFIOR	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTA	= 0x1b
                 .equ	DDRA	= 0x1a
                 .equ	PINA	= 0x19
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR0	= 0x0c
                 .equ	UCSR0A	= 0x0b
                 .equ	UCSR0B	= 0x0a
                 .equ	UBRR0L	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCH	= 0x05
                 .equ	ADCL	= 0x04
                 .equ	PORTE	= 0x03
                 .equ	DDRE	= 0x02
                 .equ	PINE	= 0x01
                 .equ	PINF	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR00	= 0	; USART I/O Data Register bit 0
                 .equ	UDR01	= 1	; USART I/O Data Register bit 1
                 .equ	UDR02	= 2	; USART I/O Data Register bit 2
                 .equ	UDR03	= 3	; USART I/O Data Register bit 3
                 .equ	UDR04	= 4	; USART I/O Data Register bit 4
                 .equ	UDR05	= 5	; USART I/O Data Register bit 5
                 .equ	UDR06	= 6	; USART I/O Data Register bit 6
                 .equ	UDR07	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	UCSZ2	= UCSZ02	; For compatibility
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL0	= 6	; USART Mode Select
                 
                 ; UBRR0H - USART Baud Rate Register Hight Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** USART1 ***********************
                 ; UDR1 - USART I/O Data Register
                 .equ	UDR10	= 0	; USART I/O Data Register bit 0
                 .equ	UDR11	= 1	; USART I/O Data Register bit 1
                 .equ	UDR12	= 2	; USART I/O Data Register bit 2
                 .equ	UDR13	= 3	; USART I/O Data Register bit 3
                 .equ	UDR14	= 4	; USART I/O Data Register bit 4
                 .equ	UDR15	= 5	; USART I/O Data Register bit 5
                 .equ	UDR16	= 6	; USART I/O Data Register bit 6
                 .equ	UDR17	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR1A - USART Control and Status Register A
                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                 .equ	U2X1	= 1	; Double the USART transmission speed
                 .equ	UPE1	= 2	; Parity Error
                 .equ	DOR1	= 3	; Data overRun
                 .equ	FE1	= 4	; Framing Error
                 .equ	UDRE1	= 5	; USART Data Register Empty
                 .equ	TXC1	= 6	; USART Transmitt Complete
                 .equ	RXC1	= 7	; USART Receive Complete
                 
                 ; UCSR1B - USART Control and Status Register B
                 .equ	TXB81	= 0	; Transmit Data Bit 8
                 .equ	RXB81	= 1	; Receive Data Bit 8
                 .equ	UCSZ12	= 2	; Character Size
                 .equ	TXEN1	= 3	; Transmitter Enable
                 .equ	RXEN1	= 4	; Receiver Enable
                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR1C - USART Control and Status Register C
                 .equ	UCPOL1	= 0	; Clock Polarity
                 .equ	UCSZ10	= 1	; Character Size
                 .equ	UCSZ11	= 2	; Character Size
                 .equ	USBS1	= 3	; Stop Bit Select
                 .equ	UPM10	= 4	; Parity Mode Bit 0
                 .equ	UPM11	= 5	; Parity Mode Bit 1
                 .equ	UMSEL1	= 6	; USART Mode Select
                 
                 ; UBRR1H - USART Baud Rate Register Hight Byte
                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR1L - USART Baud Rate Register Low Byte
                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	SM2	= 2	; Sleep Mode Select
                 .equ	SM0	= 3	; Sleep Mode Select
                 .equ	SM1	= 4	; Sleep Mode Select
                 .equ	SE	= 5	; Sleep Enable
                 .equ	SRW10	= 6	; External SRAM Wait State Select
                 .equ	SRE	= 7	; External SRAM Enable
                 
                 ; XMCRA - External Memory Control Register A
                 .equ	SRW11	= 1	; Wait state select bit upper page
                 .equ	SRW00	= 2	; Wait state select bit lower page
                 .equ	SRW01	= 3	; Wait state select bit lower page
                 .equ	SRL0	= 4	; Wait state page limit
                 .equ	SRL1	= 5	; Wait state page limit
                 .equ	SRL2	= 6	; Wait state page limit
                 
                 ; XMCRB - External Memory Control Register B
                 .equ	XMM0	= 0	; External Memory High Mask
                 .equ	XMM1	= 1	; External Memory High Mask
                 .equ	XMM2	= 2	; External Memory High Mask
                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value
                 .equ	CAL1	= 1	; Oscillator Calibration Value
                 .equ	CAL2	= 2	; Oscillator Calibration Value
                 .equ	CAL3	= 3	; Oscillator Calibration Value
                 .equ	CAL4	= 4	; Oscillator Calibration Value
                 .equ	CAL5	= 5	; Oscillator Calibration Value
                 .equ	CAL6	= 6	; Oscillator Calibration Value
                 .equ	CAL7	= 7	; Oscillator Calibration Value
                 
                 ; XDIV - XTAL Divide Control Register
                 .equ	XDIV0	= 0	; XTAl Divide Select Bit 0
                 .equ	XDIV1	= 1	; XTAl Divide Select Bit 1
                 .equ	XDIV2	= 2	; XTAl Divide Select Bit 2
                 .equ	XDIV3	= 3	; XTAl Divide Select Bit 3
                 .equ	XDIV4	= 4	; XTAl Divide Select Bit 4
                 .equ	XDIV5	= 5	; XTAl Divide Select Bit 5
                 .equ	XDIV6	= 6	; XTAl Divide Select Bit 6
                 .equ	XDIVEN	= 7	; XTAL Divide Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 .equ	JTRF	= 4	; JTAG Reset Flag
                 .equ	JTD	= 7	; JTAG Interface Disable
                 
                 ; RAMPZ - RAM Page Z Select Register
                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                 
                 
                 ; ***** BOOT_LOAD ********************
                 ; SPMCSR - Store Program Memory Control Register
                 .equ	SPMCR	= SPMCSR	; For compatibility
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read While Write section read enable
                 .equ	ASRE	= RWWSRE	; For compatibility
                 .equ	RWWSB	= 6	; Read While Write Section Busy
                 .equ	ASB	= RWWSB	; For compatibility
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 
                 ; ***** JTAG *************************
                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                 .equ	IDRD	= OCDR7	; For compatibility
                 
                 ; MCUCSR - MCU Control And Status Register
                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                 ;.equ	JTD	= 7	; JTAG Interface Disable
                 
                 
                 ; ***** MISC *************************
                 ; SFIOR - Special Function IO Register
                 .equ	PSR321	= 0	; Prescaler Reset Timer/Counter3, Timer/Counter2, and Timer/Counter1
                 .equ	PSR1	= PSR321	; For compatibility
                 .equ	PSR2	= PSR321	; For compatibility
                 .equ	PSR3	= PSR321	; For compatibility
                 .equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 .equ	PUD	= 2	; Pull Up Disable
                 ;.equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register A
                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                 
                 ; EICRB - External Interrupt Control Register B
                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	GICR	= EIMSK	; For compatibility
                 .equ	GIMSK	= EIMSK	; For compatibility
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	GIFR	= EIFR	; For compatibility
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 .equ	INTF2	= 2	; External Interrupt Flag 2
                 .equ	INTF3	= 3	; External Interrupt Flag 3
                 .equ	INTF4	= 4	; External Interrupt Flag 4
                 .equ	INTF5	= 5	; External Interrupt Flag 5
                 .equ	INTF6	= 6	; External Interrupt Flag 6
                 .equ	INTF7	= 7	; External Interrupt Flag 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** PORTA ************************
                 ; PORTA - Port A Data Register
                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                 .equ	PA0	= 0	; For compatibility
                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                 .equ	PA1	= 1	; For compatibility
                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                 .equ	PA2	= 2	; For compatibility
                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                 .equ	PA3	= 3	; For compatibility
                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                 .equ	PA4	= 4	; For compatibility
                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                 .equ	PA5	= 5	; For compatibility
                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                 .equ	PA6	= 6	; For compatibility
                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                 .equ	PA7	= 7	; For compatibility
                 
                 ; DDRA - Port A Data Direction Register
                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                 
                 ; PINA - Port A Input Pins
                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                 .equ	PC7	= 7	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** PORTE ************************
                 ; PORTE - Data Register, Port E
                 .equ	PORTE0	= 0	; 
                 .equ	PE0	= 0	; For compatibility
                 .equ	PORTE1	= 1	; 
                 .equ	PE1	= 1	; For compatibility
                 .equ	PORTE2	= 2	; 
                 .equ	PE2	= 2	; For compatibility
                 .equ	PORTE3	= 3	; 
                 .equ	PE3	= 3	; For compatibility
                 .equ	PORTE4	= 4	; 
                 .equ	PE4	= 4	; For compatibility
                 .equ	PORTE5	= 5	; 
                 .equ	PE5	= 5	; For compatibility
                 .equ	PORTE6	= 6	; 
                 .equ	PE6	= 6	; For compatibility
                 .equ	PORTE7	= 7	; 
                 .equ	PE7	= 7	; For compatibility
                 
                 ; DDRE - Data Direction Register, Port E
                 .equ	DDE0	= 0	; 
                 .equ	DDE1	= 1	; 
                 .equ	DDE2	= 2	; 
                 .equ	DDE3	= 3	; 
                 .equ	DDE4	= 4	; 
                 .equ	DDE5	= 5	; 
                 .equ	DDE6	= 6	; 
                 .equ	DDE7	= 7	; 
                 
                 ; PINE - Input Pins, Port E
                 .equ	PINE0	= 0	; 
                 .equ	PINE1	= 1	; 
                 .equ	PINE2	= 2	; 
                 .equ	PINE3	= 3	; 
                 .equ	PINE4	= 4	; 
                 .equ	PINE5	= 5	; 
                 .equ	PINE6	= 6	; 
                 .equ	PINE7	= 7	; 
                 
                 
                 ; ***** PORTF ************************
                 ; PORTF - Data Register, Port F
                 .equ	PORTF0	= 0	; 
                 .equ	PF0	= 0	; For compatibility
                 .equ	PORTF1	= 1	; 
                 .equ	PF1	= 1	; For compatibility
                 .equ	PORTF2	= 2	; 
                 .equ	PF2	= 2	; For compatibility
                 .equ	PORTF3	= 3	; 
                 .equ	PF3	= 3	; For compatibility
                 .equ	PORTF4	= 4	; 
                 .equ	PF4	= 4	; For compatibility
                 .equ	PORTF5	= 5	; 
                 .equ	PF5	= 5	; For compatibility
                 .equ	PORTF6	= 6	; 
                 .equ	PF6	= 6	; For compatibility
                 .equ	PORTF7	= 7	; 
                 .equ	PF7	= 7	; For compatibility
                 
                 ; DDRF - Data Direction Register, Port F
                 .equ	DDF0	= 0	; 
                 .equ	DDF1	= 1	; 
                 .equ	DDF2	= 2	; 
                 .equ	DDF3	= 3	; 
                 .equ	DDF4	= 4	; 
                 .equ	DDF5	= 5	; 
                 .equ	DDF6	= 6	; 
                 .equ	DDF7	= 7	; 
                 
                 ; PINF - Input Pins, Port F
                 .equ	PINF0	= 0	; 
                 .equ	PINF1	= 1	; 
                 .equ	PINF2	= 2	; 
                 .equ	PINF3	= 3	; 
                 .equ	PINF4	= 4	; 
                 .equ	PINF5	= 5	; 
                 .equ	PINF6	= 6	; 
                 .equ	PINF7	= 7	; 
                 
                 
                 ; ***** PORTG ************************
                 ; PORTG - Data Register, Port G
                 .equ	PORTG0	= 0	; 
                 .equ	PG0	= 0	; For compatibility
                 .equ	PORTG1	= 1	; 
                 .equ	PG1	= 1	; For compatibility
                 .equ	PORTG2	= 2	; 
                 .equ	PG2	= 2	; For compatibility
                 .equ	PORTG3	= 3	; 
                 .equ	PG3	= 3	; For compatibility
                 .equ	PORTG4	= 4	; 
                 .equ	PG4	= 4	; For compatibility
                 
                 ; DDRG - Data Direction Register, Port G
                 .equ	DDG0	= 0	; 
                 .equ	DDG1	= 1	; 
                 .equ	DDG2	= 2	; 
                 .equ	DDG3	= 3	; 
                 .equ	DDG4	= 4	; 
                 
                 ; PING - Input Pins, Port G
                 .equ	PING0	= 0	; 
                 .equ	PING1	= 1	; 
                 .equ	PING2	= 2	; 
                 .equ	PING3	= 3	; 
                 .equ	PING4	= 4	; 
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TCCR0 - Timer/Counter Control Register
                 .equ	CS00	= 0	; Clock Select 0
                 .equ	CS01	= 1	; Clock Select 1
                 .equ	CS02	= 2	; Clock Select 2
                 .equ	WGM01	= 3	; Waveform Generation Mode 1
                 .equ	CTC0	= WGM01	; For compatibility
                 .equ	COM00	= 4	; Compare match Output Mode 0
                 .equ	COM01	= 5	; Compare Match Output Mode 1
                 .equ	WGM00	= 6	; Waveform Generation Mode 0
                 .equ	PWM0	= WGM00	; For compatibility
                 .equ	FOC0	= 7	; Force Output Compare
                 
                 ; TCNT0 - Timer/Counter Register
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0 - Output Compare Register
                 .equ	OCR0_0	= 0	; 
                 .equ	OCR0_1	= 1	; 
                 .equ	OCR0_2	= 2	; 
                 .equ	OCR0_3	= 3	; 
                 .equ	OCR0_4	= 4	; 
                 .equ	OCR0_5	= 5	; 
                 .equ	OCR0_6	= 6	; 
                 .equ	OCR0_7	= 7	; 
                 
                 ; ASSR - Asynchronus Status Register
                 .equ	TCR0UB	= 0	; Timer/Counter Control Register 0 Update Busy
                 .equ	OCR0UB	= 1	; Output Compare register 0 Busy
                 .equ	TCN0UB	= 2	; Timer/Counter0 Update Busy
                 .equ	AS0	= 3	; Asynchronus Timer/Counter 0
                 
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0	= 1	; Timer/Counter0 Output Compare Match Interrupt register
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0	= 1	; Output Compare Flag 0
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR0	= 1	; Prescaler Reset Timer/Counter0
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE1C	= 0	; Timer/Counter 1, Output Compare Match C Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF1C	= 0	; Timer/Counter 1, Output Compare C Match Flag
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Clock Select bit 0
                 .equ	CS11	= 1	; Clock Select 1 bit 1
                 .equ	CS12	= 2	; Clock Select1 bit 2
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1C	= 5	; Force Output Compare for channel C
                 .equ	FOC1B	= 6	; Force Output Compare for channel B
                 .equ	FOC1A	= 7	; Force Output Compare for channel A
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TCCR2 - Timer/Counter Control Register
                 .equ	CS20	= 0	; Clock Select
                 .equ	CS21	= 1	; Clock Select
                 .equ	CS22	= 2	; Clock Select
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Match Output Mode
                 .equ	COM21	= 5	; Compare Match Output Mode
                 .equ	WGM20	= 6	; Wafeform Generation Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter Register
                 .equ	TCNT2_0	= 0	; Timer/Counter Register Bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter Register Bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter Register Bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter Register Bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter Register Bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter Register Bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter Register Bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter Register Bit 7
                 
                 ; OCR2 - Output Compare Register
                 .equ	OCR2_0	= 0	; Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Output Compare Register Bit 7
                 
                 ; TIMSK - 
                 .equ	TOIE2	= 6	; 
                 .equ	OCIE2	= 7	; 
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 
                 ; ***** TIMER_COUNTER_3 **************
                 ; ETIMSK - Extended Timer/Counter Interrupt Mask Register
                 .equ	OCIE3C	= 1	; Timer/Counter3, Output Compare Match Interrupt Enable
                 .equ	TOIE3	= 2	; Timer/Counter3 Overflow Interrupt Enable
                 .equ	OCIE3B	= 3	; Timer/Counter3 Output CompareB Match Interrupt Enable
                 .equ	OCIE3A	= 4	; Timer/Counter3 Output CompareA Match Interrupt Enable
                 .equ	TICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                 
                 ; ETIFR - Extended Timer/Counter Interrupt Flag register
                 .equ	OCF3C	= 1	; Timer/Counter3 Output Compare C Match Flag
                 .equ	TOV3	= 2	; Timer/Counter3 Overflow Flag
                 .equ	OCF3B	= 3	; Output Compare Flag 1B
                 .equ	OCF3A	= 4	; Output Compare Flag 1A
                 .equ	ICF3	= 5	; Input Capture Flag 1
                 
                 ; SFIOR - Special Function IO Register
                 ;.equ	PSR321	= 0	; Prescaler Reset, T/C3, T/C2, T/C1
                 ;.equ	PSR1	= PSR321	; For compatibility
                 ;.equ	PSR2	= PSR321	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 ; TCCR3A - Timer/Counter3 Control Register A
                 .equ	WGM30	= 0	; Waveform Generation Mode Bit 0
                 .equ	PWM30	= WGM30	; For compatibility
                 .equ	WGM31	= 1	; Waveform Generation Mode Bit 1
                 .equ	PWM31	= WGM31	; For compatibility
                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                 .equ	COM3A0	= 6	; Comparet Ouput Mode 3A, bit 0
                 .equ	COM3A1	= 7	; Compare Output Mode 3A, bit 1
                 
                 ; TCCR3B - Timer/Counter3 Control Register B
                 .equ	CS30	= 0	; Clock Select 3 bit 0
                 .equ	CS31	= 1	; Clock Select 3 bit 1
                 .equ	CS32	= 2	; Clock Select3 bit 2
                 .equ	WGM32	= 3	; Waveform Generation Mode
                 .equ	CTC30	= WGM32	; For compatibility
                 .equ	WGM33	= 4	; Waveform Generation Mode
                 .equ	CTC31	= WGM33	; For compatibility
                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                 .equ	ICNC3	= 7	; Input Capture 3  Noise Canceler
                 
                 ; TCCR3C - Timer/Counter3 Control Register C
                 .equ	FOC3C	= 5	; Force Output Compare for channel C
                 .equ	FOC3B	= 6	; Force Output Compare for channel B
                 .equ	FOC3A	= 7	; Force Output Compare for channel A
                 
                 ; TCNT3L - Timer/Counter3 Low Byte
                 .equ	TCN3L0	= 0	; Timer/Counter 3 bit 0
                 .equ	TCN3L1	= 1	; Timer/Counter 3 bit 1
                 .equ	TCN3L2	= 2	; Timer/Counter 3 bit 2
                 .equ	TCN3L3	= 3	; Timer/Counter 3 bit 3
                 .equ	TCN3L4	= 4	; Timer/Counter 3 bit 4
                 .equ	TCN3L5	= 5	; Timer/Counter 3 bit 5
                 .equ	TCN3L6	= 6	; Timer/Counter 3 bit 6
                 .equ	TCN3L7	= 7	; Timer/Counter 3 bit 7
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	JTAGEN	= 6	; Enable JTAG
                 .equ	OCDEN	= 7	; Enable OCD
                 
                 ; EXTENDED fuse bits
                 .equ	WDTON	= 0	; Watchdog timer always on
                 .equ	M103C	= 1	; ATmega103 compatibility mode
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0xffff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 4096
                 .equ	RAMEND	= 0x10ff
                 .equ	XRAMEND	= 0xffff
                 .equ	E2END	= 0x0fff
                 .equ	EEPROMEND	= 0x0fff
                 .equ	EEADRBITS	= 12
                 #pragma AVRPART MEMORY PROG_FLASH 131072
                 #pragma AVRPART MEMORY EEPROM 4096
                 #pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xf000
                 .equ	NRWW_STOP_ADDR	= 0xffff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xefff
                 .equ	PAGESIZE	= 128
                 .equ	FIRSTBOOTSTART	= 0xfe00
                 .equ	SECONDBOOTSTART	= 0xfc00
                 .equ	THIRDBOOTSTART	= 0xf800
                 .equ	FOURTHBOOTSTART	= 0xf000
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                 .equ	OC2addr	= 0x0012	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0014	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0016	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0018	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x001a	; Timer/Counter Compare Match B
                 .equ	OVF1addr	= 0x001c	; Timer/Counter1 Overflow
                 .equ	OC0addr	= 0x001e	; Timer/Counter0 Compare Match
                 .equ	OVF0addr	= 0x0020	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                 .equ	URXC0addr	= 0x0024	; USART0, Rx Complete
                 .equ	UDRE0addr	= 0x0026	; USART0 Data Register Empty
                 .equ	UTXC0addr	= 0x0028	; USART0, Tx Complete
                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                 .equ	OC1Caddr	= 0x0030	; Timer/Counter1 Compare Match C
                 .equ	ICP3addr	= 0x0032	; Timer/Counter3 Capture Event
                 .equ	OC3Aaddr	= 0x0034	; Timer/Counter3 Compare Match A
                 .equ	OC3Baddr	= 0x0036	; Timer/Counter3 Compare Match B
                 .equ	OC3Caddr	= 0x0038	; Timer/Counter3 Compare Match C
                 .equ	OVF3addr	= 0x003a	; Timer/Counter3 Overflow
                 .equ	URXC1addr	= 0x003c	; USART1, Rx Complete
                 .equ	UDRE1addr	= 0x003e	; USART1, Data Register Empty
                 .equ	UTXC1addr	= 0x0040	; USART1, Tx Complete
                 .equ	TWIaddr	= 0x0042	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0044	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 70	; size in words
                 
                 #endif  /* _M128DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 ;.include "m103def.inc"
                 
                 .def scan=R18;   
                 .def cpg=R19;  
                 .def keyRow=R20;
                 .def commands=R21; 
                 .def acc=R16;
                 .def programFlags=R22; 0|0|0|0|0|updateDisplay|DebouncingEnd|keyPress
                 .def RTTFlags=R23; real-time timer programFlags  0|0|0|0|0|0|keyScan|msAdd|0
                 .def prK=R5; pressed key
                 .def keyboardPointer=R24
                 
                 .dseg
000100           RTT_mS: .BYTE 1; 
000101           RTT_qS: .BYTE 1; quarterS,  
000102           RTT_1S: .BYTE 1;
000103           RTT_10S: .BYTE 1; 
000104           RTT_1M: .BYTE 1;
000105           RTT_10M: .BYTE 1; 
000106           RTT_1H: .BYTE 1;
000107           RTT_10H: .BYTE 1; 
000108           RTT_24H: .BYTE 1;   
                 
000109           KeyScanTimer: .BYTE 1;     
                 
00010a           KeyTablePointer: .BYTE 1;     
00010b           SevSegPointer: .BYTE 1;        //TODO: 
                 
                 .cseg
                 
                 .org 0x00
000000 940c 010c 	jmp start
                 .org 0x02
000002 940c 0195 	jmp keyboardPressInt;   .
                 .org 0x14
000014 940c 019d 	jmp keyboardDebouncingInt;         
                 .org 0x18
000018 940c 01c0 	jmp RTT_1msInt; 
                 .org 0x20
                 	;jmp rop;     
                 .org 0x30
000030 940c 010c 	jmp start
                 
                 KeyTable:
000032 030c
000033 0102      .DB 0x0C,0x03,0x02,0x01 ; 1, 2, 3, C
000034 060d
000035 0405      .DB 0x0D,0x06,0x05,0x04 ; 4, 5, 6, D
000036 090e
000037 0708      .DB 0x0E,0x09,0x08,0x07 ; 7, 8, 9, E
000038 0a0f
000039 0b00      .DB 0x0F,0x0A,0x00,0x0B ; B, 0, A, F
                 
                 ; dp|g|f|e| d|c|b|a|
                 SevenSegmentValues:
00003a f9c0
00003b b0a4      .DB 0xC0,0xF9,0xA4,0xB0 ; 0, 1, 2, 3  |-a-|
00003c 9299
00003d f882      .DB 0x99,0x92,0x82,0xF8 ; 4, 5, 6, 7  f   b
00003e 9080
00003f 8388      .DB 0x80,0x90,0x88,0x83 ; 8, 9, A. B  |-g-|
000040 a1c6
000041 8e86      .DB 0xC6,0xA1,0x86,0x8E ; C, D, E, F  e   c
                 						;             |-d-| dp
                 .include "LCD_macro.inc"
                 
                 ; LCD Init
                 			.equ 	LCD_CLR          	= 0      ; DB0: clear display
                 			.equ 	LCD_HOME         	= 1      ; DB1: return to home position
                 
                 			.equ  	LCD_ENTRY_MODE   	= 2      ; DB2: set entry mode
                 			.equ 	LCD_ENTRY_INC    	= 1      ;   DB1: increment
                 			.equ 	LCD_ENTRY_SHIFT  	= 0      ;   DB2: shift
                 
                 			.equ 	LCD_ON		      	= 3      ; DB3: turn lcd/cursor on
                 			.equ  	LCD_ON_DISPLAY   	= 2      ;   DB2: turn display on
                 			.equ  	LCD_ON_CURSOR     	= 1      ;   DB1: turn cursor on
                 			.equ  	LCD_ON_BLINK      	= 0      ;   DB0: blinking cursor
                 
                 			.equ  	LCD_MOVE          	= 4      ; DB4: move cursor/display
                 			.equ 	LCD_MOVE_DISP       = 3      ;   DB3: move display (0-> move cursor)
                 			.equ  	LCD_MOVE_RIGHT      = 2      ;   DB2: move right (0-> left)
                 
                 			.equ  	LCD_F		        = 5      ; DB5: function set
                 			.equ 	LCD_F_8B		   	= 4      ;   DB4: set 8BIT mode (0->4BIT mode)
                 			.equ  	LCD_F_2L			= 3      ;   DB3: two lines (0->one line)
                 			.equ  	LCD_F_10D			= 2      ;   DB2: 5x10 font (0->5x7 font)
                 			.equ  	LCD_CGRAM           = 6      ; DB6: set CG RAM address
                 			.equ  	LCD_DDRAM           = 7      ; DB7: set DD RAM address
                  
                 			.equ	SCR_L				= 0b00011000
                 			.equ	SCR_R				= 0b00011100
                 			
                 			.equ	CUR_L				= 0b00010000 
                 			.equ	CUR_R				= 0b00010100
                 			
                 
                 ; Init Config
                 			.MACRO	INIT_LCD
                 			RCALL	InitHW
                 			LDI		R17,(1<<LCD_F)|(1<<LCD_F_8B)|(1<<LCD_F_2L)									;0x38
                 			RCALL	CMD_WR
                 			LDI		R17,(1<<LCD_CLR)															;0x01
                 			RCALL	CMD_WR
                 			LDI		R17,(1<<LCD_ENTRY_MODE)|(1<<LCD_ENTRY_INC)									;0x06
                 			RCALL	CMD_WR
                 			LDI		R17,(1<<LCD_ON)|(1<<LCD_ON_DISPLAY)|(0<<LCD_ON_CURSOR)|(0<<LCD_ON_BLINK)	;0x0C
                 			RCALL	CMD_WR
                 			LDI		R17,(1<<LCD_HOME)															;0x02
                 			RCALL	CMD_WR
                 			.ENDM
                 
                 ;===============================================================================================
                 ;Write Data
                 			.MACRO	WR_DATA
                 			LDI		R17,@0
                 			RCALL	DATA_WR
                 			.ENDM
                 ;===============================================================================================
                 ;Write CMD
                 			.MACRO	WR_CMD
                 			LDI		R17,@0
                 			RCALL	CMD_WR
                 			.ENDM
                 ;===============================================================================================
                 ; Read Data
                 			.MACRO	RD_DATA
                 			RCALL	DATA_RD
                 			.ENDM
                 ;===============================================================================================
                 ; Read CMD
                 			.MACRO	RD_CMD
                 			RCALL	CMD_RD
                 			.ENDM
                 ;===============================================================================================
                 ; Set DATA Port OUT
                 			.MACRO LCD_PORT_OUT
                 			LDI		R16,0xFF
                 			OUT		DATA_DDR,R16
                 			.ENDM
                 ;===============================================================================================
                 ; Set DATA Port IN
                 			.MACRO LCD_PORT_IN
                 			RCALL	PortIn
                 			.ENDM
                 
                 ;===============================================================================================
                 ;Set COORD
                 ;Syntax LCD_COORD X,Y
                 			.MACRO LCD_COORD
                 			LDI		R17,(1<<LCD_DDRAM)|(@0+0x40*@1)
                 			RCALL	CMD_WR
                 			.ENDM
                 ;===============================================================================================
                 ;Shift SCREEN/CURSOR
                 			.MACRO	SHIFT
                 			LDI		R17,@0
                 			RCALL	CMD_WR
                 			.ENDM
                 
                 ;===============================================================================================
                 ;LCD Clear
                 
                 			.MACRO	LCDCLR
                 			LDI 	R17,(1<<LCD_CLR)
                 			RCALL	CMD_WR
                 			.ENDM
                 
                 ;===============================================================================================
                 ;Write CGRAM
                 
                 			.MACRO WR_CGADR
                 			LDI		R17,(1<<LCD_CGRAM)|(@0)
                 			RCALL	CMD_WR
                 			.ENDM
                 
                 ;Write DDRAM
                 			.MACRO WR_DDADR
                 			LDI		R17,(1<<LCD_DDRAM)|(@0)
                 			RCALL	CMD_WR
                 			.ENDM
                 .include "LCD.asm"
                 
                 			.equ	DATA_PORT	= PORTE	; LCD Data Port
                 			.equ	DATA_PIN	= PINE
                 			.equ	DATA_DDR	= DDRE
                 
                 			.equ	CMD_PORT	= PORTB	; LCD Control Port
                 			.equ	CMD_PIN		= PINB
                 			.equ	CMD_DDR		= DDRB
                 
                 			.equ	E		= 7
                 			.equ	RW		= 5
                 			.equ	RS		= 6
                 
                 			.equ	SPEED	= 6	; 14  XTAL=16MHz, 10  XTAL=8MHz,  
                 									; 6  XTAL=4MHz, 5  XTAL<4MHz
                 ;=========================================================================================
                 ;=========== LCD Proc ====================================================================
000042 98c6      InitHW:		CBI		CMD_PORT,RS
000043 98c5      			CBI		CMD_PORT,RW
000044 98c7      			CBI		CMD_PORT,E
                 
000045 9abe      			SBI		CMD_DDR,RS
000046 9abd      			SBI		CMD_DDR,RW
000047 9abf      			SBI		CMD_DDR,E
                 			
000048 d02c      			RCALL PortIn
000049 9508      			RET
                 
                 ;=========================================================================================
                 BusyWait:	
00004a 98c6      			CBI		CMD_PORT,RS
00004b 9ac5      			SBI		CMD_PORT,RW
00004c 9ac7      BusyLoop:	SBI		CMD_PORT,E
                 			
00004d d005      			RCALL	LCD_Delay
                 
00004e b101      			IN		R16,DATA_PIN   ;   R16   B
                 
00004f 98c7                  CBI		CMD_PORT,E     ;     E
                                       	
000050 7800                  ANDI	R16,0x80               ;   BF  0
000051 f7d1      			BRNE	BusyLoop
000052 9508      			RET
                 ;=========================================================================================	
000053 e006      LCD_Delay:	LDI		R16,SPEED
000054 950a      L_loop:		DEC		R16
000055 f7f1      			BRNE	L_loop
000056 9508      			RET
                 
                 ;=========================================================================================
                 ;    .    R17
                 CMD_WR:		
000057 94f8      			CLI
000058 dff1      			RCALL	BusyWait
                 
000059 98c6      			CBI		CMD_PORT,RS
00005a c003      			RJMP	WR_END
                 
                 ;-----------------------------------------------------------------------------------------
                 ;    .    R17
                 DATA_WR:	
00005b 94f8      			CLI
00005c dfed      			RCALL	BusyWait
                 			
00005d 9ac6      			SBI		CMD_PORT,RS
                 WR_END:		
00005e 98c5      			CBI		CMD_PORT,RW			
00005f 9ac7      			SBI		CMD_PORT,E	
                 			
000060 d019      			RCALL PortOut
000061 b913      			OUT		DATA_PORT,R17
                 
000062 dff0      			RCALL	LCD_Delay
                 
000063 98c7      			CBI		CMD_PORT,E
000064 d010      			RCALL PortIn
                 
000065 9478      			SEI
000066 9508      			RET
                 
                 ;=========================================================================================
                 ;    .   R17
000067 94f8      CMD_RD:		CLI
000068 dfe1      			RCALL	BusyWait
                 
000069 98c6      			CBI		CMD_PORT,RS
                 			
00006a c003      			RJMP	RD_END
                 
                 ;-----------------------------------------------------------------------------------------
                 ;    .   R17
00006b 94f8      DATA_RD:	CLI
00006c dfdd      			RCALL	BusyWait
                 		;	LCD_PORT_IN					;
                 
00006d 9ac6      			SBI		CMD_PORT,RS
00006e 9ac5      RD_END:		SBI		CMD_PORT,RW
                 
00006f 9ac7      			SBI		CMD_PORT,E
000070 dfe2      			RCALL	LCD_Delay
000071 b111      			IN		R17,DATA_PIN
000072 98c7      			CBI		CMD_PORT,E
                 			
000073 9478      			SEI
000074 9508      			RET
                 
                 ;=========================================================================================
000075 e000      PortIn:		LDI		R16,0			; LCD Data Port
000076 b902      			OUT		DATA_DDR,R16	;   
                 
000077 ef0f      			LDI		R16,0xFF		;  
000078 b903      			OUT		DATA_PORT,R16
000079 9508      			RET		
                 
                 PortOut:
00007a ef0f      			LDI		R16,0xFF
00007b b902      			OUT		DATA_DDR,R16
00007c 9508      			RET
                 
                 
                 ; Fill Screen ============================================================================
                 .include "symToHexConverter.asm"
                 
00007d 3c00      	cpi acc, 192
00007e f080      	brlo brOther;     A,          				
00007f 3c00      	cpi acc, ''
000080 f079      	breq brRuA
000081 3c01      	cpi acc, ''
000082 f079      	breq brRuB
000083 3c02      	cpi acc, ''
000084 f079      	breq brRuV
000085 3c03      	cpi acc, ''
000086 f079      	breq brRuG
000087 3c04      	cpi acc, ''
000088 f079      	breq brRuD
000089 3c05      	cpi acc, ''
00008a f079      	breq brRuE
00008b 3a08      	cpi acc, ''
00008c f079      	breq brRuYo
00008d 940c 009e 	jmp brContinue
00008f 9508      brOther: ret
000090 e401      brRuA:	ldi acc, 0x41
000091 9508      	ret
000092 ea00      brRuB:	ldi acc, 0xA0
000093 9508      	ret
000094 e402      brRuV:	ldi acc, 0x42
000095 9508      	ret
000096 ea01      brRuG:	ldi acc, 0xA1
000097 9508      	ret
000098 e404      brRuD:	ldi acc, 0x44 ;D
000099 9508      	ret
00009a e405      brRuE:	ldi acc, 0x45 ;E
00009b 9508      	ret
00009c ea02      brRuYo:	ldi acc, 0xA2 ;
00009d 9508      	ret
                 brContinue:
00009e 3c06      	cpi acc, ''
00009f f071      	breq brRuJ
0000a0 3c07      	cpi acc, ''
0000a1 f071      	breq brRuZ
0000a2 3c08      	cpi acc, ''
0000a3 f071      	breq brRuI
0000a4 3c09      	cpi acc, ''
0000a5 f071      	breq brRuJi
0000a6 3c0a      	cpi acc, ''
0000a7 f071      	breq brRuK
0000a8 3c0b      	cpi acc, ''
0000a9 f071      	breq brRuL
0000aa 3c0c      	cpi acc, ''
0000ab f071      	breq brRuM
0000ac 940c 00be 	jmp brContinue2
                 
0000ae ea03      brRuJ:	ldi acc, 0xA3 ;
0000af 9508      	ret
0000b0 ea04      brRuZ:	ldi acc,  0xA4 
0000b1 9508      	ret
0000b2 ea05      brRuI:	ldi acc, 0xA5
0000b3 9508      	ret
0000b4 ea06      brRuJi:ldi acc, 0xA6
0000b5 9508      	ret
0000b6 e40b      brRuK:	ldi acc, 0x4B
0000b7 9508      	ret
0000b8 ea07      brRuL:	ldi acc, 0xA7
0000b9 9508      	ret
0000ba e40d      brRuM:	ldi acc, 0x4D
0000bb 9508      	ret
0000bc e408      brRuN:	ldi acc, 0x48
0000bd 9508      	ret
                 brContinue2:
0000be 3c0d      	cpi acc, ''
0000bf f3e1      	breq brRuN
0000c0 3c0e      	cpi acc, ''
0000c1 f061      	breq brRuO
0000c2 3c0f      	cpi acc, ''
0000c3 f061      	breq brRuP
0000c4 3d00      	cpi acc, ''
0000c5 f061      	breq brRuR
0000c6 3d01      	cpi acc, ''
0000c7 f061      	breq brRuS
0000c8 3d02      	cpi acc, ''
0000c9 f061      	breq brRuT
0000ca 3d03      	cpi acc, ''
0000cb f061      	breq brRuU
0000cc 940c 00da 	jmp brContinue3
0000ce e40f      brRuO:	ldi acc, 0x4F 
0000cf 9508      	ret
0000d0 ea08      brRuP:	ldi acc, 0xA8
0000d1 9508      	ret
0000d2 e500      brRuR:	ldi acc, 0x50
0000d3 9508      	ret
0000d4 e403      brRuS:	ldi acc, 0x43
0000d5 9508      	ret
0000d6 e504      brRuT:	ldi acc, 0x54
0000d7 9508      	ret
0000d8 ea09      brRuU:	ldi acc, 0xA9
0000d9 9508      	ret
                 brContinue3:
0000da 3d04      	cpi acc, ''
0000db f071      	breq brRuF
0000dc 3d05      	cpi acc, ''
0000dd f071      	breq brRuX
0000de 3d06      	cpi acc, ''
0000df f071      	breq brRuCe
0000e0 3d07      	cpi acc, ''
0000e1 f071      	breq brRuCh
0000e2 3d08      	cpi acc, ''
0000e3 f071      	breq brRuSh
0000e4 3d09      	cpi acc, ''
0000e5 f061      	breq brRuSh
0000e6 3d0a      	cpi acc, ''
0000e7 f061      	breq brRubb
0000e8 940c 00f6 	jmp brContinue4
0000ea ea0a      brRuF:	ldi acc, 0xAA
0000eb 9508      	ret
0000ec e508      brRuX:	ldi acc, 0x58
0000ed 9508      	ret
0000ee e705      brRuCe:	ldi acc, 0x75
0000ef 9508      	ret
0000f0 ea0b      brRuCh:	ldi acc, 0xAB
0000f1 9508      	ret
0000f2 ea0c      brRuSh:	ldi acc, 0xAC 
0000f3 9508      	ret
0000f4 ea0d      brRubb:	ldi acc, 0xAD
0000f5 9508      	ret
                 brContinue4:
0000f6 3d0b      	cpi acc, ''
0000f7 f051      	breq brRubi
0000f8 3d0c      	cpi acc, ''
0000f9 f051      	breq brRubm
0000fa 3d0d      	cpi acc, ''
0000fb f051      	breq brRuYe
0000fc 3d0e      	cpi acc, ''
0000fd f051      	breq brRuYu
0000fe 3d0f      	cpi acc, ''
0000ff f051      	breq brRuYa
000100 3200      	cpi acc, ' '
000101 9508      	ret
                 
000102 ea0e      brRubi:	ldi acc, 0xAE
000103 9508      	ret
000104 e602      brRubm:	ldi acc, 0x62
000105 9508      	ret
000106 ea0f      brRuYe:	ldi acc, 0xAF
000107 9508      	ret
000108 eb00      brRuYu:	ldi acc, 0xB0 
000109 9508      	ret
00010a eb01      brRuYa:	ldi acc, 0xB1
00010b 9508      	ret
                 
                 start:
00010c ef0f      	ldi acc,low(ramend)
00010d bf0d      	out spl,acc
00010e e100      	ldi acc,high(ramend)
00010f bf0e      	out sph,acc; 
000110 e121      	ldi scan, 0b00010001
000111 e030      	ldi cpg, 0x00
000112 e044      	ldi keyRow, 0x04;  -  - 4
000113 e064      	ldi programFlags, 0x04
000114 e070      	ldi RTTFlags, 0x00
000115 e050      	ldi commands, 0x00
000116 ef00      	ldi acc,0xF0
000117 bb04      	out ddrc, acc;    C  , -  
000118 ef0f      	ldi acc, 0xFF
000119 bb0a      	out ddra, acc; port a assigned to output
00011a ef0f      	ldi acc,0xFF
00011b b902      	out ddre, acc
                 	;ldi acc,0x01
                 	;out eimsk,acc;    int0
00011c ef08      	ldi acc,0xF8
00011d bb01      	out ddrd,acc;   int0, int1, int2
00011e e500      	ldi acc, 0x50;  timer2   + OCF1A
00011f bf07      	out timsk,acc;    
                 
000120 e00f      	ldi acc, 0x0F
000121 bd0b      	out OCR1AH, acc
000122 ea00      	ldi acc, 0xA0
000123 bd0a      	out OCR1AL, acc;     4000   1ms
000124 e001      	ldi acc, 0x01
000125 bd0e      	out TCCR1B, acc;
                 	
000126 e000      	ldi acc, 0x0;  
000127 9300 0100 	STS RTT_mS, acc
000129 9300 0101 	STS RTT_qS, acc
00012b 9300 0102 	STS RTT_1S, acc
00012d 9300 0103 	STS RTT_10S, acc
00012f 9300 0104 	STS RTT_1M, acc
000131 9300 0105 	STS RTT_10M, acc
000133 9300 0106 	STS RTT_1H, acc
000135 9300 0107 	STS RTT_10H, acc
000137 9300 0108 	STS RTT_24H, acc
                 
000139 9300 0109 	STS KeyScanTimer, acc
                 
00013b e604      	ldi acc, LOW(KeyTable<<1)
00013c 9300 010a 	STS KeyTablePointer, acc	
                 	
00013e e704      	ldi acc, LOW(SevenSegmentValues<<1)
00013f 9300 010b 	STS SevSegPointer, acc		
                 
000141 e001      	ldi acc, 0x01
000142 bb00      	out pind, acc;   1   ,   	  	
                 
000143 ef0f      	LDI r16, 0xff
000144 b902      	OUT DDRE, r16
                 	
000145 ef0f      	LDI r16, 0xff
000146 bb07      	OUT DDRB, r16	
                 	; 
000147 e318      	LDI		R17,0x38;(1<<LCD_F)|(1<<LCD_F_8B)|(1<<LCD_F_2L)	; , 8- , 2 
000148 df0e      	RCALL	CMD_WR
000149 e011      	LDI		R17,0x01;(1<<LCD_CLR);  
00014a df0c      	RCALL	CMD_WR
00014b e016      	LDI		R17,0x06;(1<<LCD_ENTRY_MODE)|(1<<LCD_ENTRY_INC);  ,   
00014c df0a      	RCALL	CMD_WR
00014d e01c      	LDI		R17,0x0C;(1<<LCD_ON)|(1<<LCD_ON_DISPLAY)|(0<<LCD_ON_CURSOR)|(0<<LCD_ON_BLINK);  : , ,  
00014e df08      	RCALL	CMD_WR
00014f e012      	LDI		R17,0x02;(1<<LCD_HOME)	
000150 df06      	RCALL	CMD_WR
                 
000151 9478      	sei;     
                 
                 ;  
                 backdoor:
000152 e000      	ldi r16, 0x00
000153 3000      	cpi r16, 0x00
                 	;brne backgroundLoop
                 
                 bkdr:
000154 940c 0156 	jmp backgroundLoop
                 
                 ;-----   -----;
                 backgroundLoop:
000156 940c 0235 	jmp carScanning;    
                 
                 backLoopAfterCarScan:
000158 fd60      	sbrc programFlags, 0;  1,   ,  
000159 940c 0161 	jmp backLoopAfterKeyScan;  
                 
00015b fd61      	sbrc programFlags, 1;  1,  .;   ,   
00015c 940c 01a2 	jmp keyboardColumnDetection
                 
00015e fd71      	sbrc RTTFlags, 1;  1,   
00015f 940e 017e 	call keyboardScanning;    
                 
                 backLoopAfterKeyScan:
000161 fd61      	sbrc programFlags, 1
000162 940c 01a2 	jmp keyboardColumnDetection;  
                 
                 backLoopFlag2:
                 	;jmp displaySigments;   
                 
                 backLoopAfterDispSigms:
                 	;cpi commands, 0;  0,      
                 	;brne operationScanning;  
                 
                 backLoopAfterOpScan:
000164 fd70      	sbrc RTTFlags, 0;  0,    , 
000165 940c 01c9 	jmp RTT_main
                 
                 backLoopAfterRTTFlagsScan:
000167 fd62      	sbrc programFlags, 2
000168 940e 016c 	call updateDisplay
00016a 940c 0156 	jmp backgroundLoop
                 
                 ;-----  -----;
                 
                 ;   
                 ;operationScanning:
                 	;cpi commands, 1
                 	;breq displayNumber;
                 	;jmp backLoopAfterOpScan
                 
                 updateDisplay:
00016c 7f6b      	cbr programFlags,4;   " "
                 
00016d e011      	LDI R17,(1<<0)
00016e dee8      	RCALL CMD_WR	
                 
                 	;LDI	R17,(1<<LCD_DDRAM)|(0+0x40*1); x, y
                 	;RCALL CMD_WR
                 	
00016f e806      	ldi acc, LOW(_labelTest<<1)
000170 2fe0      	mov ZL, acc
000171 e004      	ldi acc, HIGH(_labelTest<<1)
000172 2ff0      	mov ZH, acc
                 
                 loop:
000173 95c8      	lpm
000174 2d00      	mov acc, r0
000175 3000      	cpi acc, 0
000176 f031      	breq exitLoop
                 
000177 df05      	RCALL symToHex
000178 2f10      	mov r17, acc
                 
000179 dee1      	RCALL	DATA_WR
00017a 9631      	adiw ZL, 1
                 
00017b 940c 0173 	jmp loop
                 	
                 exitLoop:
00017d 9508      	ret
                 
                 ;----------;
                 
                 ;    
                 keyboardScanning:
                 	; 
00017e 7f7d      	cbr RTTFlags,2
00017f 3040      	cpi keyRow, 0;  0,     
000180 f089      	breq keyScanRestoreNumberRow;  
                 keyScanAfterRestore:
000181 954a      	dec keyRow; keyRow--
                 
000182 2f02      	mov acc, scan
000183 7f00      	andi acc, 0b11110000
000184 bb05      	out portC, acc
000185 0000      	nop
                 	
000186 b303      	in acc, pinC
000187 700f      	andi acc, 0x0F
000188 3000      	cpi acc, 0x00
000189 f011      	breq keyAfterInt
00018a 940c 0195 	jmp keyboardPressInt
                 
                 keyAfterInt:
00018c ef0f      	ldi acc, 0xFF
00018d b903      	out portE, acc
00018e 0f22      	lsl scan ;  
00018f f408      	brcc keyScanSkipInc;    = 0,  
000190 9523      	inc scan; scan++
                 keyScanSkipInc:
                 	; 
000191 9508      	ret
                 ; - 
                 keyScanRestoreNumberRow:
000192 e044      	ldi keyRow, 0x04
000193 940c 0181 	jmp keyScanAfterRestore;
                 	
                 ;    
                 keyboardPressInt:
000195 6061      	sbr programFlags,1
000196 b333      	in cpg, pinC;   
                 
                 	;  
000197 eb01      	ldi acc, 0xB1
000198 bd04      	out tcnt2, acc;    = ff - tcnt0
000199 e005      	ldi acc, 0x05; 20 c  0B1  005, 256uS - 1 
00019a bd05      	out tccr2, acc;    
                 	
00019b 940c 018c 	jmp keyAfterInt
                 
                 ;   
                 keyboardDebouncingInt:;  
                 
00019d e000      	ldi acc, 0x0
00019e bd05      	out tccr2, acc;  
00019f 7f6e      	cbr programFlags, 1;    
                 
0001a0 6062      	sbr programFlags,2
0001a1 9518      	reti
                 
                 ;   
                 keyboardColumnDetection:
                 	
0001a2 9100 010a 	lds acc, KeyTablePointer
0001a4 27ff      	clr ZH
0001a5 2fe0      	mov ZL, acc
                 	
0001a6 2f04      	mov acc, keyRow
                 
0001a7 3004      	cpi acc, 4
0001a8 f409      	brne keyColDecLoop;
0001a9 950a      	dec acc;
                 
                 keyColDecLoop:
                 	; 
0001aa 3000      	cpi acc, 0;  0,     
0001ab f021      	breq keyRowFound; 
                 
0001ac 9634      	adiw ZL, 4;    4 
0001ad 950a      	dec acc; keyRow--
                 
0001ae 940c 01aa 	jmp keyColDecLoop
                 
                 keyRowFound:
                 	;  
                 
0001b0 2f03      	mov acc, cpg
                 keyRowFoundLoop:
                 	; 
                 
0001b1 9506      	lsr acc
0001b2 f010      	brcs keyFound
0001b3 9631      	adiw ZL, 1;    
                 
0001b4 cffc      	rjmp keyRowFoundLoop
                 
                 keyFound:
                 	; 
0001b5 95c8      	lpm
0001b6 2c50      	mov prK, r0
                 
                 	; -   
0001b7 e051      	ldi commands, 1;    
                 
                 	;ldi scan, 0b00010001
0001b8 7f6d      	cbr programFlags, 2
                 
0001b9 e000      	ldi acc, 0
0001ba 9300 0109 	STS KeyScanTimer, acc
0001bc 7f7d      	cbr RTTFlags, 2
0001bd 0000      	nop	
                 
0001be 940c 0156 	jmp backgroundLoop
                 ;----------;
                 
                 RTT_1msInt:
0001c0 e000      	ldi acc, 0x00
0001c1 94f8      	CLI;  
0001c2 bd0d      	out TCNT1H, acc
0001c3 bd0c      	out TCNT1L, acc;  
0001c4 9478      	SEI;  
                 
0001c5 6071      	sbr RTTFlags,1;  " "
0001c6 e000      	ldi acc, 0
0001c7 b904      	out OCF1A,acc;
0001c8 9518      	reti
                 
                 RTT_main:
                 	; -       
                 	;   
0001c9 9100 0109 	lds acc, KeyScanTimer
0001cb 5f0f      	SUBI acc, (-1)
0001cc 9300 0109 	STS KeyScanTimer, acc
0001ce 300a      	cpi acc, 10
0001cf f421      	brne RTT_ProgrammTimer
                 
                 RTT_KeyDebouncingTimer:
0001d0 6072      	sbr RTTFlags, 2;      
0001d1 e000      	ldi acc, 0
0001d2 9300 0109 	STS KeyScanTimer, acc
                 			
                 RTT_ProgrammTimer:
0001d4 7f7e      	cbr RTTFlags,1;  " "
                 
0001d5 9100 0100 	lds acc, RTT_mS
0001d7 5f0f      	SUBI acc, (-1)
0001d8 9300 0100 	STS RTT_mS, acc
                 	;   
0001da 3f0a      	cpi acc, 250
0001db f569      	brne RTT_end
0001dc e000      	ldi acc, 0
0001dd 9300 0100 	STS RTT_mS, acc
                 	;   - 
                 
0001df 9100 0101 	lds acc, RTT_qS
0001e1 5f0f      	SUBI acc, (-1)
0001e2 9300 0101 	STS RTT_qS, acc
                 	;  
0001e4 3004      	cpi acc, 4
0001e5 f519      	brne RTT_end
                 	
0001e6 6064      	sbr programFlags, 4;   " "   
                 
0001e7 e000      	ldi acc, 0
0001e8 9300 0101 	STS RTT_qS, acc
                 
0001ea 9100 0102 	lds acc, RTT_1S
0001ec 5f0f      	SUBI acc, (-1)
0001ed 9300 0102 	STS RTT_1S, acc
                 	;   
0001ef 300a      	cpi acc, 10
0001f0 f4c1      	brne RTT_end
0001f1 e000      	ldi acc, 0
0001f2 9300 0102 	STS RTT_1S, acc
                 
0001f4 9100 0103 	lds acc, RTT_10S
0001f6 5f0f      	SUBI acc, (-1)
0001f7 9300 0103 	STS RTT_10S, acc
                 	;    
0001f9 3006      	cpi acc, 6
0001fa f471      	brne RTT_end
0001fb e000      	ldi acc, 0
0001fc 9300 0103 	STS RTT_10S, acc
                 
0001fe 9100 0104 	lds acc, RTT_1M
000200 5f0f      	SUBI acc, (-1)
000201 9300 0104 	STS RTT_1M, acc
                 	;   
000203 300a      	cpi acc, 10
000204 f421      	brne RTT_end
000205 e000      	ldi acc, 0
000206 9300 0104 	STS RTT_1M, acc
000208 c002      	rjmp RTT_continue;
                 RTT_end:
000209 940c 0167 	jmp backLoopAfterRTTFlagsScan
                 RTT_continue:
00020b 9100 0105 	lds acc, RTT_10M
00020d 5f0f      	SUBI acc, (-1)
00020e 9300 0105 	STS RTT_10M, acc
                 	;    
000210 3006      	cpi acc, 6
000211 f509      	brne RTT_end2
000212 e000      	ldi acc, 0
000213 9300 0105 	STS RTT_10M, acc
                 
000215 9100 0108 	lds acc, RTT_24H
000217 5f0f      	SUBI acc, (-1)
000218 9300 0108 	STS RTT_24H, acc
                 	; 
00021a 3108      	cpi acc, 24
00021b f4b9      	brne RTT_end2
00021c e000      	ldi acc, 0
00021d 9300 0108 	STS RTT_24H, acc
                 
00021f 9100 0106 	lds acc, RTT_1H
000221 5f0f      	SUBI acc, (-1)
000222 9300 0106 	STS RTT_1H, acc
                 	; 
000224 300a      	cpi acc, 10
000225 f469      	brne RTT_end2
000226 e000      	ldi acc, 0
000227 9300 0106 	STS RTT_1H, acc
                 
000229 9100 0107 	lds acc, RTT_10H
00022b 5f0f      	SUBI acc, (-1)
00022c 9300 0107 	STS RTT_10H, acc
                 	;    
00022e 3006      	cpi acc, 6
00022f f419      	brne RTT_end2
000230 e000      	ldi acc, 0
000231 9300 0107 	STS RTT_10H, acc
                 
                 RTT_end2:
000233 940c 0167 	jmp backLoopAfterRTTFlagsScan
                 
                 carScanning:
000235 940c 0158 	jmp backLoopAfterCarScan
000237 b309      	in acc, pinA; CentralLock|GlassBreaking|Bumper|LeftFront|RightFront|LeftBack|RightBack|Trunk
000238 0f00      	lsl acc ;  
000239 f400      	brcc carScanCL1;    = 1
                 carScanCL1:
00023a 0f00      	lsl acc;
00023b f400      	brcc carScanGB0;    = 0
                 carScanGB0:
                 	
                 carScanAlarm:
00023c e000      	ldi acc, 0;pass
                 
                 	;     ,      
                 	;ldi acc, (1<<0)|(1<<1)|(1<<2)
                 	;out DDRB, acc
                 ;	ldi acc, (1<<SPE)|(1<<MSTR);|(1<<SPR0) 
                 	;out SPCR, acc
                 	;ldi acc, 0xF9
                 	;out SPDR, acc
                 
                 ;bkdr1:
                 	;sbis SPSR, SPIF
                 	;rjmp bkdr1
                 	;ldi acc, 0x01
                 	;out PINB, acc
                 	
                 _labelHelloWorld:
00023d d0cf
00023e c2c8
00023f d2c5
000240 202c
000241 c8cc
000242 00d0      .DB '','','','','','',',',' ','','','', 0
                 _labelTest:
000243 c5cd
000244 d2d1
000245 d0c5
000246 cad3
000247 3120
000248 4c20
000249 564f
00024a 0045      .DB '', '', '', '', '', '', '', '', ' ','1', ' ', 'L' , 'O', 'V', 'E', 0


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega128 register use summary:
r0 :   2 r1 :   0 r2 :   0 r3 :   0 r4 :   0 r5 :   1 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 221 r17:   9 r18:   4 r19:   3 r20:   5 r21:   2 r22:  11 r23:   8 
r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 r29:   0 r30:   5 r31:   2 
x  :   0 y  :   0 z  :   0 
Registers used: 12 out of 35 (34.3%)

ATmega128 instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   3 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   3 brcs  :   1 break :   0 breq  :  37 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :  13 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :   2 cbi   :  10 cbr   :   6 
clc   :   0 clh   :   0 cli   :   5 cln   :   0 clr   :   1 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :  51 cpse  :   0 dec   :   4 elpm  :   0 eor   :   0 fmul  :   0 
fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   5 inc   :   1 
jmp   :  25 ld    :   0 ldd   :   0 ldi   :  87 lds   :  11 lpm   :   6 
lsl   :   3 lsr   :   1 mov   :   9 movw  :   0 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :  25 
pop   :   0 push  :   0 rcall :  18 ret   :  43 reti  :   2 rjmp  :   4 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :  10 sbic  :   0 
sbis  :   0 sbiw  :   0 sbr   :   5 sbrc  :   6 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   4 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 
sts   :  33 sub   :   0 subi  :  10 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 35 out of 114 (30.7%)

ATmega128 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000496   1034     60   1094  131072   0.8%
[.dseg] 0x000100 0x00010c      0     12     12    4096   0.3%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
