Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: top_FPGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_FPGA.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_FPGA"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : top_FPGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/common.vhd" in Library work.
Package <common> compiled.
Package body <common> compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Segment_Driver.vhd" in Library work.
Entity <Segment_Driver> compiled.
Entity <Segment_Driver> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Display_Signed_BCD.vhd" in Library work.
Entity <Display_Signed_BCD> compiled.
Entity <Display_Signed_BCD> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Display_Opcode.vhd" in Library work.
Entity <Display_Opcode> compiled.
Entity <Display_Opcode> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Instructions_ROM.vhd" in Library work.
Entity <Instructions_ROM> compiled.
Entity <Instructions_ROM> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/PC.vhd" in Library work.
Entity <PC> compiled.
Entity <PC> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Registers.vhd" in Library work.
Entity <Registers> compiled.
Entity <Registers> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/alu_8_bit.vhd" in Library work.
Entity <alu_8_bit> compiled.
Entity <alu_8_bit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/decoder_and_controller_unit.vhd" in Library work.
Entity <decoder_and_controller_unit> compiled.
Entity <decoder_and_controller_unit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/display_control_unit.vhd" in Library work.
Entity <display_control_unit> compiled.
Entity <display_control_unit> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/top_FPGA.vhd" in Library work.
Entity <top_FPGA> compiled.
Entity <top_FPGA> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_FPGA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Instructions_ROM> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <PC> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <alu_8_bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <decoder_and_controller_unit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <display_control_unit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Display_Signed_BCD> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Display_Opcode> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Segment_Driver> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_FPGA> in library <work> (Architecture <Behavioral>).
    Set property "ENUM_ENCODING = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <alu_sel>.
Entity <top_FPGA> analyzed. Unit <top_FPGA> generated.

Analyzing Entity <Instructions_ROM> in library <work> (Architecture <Behavioral>).
Entity <Instructions_ROM> analyzed. Unit <Instructions_ROM> generated.

Analyzing Entity <PC> in library <work> (Architecture <Behavioral>).
Entity <PC> analyzed. Unit <PC> generated.

Analyzing Entity <Registers> in library <work> (Architecture <Behavioral>).
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <alu_8_bit> in library <work> (Architecture <Behavioral>).
Entity <alu_8_bit> analyzed. Unit <alu_8_bit> generated.

Analyzing Entity <decoder_and_controller_unit> in library <work> (Architecture <Behavioral>).
    Set property "ENUM_ENCODING = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <opcode_string>.
INFO:Xst:1561 - "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/common.vhd" line 93: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <incr_pc> in unit <decoder_and_controller_unit> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <decoder_and_controller_unit> analyzed. Unit <decoder_and_controller_unit> generated.

Analyzing Entity <display_control_unit> in library <work> (Architecture <Behavioral>).
    Set property "ENUM_ENCODING = 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111" for signal <opcode_input>.
Entity <display_control_unit> analyzed. Unit <display_control_unit> generated.

Analyzing Entity <Display_Signed_BCD> in library <work> (Architecture <Behavioral>).
Entity <Display_Signed_BCD> analyzed. Unit <Display_Signed_BCD> generated.

Analyzing Entity <Segment_Driver> in library <work> (Architecture <Behavioral>).
Entity <Segment_Driver> analyzed. Unit <Segment_Driver> generated.

Analyzing Entity <Display_Opcode> in library <work> (Architecture <Behavioral>).
Entity <Display_Opcode> analyzed. Unit <Display_Opcode> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<0>> in unit <Registers> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Instructions_ROM>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Instructions_ROM.vhd".
    Found 256x4-bit ROM for signal <address_in$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <Instructions_ROM> synthesized.


Synthesizing Unit <PC>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/PC.vhd".
    Found 8-bit up counter for signal <PC_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <PC> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Registers.vhd".
    Found 8-bit 8-to-1 multiplexer for signal <Rs2_data_out>.
    Found 8-bit 8-to-1 multiplexer for signal <Rs1_data_out>.
    Found 56-bit register for signal <reg<1:7>>.
    Summary:
	inferred  56 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Registers> synthesized.


Synthesizing Unit <alu_8_bit>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/alu_8_bit.vhd".
    Found 8-bit addsub for signal <computed_result$addsub0000>.
    Found 8-bit shifter logical left for signal <computed_result$shift0004> created at line 72.
    Found 8-bit shifter logical right for signal <computed_result$shift0005> created at line 75.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <alu_8_bit> synthesized.


Synthesizing Unit <decoder_and_controller_unit>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/decoder_and_controller_unit.vhd".
    Found 16x4-bit ROM for signal <opcode_string>.
    Found 16x1-bit ROM for signal <r_control>.
    Found 8-bit comparator equal for signal <alu1$cmp_eq0012> created at line 172.
    Found 8-bit comparator less for signal <alu1$cmp_lt0000> created at line 151.
    Found 8-bit comparator not equal for signal <alu1$cmp_ne0000> created at line 193.
    Summary:
	inferred   2 ROM(s).
	inferred   3 Comparator(s).
Unit <decoder_and_controller_unit> synthesized.


Synthesizing Unit <Display_Opcode>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Display_Opcode.vhd".
Unit <Display_Opcode> synthesized.


Synthesizing Unit <Segment_Driver>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Segment_Driver.vhd".
    Found 16x8-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <Segment_Driver> synthesized.


Synthesizing Unit <Display_Signed_BCD>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/Display_Signed_BCD.vhd".
    Found 8-bit adder for signal <abs_num$addsub0000> created at line 69.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0000> created at line 83.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0001> created at line 83.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0002> created at line 83.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0003> created at line 83.
    Found 4-bit comparator greater for signal <bcd_3$cmp_gt0004> created at line 83.
    Found 4-bit adder for signal <bcd_3_0$add0000> created at line 84.
    Found 4-bit adder for signal <bcd_3_0$add0001> created at line 84.
    Found 4-bit adder for signal <bcd_3_0$add0002> created at line 84.
    Found 4-bit adder for signal <bcd_3_0$add0003> created at line 84.
    Found 4-bit adder for signal <bcd_3_0$add0004> created at line 84.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0000> created at line 88.
    Found 4-bit comparator greater for signal <bcd_7$cmp_gt0001> created at line 88.
    Found 4-bit adder for signal <bcd_7_4$add0000> created at line 89.
    Found 4-bit adder for signal <bcd_7_4$add0001> created at line 89.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <Display_Signed_BCD> synthesized.


Synthesizing Unit <display_control_unit>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/display_control_unit.vhd".
    Found finite state machine <FSM_0> for signal <seg_mode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | seg_mode$not0000          (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <page_mode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | page_mode$not0000         (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 17-bit up counter for signal <clk_cnt_block>.
    Found 26-bit up counter for signal <clk_cnt_page>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
Unit <display_control_unit> synthesized.


Synthesizing Unit <top_FPGA>.
    Related source file is "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_FPGA/top_FPGA.vhd".
Unit <top_FPGA> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x1-bit ROM                                          : 1
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 3
 256x4-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 7
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 7
 8-bit register                                        : 7
# Comparators                                          : 10
 4-bit comparator greater                              : 7
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 2
 8-bit 8-to-1 multiplexer                              : 2
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Display_Control_Unit_inst/page_mode/FSM> on signal <page_mode[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Display_Control_Unit_inst/seg_mode/FSM> on signal <seg_mode[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 1000
 10    | 0010
 11    | 0100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 6
 16x1-bit ROM                                          : 1
 16x4-bit ROM                                          : 1
 16x8-bit ROM                                          : 3
 256x4-bit ROM                                         : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 7
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 10
 4-bit comparator greater                              : 7
 8-bit comparator equal                                : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 16
 1-bit 8-to-1 multiplexer                              : 16
# Logic shifters                                       : 2
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_FPGA> ...

Optimizing unit <Instructions_ROM> ...

Optimizing unit <Registers> ...

Optimizing unit <alu_8_bit> ...

Optimizing unit <decoder_and_controller_unit> ...

Optimizing unit <Display_Signed_BCD> ...

Optimizing unit <display_control_unit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_FPGA, actual ratio is 32.
FlipFlop PC_inst/PC_reg_1 has been replicated 1 time(s)
FlipFlop PC_inst/PC_reg_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_FPGA.ngr
Top Level Output File Name         : top_FPGA
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 690
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 41
#      LUT2                        : 31
#      LUT2_D                      : 3
#      LUT3                        : 81
#      LUT3_D                      : 10
#      LUT3_L                      : 5
#      LUT4                        : 280
#      LUT4_D                      : 17
#      LUT4_L                      : 4
#      MUXCY                       : 73
#      MUXF5                       : 61
#      MUXF6                       : 16
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 117
#      FDCE                        : 66
#      FDE                         : 8
#      FDR                         : 26
#      FDRE                        : 17
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      252  out of    960    26%  
 Number of Slice Flip Flops:            117  out of   1920     6%  
 Number of 4 input LUTs:                479  out of   1920    24%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of     83    18%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_proc_in                        | BUFGP                  | 66    |
clk                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 66    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.307ns (Maximum Frequency: 46.933MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 46.399ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_proc_in'
  Clock period: 21.307ns (frequency: 46.933MHz)
  Total number of paths / destination ports: 10381093 / 122
-------------------------------------------------------------------------
Delay:               21.307ns (Levels of Logic = 19)
  Source:            PC_inst/PC_reg_0 (FF)
  Destination:       PC_inst/PC_reg_7 (FF)
  Source Clock:      clk_proc_in rising
  Destination Clock: clk_proc_in rising

  Data Path: PC_inst/PC_reg_0 to PC_inst/PC_reg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.591   1.137  PC_inst/PC_reg_0 (PC_inst/PC_reg_0)
     LUT4:I2->O            3   0.704   0.706  Instructions_ROM_inst/Mrom_address_in_rom000091 (Instructions_ROM_inst/Mrom_address_in_rom00009)
     LUT4:I0->O            1   0.704   0.000  Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5_1_F (N363)
     MUXF5:I0->O           2   0.321   0.482  Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5_1 (Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5)
     LUT3:I2->O            1   0.704   0.424  Decoder_Controller_inst/r2_addr_or00001_1 (Decoder_Controller_inst/r2_addr_or00001)
     LUT4:I3->O           16   0.704   1.034  Decoder_Controller_inst/r2_addr<1>1 (Rs2_addr<1>)
     MUXF5:S->O            1   0.739   0.000  Registers_inst/mux4_3_f5 (Registers_inst/mux4_3_f5)
     MUXF6:I1->O           4   0.521   0.622  Registers_inst/mux4_2_f6 (Rs2_data<4>)
     LUT4:I2->O            1   0.704   0.499  Decoder_Controller_inst/alu1_cmp_eq00128120 (Decoder_Controller_inst/alu1_cmp_eq00128120)
     LUT4:I1->O            4   0.704   0.591  Decoder_Controller_inst/alu1_cmp_eq00128136 (Decoder_Controller_inst/alu1_cmp_eq0012)
     LUT4_D:I3->LO         1   0.704   0.104  Decoder_Controller_inst/alu1<0>111 (N382)
     LUT4:I3->O            9   0.704   0.824  Decoder_Controller_inst/alu2<0>1 (Decoder_Controller_inst/N2)
     LUT4:I3->O            4   0.704   0.587  Decoder_Controller_inst/alu2<1> (alu_operand_2<1>)
     MUXF5:S->O            1   0.739   0.424  ALU_inst/computed_result<5>89_SW2 (N218)
     LUT4:I3->O            1   0.704   0.420  ALU_inst/computed_result<5>115 (ALU_inst/computed_result<5>115)
     MUXF5:S->O            1   0.739   0.424  ALU_inst/computed_result<5>158_SW0 (N181)
     LUT4:I3->O            1   0.704   0.000  PC_inst/Mcount_PC_reg_lut<5> (PC_inst/Mcount_PC_reg_lut<5>)
     MUXCY:S->O            1   0.464   0.000  PC_inst/Mcount_PC_reg_cy<5> (PC_inst/Mcount_PC_reg_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  PC_inst/Mcount_PC_reg_cy<6> (PC_inst/Mcount_PC_reg_cy<6>)
     XORCY:CI->O           1   0.804   0.000  PC_inst/Mcount_PC_reg_xor<7> (PC_inst/Mcount_PC_reg7)
     FDCE:D                    0.308          PC_inst/PC_reg_7
    ----------------------------------------
    Total                     21.307ns (13.029ns logic, 8.278ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.315ns (frequency: 120.262MHz)
  Total number of paths / destination ports: 2637 / 119
-------------------------------------------------------------------------
Delay:               8.315ns (Levels of Logic = 10)
  Source:            Display_Control_Unit_inst/clk_cnt_page_5 (FF)
  Destination:       Display_Control_Unit_inst/clk_cnt_block_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Display_Control_Unit_inst/clk_cnt_page_5 to Display_Control_Unit_inst/clk_cnt_block_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Display_Control_Unit_inst/clk_cnt_page_5 (Display_Control_Unit_inst/clk_cnt_page_5)
     LUT2:I0->O            1   0.704   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_lut<0> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<0> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<1> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<2> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<3> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<4> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<5> (Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<5>)
     MUXCY:CI->O          32   0.331   1.266  Display_Control_Unit_inst/seg_mode_cmp_eq0004_wg_cy<6> (Display_Control_Unit_inst/seg_mode_cmp_eq0004)
     LUT4:I3->O            1   0.704   0.595  Display_Control_Unit_inst/clk_cnt_block_and000031 (Display_Control_Unit_inst/clk_cnt_block_and00003)
     LUT3:I0->O           21   0.704   1.128  Display_Control_Unit_inst/clk_cnt_block_and000041 (Display_Control_Unit_inst/clk_cnt_block_and0000)
     FDRE:R                    0.911          Display_Control_Unit_inst/clk_cnt_block_0
    ----------------------------------------
    Total                      8.315ns (4.704ns logic, 3.611ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_proc_in'
  Total number of paths / destination ports: 19179351286 / 7
-------------------------------------------------------------------------
Offset:              46.399ns (Levels of Logic = 34)
  Source:            PC_inst/PC_reg_0 (FF)
  Destination:       seg_bits<5> (PAD)
  Source Clock:      clk_proc_in rising

  Data Path: PC_inst/PC_reg_0 to seg_bits<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.591   1.137  PC_inst/PC_reg_0 (PC_inst/PC_reg_0)
     LUT4:I2->O            3   0.704   0.706  Instructions_ROM_inst/Mrom_address_in_rom000091 (Instructions_ROM_inst/Mrom_address_in_rom00009)
     LUT4:I0->O            1   0.704   0.000  Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5_1_F (N363)
     MUXF5:I0->O           2   0.321   0.482  Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5_1 (Instructions_ROM_inst/Mrom_address_in_rom0000112_2_f5)
     LUT3:I2->O            1   0.704   0.424  Decoder_Controller_inst/r2_addr_or00001_1 (Decoder_Controller_inst/r2_addr_or00001)
     LUT4:I3->O           16   0.704   1.034  Decoder_Controller_inst/r2_addr<1>1 (Rs2_addr<1>)
     MUXF5:S->O            1   0.739   0.000  Registers_inst/mux4_3_f5 (Registers_inst/mux4_3_f5)
     MUXF6:I1->O           4   0.521   0.622  Registers_inst/mux4_2_f6 (Rs2_data<4>)
     LUT4:I2->O            1   0.704   0.499  Decoder_Controller_inst/alu1_cmp_eq00128120 (Decoder_Controller_inst/alu1_cmp_eq00128120)
     LUT4:I1->O            4   0.704   0.591  Decoder_Controller_inst/alu1_cmp_eq00128136 (Decoder_Controller_inst/alu1_cmp_eq0012)
     LUT4_D:I3->LO         1   0.704   0.104  Decoder_Controller_inst/alu1<0>111 (N382)
     LUT4:I3->O            9   0.704   0.824  Decoder_Controller_inst/alu2<0>1 (Decoder_Controller_inst/N2)
     LUT4_D:I3->O          2   0.704   0.482  Decoder_Controller_inst/alu2<6>1 (alu_operand_2<6>)
     LUT3:I2->O            1   0.704   0.000  ALU_inst/Maddsub_computed_result_addsub0000_lut<6> (ALU_inst/Maddsub_computed_result_addsub0000_lut<6>)
     MUXCY:S->O            0   0.464   0.000  ALU_inst/Maddsub_computed_result_addsub0000_cy<6> (ALU_inst/Maddsub_computed_result_addsub0000_cy<6>)
     XORCY:CI->O           3   0.804   0.610  ALU_inst/Maddsub_computed_result_addsub0000_xor<7> (ALU_inst/computed_result_addsub0000<7>)
     LUT2:I1->O            1   0.704   0.455  ALU_inst/computed_result<7>131 (ALU_inst/computed_result<7>131)
     LUT4:I2->O            4   0.704   0.622  ALU_inst/ALU_overflow_SW2 (N265)
     LUT3:I2->O           22   0.704   1.168  ALU_inst/ALU_overflow (alu_of)
     LUT4:I3->O           14   0.704   1.035  Display_Control_Unit_inst/binary_input<0> (Display_Control_Unit_inst/binary_input<0>)
     LUT4:I2->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<2>111 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N2)
     LUT3:I2->O            5   0.704   0.668  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux000011 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N4)
     LUT3:I2->O           10   0.704   1.057  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux00001 (Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_lut<2>)
     LUT4:I0->O            1   0.704   0.499  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux0002211_SW0 (N269)
     LUT4:I1->O            1   0.704   0.595  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux0002211 (Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux000221)
     LUT4:I0->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux000262 (Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0003_lut<3>)
     LUT3:I2->O            5   0.704   0.712  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux000421 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N18)
     LUT4:I1->O            1   0.704   0.424  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_3_mux000420_SW0 (N271)
     LUT4:I3->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_3_mux000420 (Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_10<0>)
     LUT3:I2->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>178_SW0 (N331)
     LUT4:I0->O            1   0.704   0.455  Display_Control_Unit_inst/seg_bits<5>178 (Display_Control_Unit_inst/seg_bits<5>178)
     LUT3:I2->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>197 (Display_Control_Unit_inst/seg_bits<5>197)
     LUT4:I0->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>279_SW0 (N317)
     LUT4:I0->O            1   0.704   0.420  Display_Control_Unit_inst/seg_bits<5>279 (seg_bits_5_OBUF)
     OBUF:I->O                 3.272          seg_bits_5_OBUF (seg_bits<5>)
    ----------------------------------------
    Total                     46.399ns (26.424ns logic, 19.975ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 175819 / 12
-------------------------------------------------------------------------
Offset:              26.836ns (Levels of Logic = 17)
  Source:            Display_Control_Unit_inst/page_mode_FSM_FFd3 (FF)
  Destination:       seg_bits<5> (PAD)
  Source Clock:      clk rising

  Data Path: Display_Control_Unit_inst/page_mode_FSM_FFd3 to seg_bits<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.591   0.899  Display_Control_Unit_inst/page_mode_FSM_FFd3 (Display_Control_Unit_inst/page_mode_FSM_FFd3)
     LUT4:I1->O            1   0.704   0.595  Display_Control_Unit_inst/binary_input<0>_SW0 (N61)
     LUT4:I0->O           14   0.704   1.035  Display_Control_Unit_inst/binary_input<0> (Display_Control_Unit_inst/binary_input<0>)
     LUT4:I2->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_cy<2>111 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N2)
     LUT3:I2->O            5   0.704   0.668  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux000011 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N4)
     LUT3:I2->O           10   0.704   1.057  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux00001 (Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0001_lut<2>)
     LUT4:I0->O            1   0.704   0.499  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux0002211_SW0 (N269)
     LUT4:I1->O            1   0.704   0.595  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux0002211 (Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux000221)
     LUT4:I0->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_2_mux000262 (Display_Control_Unit_inst/Display_Signed_BCD_inst/Madd_bcd_3_0_add0003_lut<3>)
     LUT3:I2->O            5   0.704   0.712  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_1_mux000421 (Display_Control_Unit_inst/Display_Signed_BCD_inst/N18)
     LUT4:I1->O            1   0.704   0.424  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_3_mux000420_SW0 (N271)
     LUT4:I3->O            9   0.704   0.855  Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_3_mux000420 (Display_Control_Unit_inst/Display_Signed_BCD_inst/bcd_10<0>)
     LUT3:I2->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>178_SW0 (N331)
     LUT4:I0->O            1   0.704   0.455  Display_Control_Unit_inst/seg_bits<5>178 (Display_Control_Unit_inst/seg_bits<5>178)
     LUT3:I2->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>197 (Display_Control_Unit_inst/seg_bits<5>197)
     LUT4:I0->O            1   0.704   0.595  Display_Control_Unit_inst/seg_bits<5>279_SW0 (N317)
     LUT4:I0->O            1   0.704   0.420  Display_Control_Unit_inst/seg_bits<5>279 (seg_bits_5_OBUF)
     OBUF:I->O                 3.272          seg_bits_5_OBUF (seg_bits<5>)
    ----------------------------------------
    Total                     26.836ns (15.127ns logic, 11.709ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.18 secs
 
--> 

Total memory usage is 4553732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

