NOTES

TASK 1:
The complete workflow was executed using GitHub Codespace. No FPGA tools or physical hardware were used during this task, as per the given instructions.
