

================================================================
== Vitis HLS Report for 'cnn_top_Pipeline_VITIS_LOOP_73_1'
================================================================
* Date:           Thu Dec 22 16:31:31 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnn_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      461|      461|  4.610 us|  4.610 us|  461|  461|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1  |      459|      459|       172|         32|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 172


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 172
* Pipeline : 1
  Pipeline-0 : II = 32, D = 172, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 175 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %y, i64 666, i64 207, i64 1"   --->   Operation 176 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bias3, i64 666, i64 207, i64 1"   --->   Operation 177 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %weight3, i64 666, i64 207, i64 1"   --->   Operation 178 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias3, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight3, void @empty_13, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%x_assign_2_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_31"   --->   Operation 182 'read' 'x_assign_2_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%x_assign_2_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_30"   --->   Operation 183 'read' 'x_assign_2_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%x_assign_2_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_29"   --->   Operation 184 'read' 'x_assign_2_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%x_assign_2_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_28"   --->   Operation 185 'read' 'x_assign_2_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%x_assign_2_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_27"   --->   Operation 186 'read' 'x_assign_2_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%x_assign_2_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_26"   --->   Operation 187 'read' 'x_assign_2_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%x_assign_2_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_25"   --->   Operation 188 'read' 'x_assign_2_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%x_assign_2_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_24"   --->   Operation 189 'read' 'x_assign_2_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%x_assign_2_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_23"   --->   Operation 190 'read' 'x_assign_2_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%x_assign_2_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_22"   --->   Operation 191 'read' 'x_assign_2_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%x_assign_2_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_21"   --->   Operation 192 'read' 'x_assign_2_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%x_assign_2_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_20"   --->   Operation 193 'read' 'x_assign_2_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%x_assign_2_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_19"   --->   Operation 194 'read' 'x_assign_2_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%x_assign_2_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_18"   --->   Operation 195 'read' 'x_assign_2_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%x_assign_2_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_17"   --->   Operation 196 'read' 'x_assign_2_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%x_assign_2_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_16"   --->   Operation 197 'read' 'x_assign_2_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%x_assign_2_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_15"   --->   Operation 198 'read' 'x_assign_2_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%x_assign_2_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_14"   --->   Operation 199 'read' 'x_assign_2_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%x_assign_2_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_13"   --->   Operation 200 'read' 'x_assign_2_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%x_assign_2_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_12"   --->   Operation 201 'read' 'x_assign_2_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%x_assign_2_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_11"   --->   Operation 202 'read' 'x_assign_2_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%x_assign_2_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_10"   --->   Operation 203 'read' 'x_assign_2_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%x_assign_2_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_9"   --->   Operation 204 'read' 'x_assign_2_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%x_assign_2_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_8"   --->   Operation 205 'read' 'x_assign_2_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%x_assign_2_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_7"   --->   Operation 206 'read' 'x_assign_2_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%x_assign_2_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_6"   --->   Operation 207 'read' 'x_assign_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%x_assign_2_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_5"   --->   Operation 208 'read' 'x_assign_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%x_assign_2_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_4"   --->   Operation 209 'read' 'x_assign_2_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%x_assign_2_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_3"   --->   Operation 210 'read' 'x_assign_2_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%x_assign_2_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_2"   --->   Operation 211 'read' 'x_assign_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%x_assign_2_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load_1"   --->   Operation 212 'read' 'x_assign_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%x_assign_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_assign_2_load"   --->   Operation 213 'read' 'x_assign_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 214 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_76_2.i24"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 216 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 217 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.30ns)   --->   "%icmp_ln73 = icmp_eq  i4 %i_2, i4 10" [cnn_ip/src/cnn.c:73]   --->   Operation 218 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.73ns)   --->   "%i_3 = add i4 %i_2, i4 1" [cnn_ip/src/cnn.c:73]   --->   Operation 220 'add' 'i_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %VITIS_LOOP_76_2.i24.split, void %linear.exit41.exitStub" [cnn_ip/src/cnn.c:73]   --->   Operation 221 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %i_2, i5 0" [cnn_ip/src/cnn.c:73]   --->   Operation 222 'bitconcatenate' 'mul_i' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %mul_i" [cnn_ip/src/cnn.c:78]   --->   Operation 223 'zext' 'zext_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%weight3_addr = getelementptr i32 %weight3, i64 0, i64 %zext_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 224 'getelementptr' 'weight3_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 225 [2/2] (3.25ns)   --->   "%weight3_load = load i9 %weight3_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 225 'load' 'weight3_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_1 : Operation 226 [1/1] (1.58ns)   --->   "%store_ln73 = store i4 %i_3, i4 %i" [cnn_ip/src/cnn.c:73]   --->   Operation 226 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 227 [1/2] (3.25ns)   --->   "%weight3_load = load i9 %weight3_addr" [cnn_ip/src/cnn.c:78]   --->   Operation 227 'load' 'weight3_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%or_ln78 = or i9 %mul_i, i9 1" [cnn_ip/src/cnn.c:78]   --->   Operation 228 'or' 'or_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i9 %or_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 229 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%weight3_addr_1 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 230 'getelementptr' 'weight3_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (3.25ns)   --->   "%weight3_load_1 = load i9 %weight3_addr_1" [cnn_ip/src/cnn.c:78]   --->   Operation 231 'load' 'weight3_load_1' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln78 = bitcast i32 %weight3_load" [cnn_ip/src/cnn.c:78]   --->   Operation 232 'bitcast' 'bitcast_ln78' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 233 [4/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 233 'fmul' 'mul6_i1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/2] (3.25ns)   --->   "%weight3_load_1 = load i9 %weight3_addr_1" [cnn_ip/src/cnn.c:78]   --->   Operation 234 'load' 'weight3_load_1' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%or_ln78_1 = or i9 %mul_i, i9 2" [cnn_ip/src/cnn.c:78]   --->   Operation 235 'or' 'or_ln78_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i9 %or_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 236 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%weight3_addr_2 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 237 'getelementptr' 'weight3_addr_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%weight3_load_2 = load i9 %weight3_addr_2" [cnn_ip/src/cnn.c:78]   --->   Operation 238 'load' 'weight3_load_2' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 239 [3/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 239 'fmul' 'mul6_i1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln78_1 = bitcast i32 %weight3_load_1" [cnn_ip/src/cnn.c:78]   --->   Operation 240 'bitcast' 'bitcast_ln78_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 241 [4/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %bitcast_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 241 'fmul' 'mul6_i1_1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/2] (3.25ns)   --->   "%weight3_load_2 = load i9 %weight3_addr_2" [cnn_ip/src/cnn.c:78]   --->   Operation 242 'load' 'weight3_load_2' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln78_2 = or i9 %mul_i, i9 3" [cnn_ip/src/cnn.c:78]   --->   Operation 243 'or' 'or_ln78_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i9 %or_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 244 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%weight3_addr_3 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 245 'getelementptr' 'weight3_addr_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 246 [2/2] (3.25ns)   --->   "%weight3_load_3 = load i9 %weight3_addr_3" [cnn_ip/src/cnn.c:78]   --->   Operation 246 'load' 'weight3_load_3' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 247 [2/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 247 'fmul' 'mul6_i1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [3/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %bitcast_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 248 'fmul' 'mul6_i1_1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln78_2 = bitcast i32 %weight3_load_2" [cnn_ip/src/cnn.c:78]   --->   Operation 249 'bitcast' 'bitcast_ln78_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 250 [4/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %bitcast_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 250 'fmul' 'mul6_i1_2' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/2] (3.25ns)   --->   "%weight3_load_3 = load i9 %weight3_addr_3" [cnn_ip/src/cnn.c:78]   --->   Operation 251 'load' 'weight3_load_3' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln78_3 = or i9 %mul_i, i9 4" [cnn_ip/src/cnn.c:78]   --->   Operation 252 'or' 'or_ln78_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i9 %or_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 253 'zext' 'zext_ln78_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%weight3_addr_4 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 254 'getelementptr' 'weight3_addr_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_5 : Operation 255 [2/2] (3.25ns)   --->   "%weight3_load_4 = load i9 %weight3_addr_4" [cnn_ip/src/cnn.c:78]   --->   Operation 255 'load' 'weight3_load_4' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 256 [1/4] (5.70ns)   --->   "%mul6_i1 = fmul i32 %x_assign_2_load_read, i32 %bitcast_ln78" [cnn_ip/src/cnn.c:78]   --->   Operation 256 'fmul' 'mul6_i1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %bitcast_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 257 'fmul' 'mul6_i1_1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [3/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %bitcast_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 258 'fmul' 'mul6_i1_2' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%bitcast_ln78_3 = bitcast i32 %weight3_load_3" [cnn_ip/src/cnn.c:78]   --->   Operation 259 'bitcast' 'bitcast_ln78_3' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 260 [4/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %bitcast_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 260 'fmul' 'mul6_i1_3' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [1/2] (3.25ns)   --->   "%weight3_load_4 = load i9 %weight3_addr_4" [cnn_ip/src/cnn.c:78]   --->   Operation 261 'load' 'weight3_load_4' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln78_4 = or i9 %mul_i, i9 5" [cnn_ip/src/cnn.c:78]   --->   Operation 262 'or' 'or_ln78_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i9 %or_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 263 'zext' 'zext_ln78_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%weight3_addr_5 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 264 'getelementptr' 'weight3_addr_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 265 [2/2] (3.25ns)   --->   "%weight3_load_5 = load i9 %weight3_addr_5" [cnn_ip/src/cnn.c:78]   --->   Operation 265 'load' 'weight3_load_5' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 266 [5/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnn_ip/src/cnn.c:78]   --->   Operation 266 'fadd' 'sum_s' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/4] (5.70ns)   --->   "%mul6_i1_1 = fmul i32 %x_assign_2_load_1_read, i32 %bitcast_ln78_1" [cnn_ip/src/cnn.c:78]   --->   Operation 267 'fmul' 'mul6_i1_1' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [2/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %bitcast_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 268 'fmul' 'mul6_i1_2' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [3/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %bitcast_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 269 'fmul' 'mul6_i1_3' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln78_4 = bitcast i32 %weight3_load_4" [cnn_ip/src/cnn.c:78]   --->   Operation 270 'bitcast' 'bitcast_ln78_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 271 [4/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %bitcast_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 271 'fmul' 'mul6_i1_4' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/2] (3.25ns)   --->   "%weight3_load_5 = load i9 %weight3_addr_5" [cnn_ip/src/cnn.c:78]   --->   Operation 272 'load' 'weight3_load_5' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln78_5 = or i9 %mul_i, i9 6" [cnn_ip/src/cnn.c:78]   --->   Operation 273 'or' 'or_ln78_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i9 %or_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 274 'zext' 'zext_ln78_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%weight3_addr_6 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 275 'getelementptr' 'weight3_addr_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_7 : Operation 276 [2/2] (3.25ns)   --->   "%weight3_load_6 = load i9 %weight3_addr_6" [cnn_ip/src/cnn.c:78]   --->   Operation 276 'load' 'weight3_load_6' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 277 [4/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnn_ip/src/cnn.c:78]   --->   Operation 277 'fadd' 'sum_s' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 278 [1/4] (5.70ns)   --->   "%mul6_i1_2 = fmul i32 %x_assign_2_load_2_read, i32 %bitcast_ln78_2" [cnn_ip/src/cnn.c:78]   --->   Operation 278 'fmul' 'mul6_i1_2' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [2/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %bitcast_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 279 'fmul' 'mul6_i1_3' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 280 [3/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %bitcast_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 280 'fmul' 'mul6_i1_4' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln78_5 = bitcast i32 %weight3_load_5" [cnn_ip/src/cnn.c:78]   --->   Operation 281 'bitcast' 'bitcast_ln78_5' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 282 [4/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %bitcast_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 282 'fmul' 'mul6_i1_5' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [1/2] (3.25ns)   --->   "%weight3_load_6 = load i9 %weight3_addr_6" [cnn_ip/src/cnn.c:78]   --->   Operation 283 'load' 'weight3_load_6' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%or_ln78_6 = or i9 %mul_i, i9 7" [cnn_ip/src/cnn.c:78]   --->   Operation 284 'or' 'or_ln78_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i9 %or_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 285 'zext' 'zext_ln78_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%weight3_addr_7 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 286 'getelementptr' 'weight3_addr_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_8 : Operation 287 [2/2] (3.25ns)   --->   "%weight3_load_7 = load i9 %weight3_addr_7" [cnn_ip/src/cnn.c:78]   --->   Operation 287 'load' 'weight3_load_7' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 288 [3/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnn_ip/src/cnn.c:78]   --->   Operation 288 'fadd' 'sum_s' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [1/4] (5.70ns)   --->   "%mul6_i1_3 = fmul i32 %x_assign_2_load_3_read, i32 %bitcast_ln78_3" [cnn_ip/src/cnn.c:78]   --->   Operation 289 'fmul' 'mul6_i1_3' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [2/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %bitcast_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 290 'fmul' 'mul6_i1_4' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [3/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %bitcast_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 291 'fmul' 'mul6_i1_5' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln78_6 = bitcast i32 %weight3_load_6" [cnn_ip/src/cnn.c:78]   --->   Operation 292 'bitcast' 'bitcast_ln78_6' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_9 : Operation 293 [4/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %bitcast_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 293 'fmul' 'mul6_i1_6' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/2] (3.25ns)   --->   "%weight3_load_7 = load i9 %weight3_addr_7" [cnn_ip/src/cnn.c:78]   --->   Operation 294 'load' 'weight3_load_7' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln78_7 = or i9 %mul_i, i9 8" [cnn_ip/src/cnn.c:78]   --->   Operation 295 'or' 'or_ln78_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i9 %or_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 296 'zext' 'zext_ln78_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%weight3_addr_8 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 297 'getelementptr' 'weight3_addr_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_9 : Operation 298 [2/2] (3.25ns)   --->   "%weight3_load_8 = load i9 %weight3_addr_8" [cnn_ip/src/cnn.c:78]   --->   Operation 298 'load' 'weight3_load_8' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 299 [2/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnn_ip/src/cnn.c:78]   --->   Operation 299 'fadd' 'sum_s' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 300 [1/4] (5.70ns)   --->   "%mul6_i1_4 = fmul i32 %x_assign_2_load_4_read, i32 %bitcast_ln78_4" [cnn_ip/src/cnn.c:78]   --->   Operation 300 'fmul' 'mul6_i1_4' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [2/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %bitcast_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 301 'fmul' 'mul6_i1_5' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 302 [3/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %bitcast_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 302 'fmul' 'mul6_i1_6' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln78_7 = bitcast i32 %weight3_load_7" [cnn_ip/src/cnn.c:78]   --->   Operation 303 'bitcast' 'bitcast_ln78_7' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 304 [4/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %bitcast_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 304 'fmul' 'mul6_i1_7' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 305 [1/2] (3.25ns)   --->   "%weight3_load_8 = load i9 %weight3_addr_8" [cnn_ip/src/cnn.c:78]   --->   Operation 305 'load' 'weight3_load_8' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln78_8 = or i9 %mul_i, i9 9" [cnn_ip/src/cnn.c:78]   --->   Operation 306 'or' 'or_ln78_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i9 %or_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 307 'zext' 'zext_ln78_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%weight3_addr_9 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 308 'getelementptr' 'weight3_addr_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_10 : Operation 309 [2/2] (3.25ns)   --->   "%weight3_load_9 = load i9 %weight3_addr_9" [cnn_ip/src/cnn.c:78]   --->   Operation 309 'load' 'weight3_load_9' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 310 [1/5] (7.25ns)   --->   "%sum_s = fadd i32 %mul6_i1, i32 0" [cnn_ip/src/cnn.c:78]   --->   Operation 310 'fadd' 'sum_s' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/4] (5.70ns)   --->   "%mul6_i1_5 = fmul i32 %x_assign_2_load_5_read, i32 %bitcast_ln78_5" [cnn_ip/src/cnn.c:78]   --->   Operation 311 'fmul' 'mul6_i1_5' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [2/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %bitcast_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 312 'fmul' 'mul6_i1_6' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [3/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %bitcast_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 313 'fmul' 'mul6_i1_7' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln78_8 = bitcast i32 %weight3_load_8" [cnn_ip/src/cnn.c:78]   --->   Operation 314 'bitcast' 'bitcast_ln78_8' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 315 [4/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %bitcast_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 315 'fmul' 'mul6_i1_8' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/2] (3.25ns)   --->   "%weight3_load_9 = load i9 %weight3_addr_9" [cnn_ip/src/cnn.c:78]   --->   Operation 316 'load' 'weight3_load_9' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%or_ln78_9 = or i9 %mul_i, i9 10" [cnn_ip/src/cnn.c:78]   --->   Operation 317 'or' 'or_ln78_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i9 %or_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 318 'zext' 'zext_ln78_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%weight3_addr_10 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 319 'getelementptr' 'weight3_addr_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_11 : Operation 320 [2/2] (3.25ns)   --->   "%weight3_load_10 = load i9 %weight3_addr_10" [cnn_ip/src/cnn.c:78]   --->   Operation 320 'load' 'weight3_load_10' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 321 [5/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnn_ip/src/cnn.c:78]   --->   Operation 321 'fadd' 'sum_12_1' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/4] (5.70ns)   --->   "%mul6_i1_6 = fmul i32 %x_assign_2_load_6_read, i32 %bitcast_ln78_6" [cnn_ip/src/cnn.c:78]   --->   Operation 322 'fmul' 'mul6_i1_6' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [2/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %bitcast_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 323 'fmul' 'mul6_i1_7' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [3/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %bitcast_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 324 'fmul' 'mul6_i1_8' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln78_9 = bitcast i32 %weight3_load_9" [cnn_ip/src/cnn.c:78]   --->   Operation 325 'bitcast' 'bitcast_ln78_9' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 326 [4/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %bitcast_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 326 'fmul' 'mul6_i1_9' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/2] (3.25ns)   --->   "%weight3_load_10 = load i9 %weight3_addr_10" [cnn_ip/src/cnn.c:78]   --->   Operation 327 'load' 'weight3_load_10' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%or_ln78_10 = or i9 %mul_i, i9 11" [cnn_ip/src/cnn.c:78]   --->   Operation 328 'or' 'or_ln78_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln78_11 = zext i9 %or_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 329 'zext' 'zext_ln78_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%weight3_addr_11 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 330 'getelementptr' 'weight3_addr_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_12 : Operation 331 [2/2] (3.25ns)   --->   "%weight3_load_11 = load i9 %weight3_addr_11" [cnn_ip/src/cnn.c:78]   --->   Operation 331 'load' 'weight3_load_11' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 332 [4/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnn_ip/src/cnn.c:78]   --->   Operation 332 'fadd' 'sum_12_1' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [1/4] (5.70ns)   --->   "%mul6_i1_7 = fmul i32 %x_assign_2_load_7_read, i32 %bitcast_ln78_7" [cnn_ip/src/cnn.c:78]   --->   Operation 333 'fmul' 'mul6_i1_7' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [2/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %bitcast_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 334 'fmul' 'mul6_i1_8' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [3/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %bitcast_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 335 'fmul' 'mul6_i1_9' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln78_10 = bitcast i32 %weight3_load_10" [cnn_ip/src/cnn.c:78]   --->   Operation 336 'bitcast' 'bitcast_ln78_10' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 337 [4/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %bitcast_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 337 'fmul' 'mul6_i1_s' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/2] (3.25ns)   --->   "%weight3_load_11 = load i9 %weight3_addr_11" [cnn_ip/src/cnn.c:78]   --->   Operation 338 'load' 'weight3_load_11' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%or_ln78_11 = or i9 %mul_i, i9 12" [cnn_ip/src/cnn.c:78]   --->   Operation 339 'or' 'or_ln78_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln78_12 = zext i9 %or_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 340 'zext' 'zext_ln78_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%weight3_addr_12 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 341 'getelementptr' 'weight3_addr_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_13 : Operation 342 [2/2] (3.25ns)   --->   "%weight3_load_12 = load i9 %weight3_addr_12" [cnn_ip/src/cnn.c:78]   --->   Operation 342 'load' 'weight3_load_12' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 343 [3/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnn_ip/src/cnn.c:78]   --->   Operation 343 'fadd' 'sum_12_1' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/4] (5.70ns)   --->   "%mul6_i1_8 = fmul i32 %x_assign_2_load_8_read, i32 %bitcast_ln78_8" [cnn_ip/src/cnn.c:78]   --->   Operation 344 'fmul' 'mul6_i1_8' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 345 [2/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %bitcast_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 345 'fmul' 'mul6_i1_9' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [3/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %bitcast_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 346 'fmul' 'mul6_i1_s' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln78_11 = bitcast i32 %weight3_load_11" [cnn_ip/src/cnn.c:78]   --->   Operation 347 'bitcast' 'bitcast_ln78_11' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 348 [4/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %bitcast_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 348 'fmul' 'mul6_i1_10' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 349 [1/2] (3.25ns)   --->   "%weight3_load_12 = load i9 %weight3_addr_12" [cnn_ip/src/cnn.c:78]   --->   Operation 349 'load' 'weight3_load_12' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln78_12 = or i9 %mul_i, i9 13" [cnn_ip/src/cnn.c:78]   --->   Operation 350 'or' 'or_ln78_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln78_13 = zext i9 %or_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 351 'zext' 'zext_ln78_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%weight3_addr_13 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 352 'getelementptr' 'weight3_addr_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_14 : Operation 353 [2/2] (3.25ns)   --->   "%weight3_load_13 = load i9 %weight3_addr_13" [cnn_ip/src/cnn.c:78]   --->   Operation 353 'load' 'weight3_load_13' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 354 [2/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnn_ip/src/cnn.c:78]   --->   Operation 354 'fadd' 'sum_12_1' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 355 [1/4] (5.70ns)   --->   "%mul6_i1_9 = fmul i32 %x_assign_2_load_9_read, i32 %bitcast_ln78_9" [cnn_ip/src/cnn.c:78]   --->   Operation 355 'fmul' 'mul6_i1_9' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 356 [2/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %bitcast_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 356 'fmul' 'mul6_i1_s' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 357 [3/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %bitcast_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 357 'fmul' 'mul6_i1_10' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%bitcast_ln78_12 = bitcast i32 %weight3_load_12" [cnn_ip/src/cnn.c:78]   --->   Operation 358 'bitcast' 'bitcast_ln78_12' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 359 [4/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %bitcast_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 359 'fmul' 'mul6_i1_11' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 360 [1/2] (3.25ns)   --->   "%weight3_load_13 = load i9 %weight3_addr_13" [cnn_ip/src/cnn.c:78]   --->   Operation 360 'load' 'weight3_load_13' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln78_13 = or i9 %mul_i, i9 14" [cnn_ip/src/cnn.c:78]   --->   Operation 361 'or' 'or_ln78_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln78_14 = zext i9 %or_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 362 'zext' 'zext_ln78_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 363 [1/1] (0.00ns)   --->   "%weight3_addr_14 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 363 'getelementptr' 'weight3_addr_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_15 : Operation 364 [2/2] (3.25ns)   --->   "%weight3_load_14 = load i9 %weight3_addr_14" [cnn_ip/src/cnn.c:78]   --->   Operation 364 'load' 'weight3_load_14' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 365 [1/5] (7.25ns)   --->   "%sum_12_1 = fadd i32 %sum_s, i32 %mul6_i1_1" [cnn_ip/src/cnn.c:78]   --->   Operation 365 'fadd' 'sum_12_1' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [1/4] (5.70ns)   --->   "%mul6_i1_s = fmul i32 %x_assign_2_load_10_read, i32 %bitcast_ln78_10" [cnn_ip/src/cnn.c:78]   --->   Operation 366 'fmul' 'mul6_i1_s' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [2/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %bitcast_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 367 'fmul' 'mul6_i1_10' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [3/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %bitcast_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 368 'fmul' 'mul6_i1_11' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 369 [1/1] (0.00ns)   --->   "%bitcast_ln78_13 = bitcast i32 %weight3_load_13" [cnn_ip/src/cnn.c:78]   --->   Operation 369 'bitcast' 'bitcast_ln78_13' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_16 : Operation 370 [4/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %bitcast_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 370 'fmul' 'mul6_i1_12' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/2] (3.25ns)   --->   "%weight3_load_14 = load i9 %weight3_addr_14" [cnn_ip/src/cnn.c:78]   --->   Operation 371 'load' 'weight3_load_14' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_16 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln78_14 = or i9 %mul_i, i9 15" [cnn_ip/src/cnn.c:78]   --->   Operation 372 'or' 'or_ln78_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_16 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln78_15 = zext i9 %or_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 373 'zext' 'zext_ln78_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_16 : Operation 374 [1/1] (0.00ns)   --->   "%weight3_addr_15 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 374 'getelementptr' 'weight3_addr_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_16 : Operation 375 [2/2] (3.25ns)   --->   "%weight3_load_15 = load i9 %weight3_addr_15" [cnn_ip/src/cnn.c:78]   --->   Operation 375 'load' 'weight3_load_15' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 376 [5/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnn_ip/src/cnn.c:78]   --->   Operation 376 'fadd' 'sum_12_2' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [1/4] (5.70ns)   --->   "%mul6_i1_10 = fmul i32 %x_assign_2_load_11_read, i32 %bitcast_ln78_11" [cnn_ip/src/cnn.c:78]   --->   Operation 377 'fmul' 'mul6_i1_10' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [2/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %bitcast_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 378 'fmul' 'mul6_i1_11' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [3/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %bitcast_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 379 'fmul' 'mul6_i1_12' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln78_14 = bitcast i32 %weight3_load_14" [cnn_ip/src/cnn.c:78]   --->   Operation 380 'bitcast' 'bitcast_ln78_14' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 381 [4/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %bitcast_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 381 'fmul' 'mul6_i1_13' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [1/2] (3.25ns)   --->   "%weight3_load_15 = load i9 %weight3_addr_15" [cnn_ip/src/cnn.c:78]   --->   Operation 382 'load' 'weight3_load_15' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_17 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln78_15 = or i9 %mul_i, i9 16" [cnn_ip/src/cnn.c:78]   --->   Operation 383 'or' 'or_ln78_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln78_16 = zext i9 %or_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 384 'zext' 'zext_ln78_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 385 [1/1] (0.00ns)   --->   "%weight3_addr_16 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 385 'getelementptr' 'weight3_addr_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_17 : Operation 386 [2/2] (3.25ns)   --->   "%weight3_load_16 = load i9 %weight3_addr_16" [cnn_ip/src/cnn.c:78]   --->   Operation 386 'load' 'weight3_load_16' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 387 [4/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnn_ip/src/cnn.c:78]   --->   Operation 387 'fadd' 'sum_12_2' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [1/4] (5.70ns)   --->   "%mul6_i1_11 = fmul i32 %x_assign_2_load_12_read, i32 %bitcast_ln78_12" [cnn_ip/src/cnn.c:78]   --->   Operation 388 'fmul' 'mul6_i1_11' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 389 [2/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %bitcast_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 389 'fmul' 'mul6_i1_12' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 390 [3/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %bitcast_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 390 'fmul' 'mul6_i1_13' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "%bitcast_ln78_15 = bitcast i32 %weight3_load_15" [cnn_ip/src/cnn.c:78]   --->   Operation 391 'bitcast' 'bitcast_ln78_15' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 392 [4/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %bitcast_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 392 'fmul' 'mul6_i1_14' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 393 [1/2] (3.25ns)   --->   "%weight3_load_16 = load i9 %weight3_addr_16" [cnn_ip/src/cnn.c:78]   --->   Operation 393 'load' 'weight3_load_16' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%or_ln78_16 = or i9 %mul_i, i9 17" [cnn_ip/src/cnn.c:78]   --->   Operation 394 'or' 'or_ln78_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i9 %or_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 395 'zext' 'zext_ln78_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "%weight3_addr_17 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 396 'getelementptr' 'weight3_addr_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_18 : Operation 397 [2/2] (3.25ns)   --->   "%weight3_load_17 = load i9 %weight3_addr_17" [cnn_ip/src/cnn.c:78]   --->   Operation 397 'load' 'weight3_load_17' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 398 [3/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnn_ip/src/cnn.c:78]   --->   Operation 398 'fadd' 'sum_12_2' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 399 [1/4] (5.70ns)   --->   "%mul6_i1_12 = fmul i32 %x_assign_2_load_13_read, i32 %bitcast_ln78_13" [cnn_ip/src/cnn.c:78]   --->   Operation 399 'fmul' 'mul6_i1_12' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [2/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %bitcast_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 400 'fmul' 'mul6_i1_13' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 401 [3/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %bitcast_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 401 'fmul' 'mul6_i1_14' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln78_16 = bitcast i32 %weight3_load_16" [cnn_ip/src/cnn.c:78]   --->   Operation 402 'bitcast' 'bitcast_ln78_16' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 403 [4/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %bitcast_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 403 'fmul' 'mul6_i1_15' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 404 [1/2] (3.25ns)   --->   "%weight3_load_17 = load i9 %weight3_addr_17" [cnn_ip/src/cnn.c:78]   --->   Operation 404 'load' 'weight3_load_17' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_19 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln78_17 = or i9 %mul_i, i9 18" [cnn_ip/src/cnn.c:78]   --->   Operation 405 'or' 'or_ln78_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i9 %or_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 406 'zext' 'zext_ln78_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.00ns)   --->   "%weight3_addr_18 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 407 'getelementptr' 'weight3_addr_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_19 : Operation 408 [2/2] (3.25ns)   --->   "%weight3_load_18 = load i9 %weight3_addr_18" [cnn_ip/src/cnn.c:78]   --->   Operation 408 'load' 'weight3_load_18' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 409 [2/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnn_ip/src/cnn.c:78]   --->   Operation 409 'fadd' 'sum_12_2' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 410 [1/4] (5.70ns)   --->   "%mul6_i1_13 = fmul i32 %x_assign_2_load_14_read, i32 %bitcast_ln78_14" [cnn_ip/src/cnn.c:78]   --->   Operation 410 'fmul' 'mul6_i1_13' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 411 [2/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %bitcast_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 411 'fmul' 'mul6_i1_14' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 412 [3/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %bitcast_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 412 'fmul' 'mul6_i1_15' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln78_17 = bitcast i32 %weight3_load_17" [cnn_ip/src/cnn.c:78]   --->   Operation 413 'bitcast' 'bitcast_ln78_17' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_20 : Operation 414 [4/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %bitcast_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 414 'fmul' 'mul6_i1_16' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [1/2] (3.25ns)   --->   "%weight3_load_18 = load i9 %weight3_addr_18" [cnn_ip/src/cnn.c:78]   --->   Operation 415 'load' 'weight3_load_18' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_20 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln78_18 = or i9 %mul_i, i9 19" [cnn_ip/src/cnn.c:78]   --->   Operation 416 'or' 'or_ln78_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_20 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i9 %or_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 417 'zext' 'zext_ln78_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_20 : Operation 418 [1/1] (0.00ns)   --->   "%weight3_addr_19 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 418 'getelementptr' 'weight3_addr_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_20 : Operation 419 [2/2] (3.25ns)   --->   "%weight3_load_19 = load i9 %weight3_addr_19" [cnn_ip/src/cnn.c:78]   --->   Operation 419 'load' 'weight3_load_19' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 420 [1/5] (7.25ns)   --->   "%sum_12_2 = fadd i32 %sum_12_1, i32 %mul6_i1_2" [cnn_ip/src/cnn.c:78]   --->   Operation 420 'fadd' 'sum_12_2' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 421 [1/4] (5.70ns)   --->   "%mul6_i1_14 = fmul i32 %x_assign_2_load_15_read, i32 %bitcast_ln78_15" [cnn_ip/src/cnn.c:78]   --->   Operation 421 'fmul' 'mul6_i1_14' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 422 [2/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %bitcast_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 422 'fmul' 'mul6_i1_15' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 423 [3/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %bitcast_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 423 'fmul' 'mul6_i1_16' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln78_18 = bitcast i32 %weight3_load_18" [cnn_ip/src/cnn.c:78]   --->   Operation 424 'bitcast' 'bitcast_ln78_18' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 425 [4/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %bitcast_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 425 'fmul' 'mul6_i1_17' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 426 [1/2] (3.25ns)   --->   "%weight3_load_19 = load i9 %weight3_addr_19" [cnn_ip/src/cnn.c:78]   --->   Operation 426 'load' 'weight3_load_19' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%or_ln78_19 = or i9 %mul_i, i9 20" [cnn_ip/src/cnn.c:78]   --->   Operation 427 'or' 'or_ln78_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i9 %or_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 428 'zext' 'zext_ln78_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns)   --->   "%weight3_addr_20 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 429 'getelementptr' 'weight3_addr_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_21 : Operation 430 [2/2] (3.25ns)   --->   "%weight3_load_20 = load i9 %weight3_addr_20" [cnn_ip/src/cnn.c:78]   --->   Operation 430 'load' 'weight3_load_20' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 431 [5/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnn_ip/src/cnn.c:78]   --->   Operation 431 'fadd' 'sum_12_3' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [1/4] (5.70ns)   --->   "%mul6_i1_15 = fmul i32 %x_assign_2_load_16_read, i32 %bitcast_ln78_16" [cnn_ip/src/cnn.c:78]   --->   Operation 432 'fmul' 'mul6_i1_15' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [2/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %bitcast_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 433 'fmul' 'mul6_i1_16' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [3/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %bitcast_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 434 'fmul' 'mul6_i1_17' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln78_19 = bitcast i32 %weight3_load_19" [cnn_ip/src/cnn.c:78]   --->   Operation 435 'bitcast' 'bitcast_ln78_19' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 436 [4/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %bitcast_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 436 'fmul' 'mul6_i1_18' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 437 [1/2] (3.25ns)   --->   "%weight3_load_20 = load i9 %weight3_addr_20" [cnn_ip/src/cnn.c:78]   --->   Operation 437 'load' 'weight3_load_20' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_22 : Operation 438 [1/1] (0.00ns)   --->   "%or_ln78_20 = or i9 %mul_i, i9 21" [cnn_ip/src/cnn.c:78]   --->   Operation 438 'or' 'or_ln78_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i9 %or_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 439 'zext' 'zext_ln78_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 440 [1/1] (0.00ns)   --->   "%weight3_addr_21 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 440 'getelementptr' 'weight3_addr_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_22 : Operation 441 [2/2] (3.25ns)   --->   "%weight3_load_21 = load i9 %weight3_addr_21" [cnn_ip/src/cnn.c:78]   --->   Operation 441 'load' 'weight3_load_21' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 442 [4/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnn_ip/src/cnn.c:78]   --->   Operation 442 'fadd' 'sum_12_3' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 443 [1/4] (5.70ns)   --->   "%mul6_i1_16 = fmul i32 %x_assign_2_load_17_read, i32 %bitcast_ln78_17" [cnn_ip/src/cnn.c:78]   --->   Operation 443 'fmul' 'mul6_i1_16' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [2/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %bitcast_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 444 'fmul' 'mul6_i1_17' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 445 [3/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %bitcast_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 445 'fmul' 'mul6_i1_18' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln78_20 = bitcast i32 %weight3_load_20" [cnn_ip/src/cnn.c:78]   --->   Operation 446 'bitcast' 'bitcast_ln78_20' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 447 [4/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %bitcast_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 447 'fmul' 'mul6_i1_19' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [1/2] (3.25ns)   --->   "%weight3_load_21 = load i9 %weight3_addr_21" [cnn_ip/src/cnn.c:78]   --->   Operation 448 'load' 'weight3_load_21' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln78_21 = or i9 %mul_i, i9 22" [cnn_ip/src/cnn.c:78]   --->   Operation 449 'or' 'or_ln78_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln78_22 = zext i9 %or_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 450 'zext' 'zext_ln78_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%weight3_addr_22 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 451 'getelementptr' 'weight3_addr_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_23 : Operation 452 [2/2] (3.25ns)   --->   "%weight3_load_22 = load i9 %weight3_addr_22" [cnn_ip/src/cnn.c:78]   --->   Operation 452 'load' 'weight3_load_22' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 453 [3/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnn_ip/src/cnn.c:78]   --->   Operation 453 'fadd' 'sum_12_3' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [1/4] (5.70ns)   --->   "%mul6_i1_17 = fmul i32 %x_assign_2_load_18_read, i32 %bitcast_ln78_18" [cnn_ip/src/cnn.c:78]   --->   Operation 454 'fmul' 'mul6_i1_17' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 455 [2/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %bitcast_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 455 'fmul' 'mul6_i1_18' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 456 [3/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %bitcast_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 456 'fmul' 'mul6_i1_19' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln78_21 = bitcast i32 %weight3_load_21" [cnn_ip/src/cnn.c:78]   --->   Operation 457 'bitcast' 'bitcast_ln78_21' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 458 [4/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %bitcast_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 458 'fmul' 'mul6_i1_20' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [1/2] (3.25ns)   --->   "%weight3_load_22 = load i9 %weight3_addr_22" [cnn_ip/src/cnn.c:78]   --->   Operation 459 'load' 'weight3_load_22' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln78_22 = or i9 %mul_i, i9 23" [cnn_ip/src/cnn.c:78]   --->   Operation 460 'or' 'or_ln78_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln78_23 = zext i9 %or_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 461 'zext' 'zext_ln78_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%weight3_addr_23 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 462 'getelementptr' 'weight3_addr_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_24 : Operation 463 [2/2] (3.25ns)   --->   "%weight3_load_23 = load i9 %weight3_addr_23" [cnn_ip/src/cnn.c:78]   --->   Operation 463 'load' 'weight3_load_23' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 464 [2/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnn_ip/src/cnn.c:78]   --->   Operation 464 'fadd' 'sum_12_3' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 465 [1/4] (5.70ns)   --->   "%mul6_i1_18 = fmul i32 %x_assign_2_load_19_read, i32 %bitcast_ln78_19" [cnn_ip/src/cnn.c:78]   --->   Operation 465 'fmul' 'mul6_i1_18' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 466 [2/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %bitcast_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 466 'fmul' 'mul6_i1_19' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 467 [3/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %bitcast_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 467 'fmul' 'mul6_i1_20' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%bitcast_ln78_22 = bitcast i32 %weight3_load_22" [cnn_ip/src/cnn.c:78]   --->   Operation 468 'bitcast' 'bitcast_ln78_22' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_25 : Operation 469 [4/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %bitcast_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 469 'fmul' 'mul6_i1_21' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 470 [1/2] (3.25ns)   --->   "%weight3_load_23 = load i9 %weight3_addr_23" [cnn_ip/src/cnn.c:78]   --->   Operation 470 'load' 'weight3_load_23' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%or_ln78_23 = or i9 %mul_i, i9 24" [cnn_ip/src/cnn.c:78]   --->   Operation 471 'or' 'or_ln78_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_25 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln78_24 = zext i9 %or_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 472 'zext' 'zext_ln78_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_25 : Operation 473 [1/1] (0.00ns)   --->   "%weight3_addr_24 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 473 'getelementptr' 'weight3_addr_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_25 : Operation 474 [2/2] (3.25ns)   --->   "%weight3_load_24 = load i9 %weight3_addr_24" [cnn_ip/src/cnn.c:78]   --->   Operation 474 'load' 'weight3_load_24' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 475 [1/5] (7.25ns)   --->   "%sum_12_3 = fadd i32 %sum_12_2, i32 %mul6_i1_3" [cnn_ip/src/cnn.c:78]   --->   Operation 475 'fadd' 'sum_12_3' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 476 [1/4] (5.70ns)   --->   "%mul6_i1_19 = fmul i32 %x_assign_2_load_20_read, i32 %bitcast_ln78_20" [cnn_ip/src/cnn.c:78]   --->   Operation 476 'fmul' 'mul6_i1_19' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 477 [2/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %bitcast_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 477 'fmul' 'mul6_i1_20' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [3/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %bitcast_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 478 'fmul' 'mul6_i1_21' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln78_23 = bitcast i32 %weight3_load_23" [cnn_ip/src/cnn.c:78]   --->   Operation 479 'bitcast' 'bitcast_ln78_23' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 480 [4/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %bitcast_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 480 'fmul' 'mul6_i1_22' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 481 [1/2] (3.25ns)   --->   "%weight3_load_24 = load i9 %weight3_addr_24" [cnn_ip/src/cnn.c:78]   --->   Operation 481 'load' 'weight3_load_24' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_26 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln78_24 = or i9 %mul_i, i9 25" [cnn_ip/src/cnn.c:78]   --->   Operation 482 'or' 'or_ln78_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln78_25 = zext i9 %or_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 483 'zext' 'zext_ln78_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 484 [1/1] (0.00ns)   --->   "%weight3_addr_25 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 484 'getelementptr' 'weight3_addr_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_26 : Operation 485 [2/2] (3.25ns)   --->   "%weight3_load_25 = load i9 %weight3_addr_25" [cnn_ip/src/cnn.c:78]   --->   Operation 485 'load' 'weight3_load_25' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 486 [5/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnn_ip/src/cnn.c:78]   --->   Operation 486 'fadd' 'sum_12_4' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 487 [1/4] (5.70ns)   --->   "%mul6_i1_20 = fmul i32 %x_assign_2_load_21_read, i32 %bitcast_ln78_21" [cnn_ip/src/cnn.c:78]   --->   Operation 487 'fmul' 'mul6_i1_20' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 488 [2/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %bitcast_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 488 'fmul' 'mul6_i1_21' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 489 [3/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %bitcast_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 489 'fmul' 'mul6_i1_22' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln78_24 = bitcast i32 %weight3_load_24" [cnn_ip/src/cnn.c:78]   --->   Operation 490 'bitcast' 'bitcast_ln78_24' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 491 [4/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %bitcast_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 491 'fmul' 'mul6_i1_23' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 492 [1/2] (3.25ns)   --->   "%weight3_load_25 = load i9 %weight3_addr_25" [cnn_ip/src/cnn.c:78]   --->   Operation 492 'load' 'weight3_load_25' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_27 : Operation 493 [1/1] (0.00ns)   --->   "%or_ln78_25 = or i9 %mul_i, i9 26" [cnn_ip/src/cnn.c:78]   --->   Operation 493 'or' 'or_ln78_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln78_26 = zext i9 %or_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 494 'zext' 'zext_ln78_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 495 [1/1] (0.00ns)   --->   "%weight3_addr_26 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 495 'getelementptr' 'weight3_addr_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_27 : Operation 496 [2/2] (3.25ns)   --->   "%weight3_load_26 = load i9 %weight3_addr_26" [cnn_ip/src/cnn.c:78]   --->   Operation 496 'load' 'weight3_load_26' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 497 [4/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnn_ip/src/cnn.c:78]   --->   Operation 497 'fadd' 'sum_12_4' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 498 [1/4] (5.70ns)   --->   "%mul6_i1_21 = fmul i32 %x_assign_2_load_22_read, i32 %bitcast_ln78_22" [cnn_ip/src/cnn.c:78]   --->   Operation 498 'fmul' 'mul6_i1_21' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 499 [2/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %bitcast_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 499 'fmul' 'mul6_i1_22' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 500 [3/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %bitcast_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 500 'fmul' 'mul6_i1_23' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln78_25 = bitcast i32 %weight3_load_25" [cnn_ip/src/cnn.c:78]   --->   Operation 501 'bitcast' 'bitcast_ln78_25' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 502 [4/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %bitcast_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 502 'fmul' 'mul6_i1_24' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 503 [1/2] (3.25ns)   --->   "%weight3_load_26 = load i9 %weight3_addr_26" [cnn_ip/src/cnn.c:78]   --->   Operation 503 'load' 'weight3_load_26' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%or_ln78_26 = or i9 %mul_i, i9 27" [cnn_ip/src/cnn.c:78]   --->   Operation 504 'or' 'or_ln78_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln78_27 = zext i9 %or_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 505 'zext' 'zext_ln78_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 506 [1/1] (0.00ns)   --->   "%weight3_addr_27 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 506 'getelementptr' 'weight3_addr_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_28 : Operation 507 [2/2] (3.25ns)   --->   "%weight3_load_27 = load i9 %weight3_addr_27" [cnn_ip/src/cnn.c:78]   --->   Operation 507 'load' 'weight3_load_27' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 508 [3/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnn_ip/src/cnn.c:78]   --->   Operation 508 'fadd' 'sum_12_4' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 509 [1/4] (5.70ns)   --->   "%mul6_i1_22 = fmul i32 %x_assign_2_load_23_read, i32 %bitcast_ln78_23" [cnn_ip/src/cnn.c:78]   --->   Operation 509 'fmul' 'mul6_i1_22' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 510 [2/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %bitcast_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 510 'fmul' 'mul6_i1_23' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 511 [3/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %bitcast_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 511 'fmul' 'mul6_i1_24' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 512 [1/1] (0.00ns)   --->   "%bitcast_ln78_26 = bitcast i32 %weight3_load_26" [cnn_ip/src/cnn.c:78]   --->   Operation 512 'bitcast' 'bitcast_ln78_26' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 513 [4/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %bitcast_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 513 'fmul' 'mul6_i1_25' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 514 [1/2] (3.25ns)   --->   "%weight3_load_27 = load i9 %weight3_addr_27" [cnn_ip/src/cnn.c:78]   --->   Operation 514 'load' 'weight3_load_27' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_29 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln78_27 = or i9 %mul_i, i9 28" [cnn_ip/src/cnn.c:78]   --->   Operation 515 'or' 'or_ln78_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln78_28 = zext i9 %or_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 516 'zext' 'zext_ln78_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 517 [1/1] (0.00ns)   --->   "%weight3_addr_28 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 517 'getelementptr' 'weight3_addr_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_29 : Operation 518 [2/2] (3.25ns)   --->   "%weight3_load_28 = load i9 %weight3_addr_28" [cnn_ip/src/cnn.c:78]   --->   Operation 518 'load' 'weight3_load_28' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 519 [2/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnn_ip/src/cnn.c:78]   --->   Operation 519 'fadd' 'sum_12_4' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 520 [1/4] (5.70ns)   --->   "%mul6_i1_23 = fmul i32 %x_assign_2_load_24_read, i32 %bitcast_ln78_24" [cnn_ip/src/cnn.c:78]   --->   Operation 520 'fmul' 'mul6_i1_23' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 521 [2/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %bitcast_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 521 'fmul' 'mul6_i1_24' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 522 [3/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %bitcast_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 522 'fmul' 'mul6_i1_25' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln78_27 = bitcast i32 %weight3_load_27" [cnn_ip/src/cnn.c:78]   --->   Operation 523 'bitcast' 'bitcast_ln78_27' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 524 [4/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %bitcast_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 524 'fmul' 'mul6_i1_26' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 525 [1/2] (3.25ns)   --->   "%weight3_load_28 = load i9 %weight3_addr_28" [cnn_ip/src/cnn.c:78]   --->   Operation 525 'load' 'weight3_load_28' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_30 : Operation 526 [1/1] (0.00ns)   --->   "%or_ln78_28 = or i9 %mul_i, i9 29" [cnn_ip/src/cnn.c:78]   --->   Operation 526 'or' 'or_ln78_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln78_29 = zext i9 %or_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 527 'zext' 'zext_ln78_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 528 [1/1] (0.00ns)   --->   "%weight3_addr_29 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 528 'getelementptr' 'weight3_addr_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_30 : Operation 529 [2/2] (3.25ns)   --->   "%weight3_load_29 = load i9 %weight3_addr_29" [cnn_ip/src/cnn.c:78]   --->   Operation 529 'load' 'weight3_load_29' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 530 [1/5] (7.25ns)   --->   "%sum_12_4 = fadd i32 %sum_12_3, i32 %mul6_i1_4" [cnn_ip/src/cnn.c:78]   --->   Operation 530 'fadd' 'sum_12_4' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 531 [1/4] (5.70ns)   --->   "%mul6_i1_24 = fmul i32 %x_assign_2_load_25_read, i32 %bitcast_ln78_25" [cnn_ip/src/cnn.c:78]   --->   Operation 531 'fmul' 'mul6_i1_24' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 532 [2/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %bitcast_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 532 'fmul' 'mul6_i1_25' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 533 [3/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %bitcast_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 533 'fmul' 'mul6_i1_26' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 534 [1/1] (0.00ns)   --->   "%bitcast_ln78_28 = bitcast i32 %weight3_load_28" [cnn_ip/src/cnn.c:78]   --->   Operation 534 'bitcast' 'bitcast_ln78_28' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 535 [4/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %bitcast_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 535 'fmul' 'mul6_i1_27' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 536 [1/2] (3.25ns)   --->   "%weight3_load_29 = load i9 %weight3_addr_29" [cnn_ip/src/cnn.c:78]   --->   Operation 536 'load' 'weight3_load_29' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_31 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln78_29 = or i9 %mul_i, i9 30" [cnn_ip/src/cnn.c:78]   --->   Operation 537 'or' 'or_ln78_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln78_30 = zext i9 %or_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 538 'zext' 'zext_ln78_30' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 539 [1/1] (0.00ns)   --->   "%weight3_addr_30 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 539 'getelementptr' 'weight3_addr_30' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_31 : Operation 540 [2/2] (3.25ns)   --->   "%weight3_load_30 = load i9 %weight3_addr_30" [cnn_ip/src/cnn.c:78]   --->   Operation 540 'load' 'weight3_load_30' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 541 [5/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnn_ip/src/cnn.c:78]   --->   Operation 541 'fadd' 'sum_12_5' <Predicate = (!icmp_ln73)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 542 [1/4] (5.70ns)   --->   "%mul6_i1_25 = fmul i32 %x_assign_2_load_26_read, i32 %bitcast_ln78_26" [cnn_ip/src/cnn.c:78]   --->   Operation 542 'fmul' 'mul6_i1_25' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 543 [2/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %bitcast_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 543 'fmul' 'mul6_i1_26' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 544 [3/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %bitcast_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 544 'fmul' 'mul6_i1_27' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 545 [1/1] (0.00ns)   --->   "%bitcast_ln78_29 = bitcast i32 %weight3_load_29" [cnn_ip/src/cnn.c:78]   --->   Operation 545 'bitcast' 'bitcast_ln78_29' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 546 [4/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %bitcast_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 546 'fmul' 'mul6_i1_28' <Predicate = (!icmp_ln73)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 547 [1/2] (3.25ns)   --->   "%weight3_load_30 = load i9 %weight3_addr_30" [cnn_ip/src/cnn.c:78]   --->   Operation 547 'load' 'weight3_load_30' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>
ST_32 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln78_30 = or i9 %mul_i, i9 31" [cnn_ip/src/cnn.c:78]   --->   Operation 548 'or' 'or_ln78_30' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln78_31 = zext i9 %or_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 549 'zext' 'zext_ln78_31' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%weight3_addr_31 = getelementptr i32 %weight3, i64 0, i64 %zext_ln78_31" [cnn_ip/src/cnn.c:78]   --->   Operation 550 'getelementptr' 'weight3_addr_31' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_32 : Operation 551 [2/2] (3.25ns)   --->   "%weight3_load_31 = load i9 %weight3_addr_31" [cnn_ip/src/cnn.c:78]   --->   Operation 551 'load' 'weight3_load_31' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 552 [4/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnn_ip/src/cnn.c:78]   --->   Operation 552 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 553 [1/4] (5.70ns)   --->   "%mul6_i1_26 = fmul i32 %x_assign_2_load_27_read, i32 %bitcast_ln78_27" [cnn_ip/src/cnn.c:78]   --->   Operation 553 'fmul' 'mul6_i1_26' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [2/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %bitcast_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 554 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 555 [3/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %bitcast_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 555 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln78_30 = bitcast i32 %weight3_load_30" [cnn_ip/src/cnn.c:78]   --->   Operation 556 'bitcast' 'bitcast_ln78_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 557 [4/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %bitcast_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 557 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 558 [1/2] (3.25ns)   --->   "%weight3_load_31 = load i9 %weight3_addr_31" [cnn_ip/src/cnn.c:78]   --->   Operation 558 'load' 'weight3_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 320> <RAM>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 559 [3/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnn_ip/src/cnn.c:78]   --->   Operation 559 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 560 [1/4] (5.70ns)   --->   "%mul6_i1_27 = fmul i32 %x_assign_2_load_28_read, i32 %bitcast_ln78_28" [cnn_ip/src/cnn.c:78]   --->   Operation 560 'fmul' 'mul6_i1_27' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 561 [2/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %bitcast_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 561 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 562 [3/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %bitcast_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 562 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 563 [1/1] (0.00ns)   --->   "%bitcast_ln78_31 = bitcast i32 %weight3_load_31" [cnn_ip/src/cnn.c:78]   --->   Operation 563 'bitcast' 'bitcast_ln78_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 564 [4/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %bitcast_ln78_31" [cnn_ip/src/cnn.c:78]   --->   Operation 564 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 565 [2/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnn_ip/src/cnn.c:78]   --->   Operation 565 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 566 [1/4] (5.70ns)   --->   "%mul6_i1_28 = fmul i32 %x_assign_2_load_29_read, i32 %bitcast_ln78_29" [cnn_ip/src/cnn.c:78]   --->   Operation 566 'fmul' 'mul6_i1_28' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 567 [2/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %bitcast_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 567 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 568 [3/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %bitcast_ln78_31" [cnn_ip/src/cnn.c:78]   --->   Operation 568 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 569 [1/5] (7.25ns)   --->   "%sum_12_5 = fadd i32 %sum_12_4, i32 %mul6_i1_5" [cnn_ip/src/cnn.c:78]   --->   Operation 569 'fadd' 'sum_12_5' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 570 [1/4] (5.70ns)   --->   "%mul6_i1_29 = fmul i32 %x_assign_2_load_30_read, i32 %bitcast_ln78_30" [cnn_ip/src/cnn.c:78]   --->   Operation 570 'fmul' 'mul6_i1_29' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 571 [2/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %bitcast_ln78_31" [cnn_ip/src/cnn.c:78]   --->   Operation 571 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 572 [5/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnn_ip/src/cnn.c:78]   --->   Operation 572 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 573 [1/4] (5.70ns)   --->   "%mul6_i1_30 = fmul i32 %x_assign_2_load_31_read, i32 %bitcast_ln78_31" [cnn_ip/src/cnn.c:78]   --->   Operation 573 'fmul' 'mul6_i1_30' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 574 [4/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnn_ip/src/cnn.c:78]   --->   Operation 574 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 575 [3/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnn_ip/src/cnn.c:78]   --->   Operation 575 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 576 [2/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnn_ip/src/cnn.c:78]   --->   Operation 576 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 577 [1/5] (7.25ns)   --->   "%sum_12_6 = fadd i32 %sum_12_5, i32 %mul6_i1_6" [cnn_ip/src/cnn.c:78]   --->   Operation 577 'fadd' 'sum_12_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 578 [5/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnn_ip/src/cnn.c:78]   --->   Operation 578 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 579 [4/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnn_ip/src/cnn.c:78]   --->   Operation 579 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 580 [3/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnn_ip/src/cnn.c:78]   --->   Operation 580 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 581 [2/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnn_ip/src/cnn.c:78]   --->   Operation 581 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 582 [1/5] (7.25ns)   --->   "%sum_12_7 = fadd i32 %sum_12_6, i32 %mul6_i1_7" [cnn_ip/src/cnn.c:78]   --->   Operation 582 'fadd' 'sum_12_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 583 [5/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnn_ip/src/cnn.c:78]   --->   Operation 583 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 584 [4/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnn_ip/src/cnn.c:78]   --->   Operation 584 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 585 [3/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnn_ip/src/cnn.c:78]   --->   Operation 585 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 586 [2/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnn_ip/src/cnn.c:78]   --->   Operation 586 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 587 [1/5] (7.25ns)   --->   "%sum_12_8 = fadd i32 %sum_12_7, i32 %mul6_i1_8" [cnn_ip/src/cnn.c:78]   --->   Operation 587 'fadd' 'sum_12_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 588 [5/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnn_ip/src/cnn.c:78]   --->   Operation 588 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 589 [4/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnn_ip/src/cnn.c:78]   --->   Operation 589 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 590 [3/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnn_ip/src/cnn.c:78]   --->   Operation 590 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 591 [2/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnn_ip/src/cnn.c:78]   --->   Operation 591 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 592 [1/5] (7.25ns)   --->   "%sum_12_9 = fadd i32 %sum_12_8, i32 %mul6_i1_9" [cnn_ip/src/cnn.c:78]   --->   Operation 592 'fadd' 'sum_12_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 593 [5/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnn_ip/src/cnn.c:78]   --->   Operation 593 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 594 [4/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnn_ip/src/cnn.c:78]   --->   Operation 594 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 595 [3/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnn_ip/src/cnn.c:78]   --->   Operation 595 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 596 [2/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnn_ip/src/cnn.c:78]   --->   Operation 596 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 597 [1/5] (7.25ns)   --->   "%sum_12_s = fadd i32 %sum_12_9, i32 %mul6_i1_s" [cnn_ip/src/cnn.c:78]   --->   Operation 597 'fadd' 'sum_12_s' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 598 [5/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnn_ip/src/cnn.c:78]   --->   Operation 598 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 599 [4/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnn_ip/src/cnn.c:78]   --->   Operation 599 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 600 [3/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnn_ip/src/cnn.c:78]   --->   Operation 600 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 601 [2/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnn_ip/src/cnn.c:78]   --->   Operation 601 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 602 [1/5] (7.25ns)   --->   "%sum_12_10 = fadd i32 %sum_12_s, i32 %mul6_i1_10" [cnn_ip/src/cnn.c:78]   --->   Operation 602 'fadd' 'sum_12_10' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 603 [5/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnn_ip/src/cnn.c:78]   --->   Operation 603 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 604 [4/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnn_ip/src/cnn.c:78]   --->   Operation 604 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 605 [3/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnn_ip/src/cnn.c:78]   --->   Operation 605 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 606 [2/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnn_ip/src/cnn.c:78]   --->   Operation 606 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 607 [1/5] (7.25ns)   --->   "%sum_12_11 = fadd i32 %sum_12_10, i32 %mul6_i1_11" [cnn_ip/src/cnn.c:78]   --->   Operation 607 'fadd' 'sum_12_11' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 608 [5/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnn_ip/src/cnn.c:78]   --->   Operation 608 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 609 [4/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnn_ip/src/cnn.c:78]   --->   Operation 609 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 610 [3/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnn_ip/src/cnn.c:78]   --->   Operation 610 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 611 [2/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnn_ip/src/cnn.c:78]   --->   Operation 611 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 612 [1/5] (7.25ns)   --->   "%sum_12_12 = fadd i32 %sum_12_11, i32 %mul6_i1_12" [cnn_ip/src/cnn.c:78]   --->   Operation 612 'fadd' 'sum_12_12' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 613 [5/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnn_ip/src/cnn.c:78]   --->   Operation 613 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 614 [4/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnn_ip/src/cnn.c:78]   --->   Operation 614 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 615 [3/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnn_ip/src/cnn.c:78]   --->   Operation 615 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 616 [2/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnn_ip/src/cnn.c:78]   --->   Operation 616 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 617 [1/5] (7.25ns)   --->   "%sum_12_13 = fadd i32 %sum_12_12, i32 %mul6_i1_13" [cnn_ip/src/cnn.c:78]   --->   Operation 617 'fadd' 'sum_12_13' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 618 [5/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnn_ip/src/cnn.c:78]   --->   Operation 618 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 619 [4/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnn_ip/src/cnn.c:78]   --->   Operation 619 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 620 [3/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnn_ip/src/cnn.c:78]   --->   Operation 620 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 621 [2/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnn_ip/src/cnn.c:78]   --->   Operation 621 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 622 [1/5] (7.25ns)   --->   "%sum_12_14 = fadd i32 %sum_12_13, i32 %mul6_i1_14" [cnn_ip/src/cnn.c:78]   --->   Operation 622 'fadd' 'sum_12_14' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 623 [5/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnn_ip/src/cnn.c:78]   --->   Operation 623 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 624 [4/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnn_ip/src/cnn.c:78]   --->   Operation 624 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 625 [3/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnn_ip/src/cnn.c:78]   --->   Operation 625 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 626 [2/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnn_ip/src/cnn.c:78]   --->   Operation 626 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 627 [1/5] (7.25ns)   --->   "%sum_12_15 = fadd i32 %sum_12_14, i32 %mul6_i1_15" [cnn_ip/src/cnn.c:78]   --->   Operation 627 'fadd' 'sum_12_15' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 628 [5/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnn_ip/src/cnn.c:78]   --->   Operation 628 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 629 [4/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnn_ip/src/cnn.c:78]   --->   Operation 629 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 630 [3/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnn_ip/src/cnn.c:78]   --->   Operation 630 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 631 [2/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnn_ip/src/cnn.c:78]   --->   Operation 631 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 632 [1/5] (7.25ns)   --->   "%sum_12_16 = fadd i32 %sum_12_15, i32 %mul6_i1_16" [cnn_ip/src/cnn.c:78]   --->   Operation 632 'fadd' 'sum_12_16' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 633 [5/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnn_ip/src/cnn.c:78]   --->   Operation 633 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 634 [4/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnn_ip/src/cnn.c:78]   --->   Operation 634 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 635 [3/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnn_ip/src/cnn.c:78]   --->   Operation 635 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 636 [2/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnn_ip/src/cnn.c:78]   --->   Operation 636 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 637 [1/5] (7.25ns)   --->   "%sum_12_17 = fadd i32 %sum_12_16, i32 %mul6_i1_17" [cnn_ip/src/cnn.c:78]   --->   Operation 637 'fadd' 'sum_12_17' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 638 [5/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnn_ip/src/cnn.c:78]   --->   Operation 638 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 639 [4/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnn_ip/src/cnn.c:78]   --->   Operation 639 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 640 [3/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnn_ip/src/cnn.c:78]   --->   Operation 640 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 641 [2/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnn_ip/src/cnn.c:78]   --->   Operation 641 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 642 [1/5] (7.25ns)   --->   "%sum_12_18 = fadd i32 %sum_12_17, i32 %mul6_i1_18" [cnn_ip/src/cnn.c:78]   --->   Operation 642 'fadd' 'sum_12_18' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 643 [5/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnn_ip/src/cnn.c:78]   --->   Operation 643 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 644 [4/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnn_ip/src/cnn.c:78]   --->   Operation 644 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 645 [3/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnn_ip/src/cnn.c:78]   --->   Operation 645 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 646 [2/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnn_ip/src/cnn.c:78]   --->   Operation 646 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 647 [1/5] (7.25ns)   --->   "%sum_12_19 = fadd i32 %sum_12_18, i32 %mul6_i1_19" [cnn_ip/src/cnn.c:78]   --->   Operation 647 'fadd' 'sum_12_19' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 648 [5/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnn_ip/src/cnn.c:78]   --->   Operation 648 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 649 [4/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnn_ip/src/cnn.c:78]   --->   Operation 649 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 650 [3/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnn_ip/src/cnn.c:78]   --->   Operation 650 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 651 [2/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnn_ip/src/cnn.c:78]   --->   Operation 651 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 652 [1/5] (7.25ns)   --->   "%sum_12_20 = fadd i32 %sum_12_19, i32 %mul6_i1_20" [cnn_ip/src/cnn.c:78]   --->   Operation 652 'fadd' 'sum_12_20' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 653 [5/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnn_ip/src/cnn.c:78]   --->   Operation 653 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 654 [4/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnn_ip/src/cnn.c:78]   --->   Operation 654 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 655 [3/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnn_ip/src/cnn.c:78]   --->   Operation 655 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 656 [2/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnn_ip/src/cnn.c:78]   --->   Operation 656 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 657 [1/5] (7.25ns)   --->   "%sum_12_21 = fadd i32 %sum_12_20, i32 %mul6_i1_21" [cnn_ip/src/cnn.c:78]   --->   Operation 657 'fadd' 'sum_12_21' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 658 [5/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnn_ip/src/cnn.c:78]   --->   Operation 658 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 659 [4/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnn_ip/src/cnn.c:78]   --->   Operation 659 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 660 [3/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnn_ip/src/cnn.c:78]   --->   Operation 660 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 661 [2/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnn_ip/src/cnn.c:78]   --->   Operation 661 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 662 [1/5] (7.25ns)   --->   "%sum_12_22 = fadd i32 %sum_12_21, i32 %mul6_i1_22" [cnn_ip/src/cnn.c:78]   --->   Operation 662 'fadd' 'sum_12_22' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 663 [5/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnn_ip/src/cnn.c:78]   --->   Operation 663 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 664 [4/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnn_ip/src/cnn.c:78]   --->   Operation 664 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 665 [3/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnn_ip/src/cnn.c:78]   --->   Operation 665 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 666 [2/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnn_ip/src/cnn.c:78]   --->   Operation 666 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 667 [1/5] (7.25ns)   --->   "%sum_12_23 = fadd i32 %sum_12_22, i32 %mul6_i1_23" [cnn_ip/src/cnn.c:78]   --->   Operation 667 'fadd' 'sum_12_23' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 668 [5/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnn_ip/src/cnn.c:78]   --->   Operation 668 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 669 [4/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnn_ip/src/cnn.c:78]   --->   Operation 669 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 670 [3/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnn_ip/src/cnn.c:78]   --->   Operation 670 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 671 [2/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnn_ip/src/cnn.c:78]   --->   Operation 671 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 672 [1/5] (7.25ns)   --->   "%sum_12_24 = fadd i32 %sum_12_23, i32 %mul6_i1_24" [cnn_ip/src/cnn.c:78]   --->   Operation 672 'fadd' 'sum_12_24' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 673 [5/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnn_ip/src/cnn.c:78]   --->   Operation 673 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 674 [4/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnn_ip/src/cnn.c:78]   --->   Operation 674 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 675 [3/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnn_ip/src/cnn.c:78]   --->   Operation 675 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 676 [2/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnn_ip/src/cnn.c:78]   --->   Operation 676 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 718 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 718 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 677 [1/5] (7.25ns)   --->   "%sum_12_25 = fadd i32 %sum_12_24, i32 %mul6_i1_25" [cnn_ip/src/cnn.c:78]   --->   Operation 677 'fadd' 'sum_12_25' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 678 [5/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnn_ip/src/cnn.c:78]   --->   Operation 678 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 679 [4/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnn_ip/src/cnn.c:78]   --->   Operation 679 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 680 [3/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnn_ip/src/cnn.c:78]   --->   Operation 680 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 681 [2/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnn_ip/src/cnn.c:78]   --->   Operation 681 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 682 [1/5] (7.25ns)   --->   "%sum_12_26 = fadd i32 %sum_12_25, i32 %mul6_i1_26" [cnn_ip/src/cnn.c:78]   --->   Operation 682 'fadd' 'sum_12_26' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 683 [5/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnn_ip/src/cnn.c:78]   --->   Operation 683 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 684 [4/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnn_ip/src/cnn.c:78]   --->   Operation 684 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 685 [3/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnn_ip/src/cnn.c:78]   --->   Operation 685 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 686 [2/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnn_ip/src/cnn.c:78]   --->   Operation 686 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 687 [1/5] (7.25ns)   --->   "%sum_12_27 = fadd i32 %sum_12_26, i32 %mul6_i1_27" [cnn_ip/src/cnn.c:78]   --->   Operation 687 'fadd' 'sum_12_27' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 688 [5/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnn_ip/src/cnn.c:78]   --->   Operation 688 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 689 [4/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnn_ip/src/cnn.c:78]   --->   Operation 689 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 690 [3/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnn_ip/src/cnn.c:78]   --->   Operation 690 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 691 [2/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnn_ip/src/cnn.c:78]   --->   Operation 691 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 692 [1/5] (7.25ns)   --->   "%sum_12_28 = fadd i32 %sum_12_27, i32 %mul6_i1_28" [cnn_ip/src/cnn.c:78]   --->   Operation 692 'fadd' 'sum_12_28' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 693 [5/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnn_ip/src/cnn.c:78]   --->   Operation 693 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 694 [4/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnn_ip/src/cnn.c:78]   --->   Operation 694 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 695 [3/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnn_ip/src/cnn.c:78]   --->   Operation 695 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 696 [2/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnn_ip/src/cnn.c:78]   --->   Operation 696 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 697 [1/1] (0.00ns)   --->   "%i_8_cast3 = zext i4 %i_2" [cnn_ip/src/cnn.c:73]   --->   Operation 697 'zext' 'i_8_cast3' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 698 [1/5] (7.25ns)   --->   "%sum_12_29 = fadd i32 %sum_12_28, i32 %mul6_i1_29" [cnn_ip/src/cnn.c:78]   --->   Operation 698 'fadd' 'sum_12_29' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 699 [1/1] (0.00ns)   --->   "%bias3_addr = getelementptr i32 %bias3, i64 0, i64 %i_8_cast3" [cnn_ip/src/cnn.c:80]   --->   Operation 699 'getelementptr' 'bias3_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 700 [2/2] (2.32ns)   --->   "%bias3_load = load i4 %bias3_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 700 'load' 'bias3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 701 [5/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnn_ip/src/cnn.c:78]   --->   Operation 701 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 702 [1/2] (2.32ns)   --->   "%bias3_load = load i4 %bias3_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 702 'load' 'bias3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 703 [4/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnn_ip/src/cnn.c:78]   --->   Operation 703 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 704 [3/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnn_ip/src/cnn.c:78]   --->   Operation 704 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 705 [2/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnn_ip/src/cnn.c:78]   --->   Operation 705 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 706 [1/5] (7.25ns)   --->   "%sum_12_30 = fadd i32 %sum_12_29, i32 %mul6_i1_30" [cnn_ip/src/cnn.c:78]   --->   Operation 706 'fadd' 'sum_12_30' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln80 = bitcast i32 %bias3_load" [cnn_ip/src/cnn.c:80]   --->   Operation 707 'bitcast' 'bitcast_ln80' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 708 [5/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 708 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 709 [4/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 709 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 710 [3/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 710 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 711 [2/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 711 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 712 [1/5] (7.25ns)   --->   "%add9_i1 = fadd i32 %sum_12_30, i32 %bitcast_ln80" [cnn_ip/src/cnn.c:80]   --->   Operation 712 'fadd' 'add9_i1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 2.32>
ST_172 : Operation 713 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [cnn_ip/src/cnn.c:73]   --->   Operation 713 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln80_1 = bitcast i32 %add9_i1" [cnn_ip/src/cnn.c:80]   --->   Operation 714 'bitcast' 'bitcast_ln80_1' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 715 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i32 %y, i64 0, i64 %i_8_cast3" [cnn_ip/src/cnn.c:80]   --->   Operation 715 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 716 [1/1] (2.32ns)   --->   "%store_ln80 = store i32 %bitcast_ln80_1, i4 %y_addr" [cnn_ip/src/cnn.c:80]   --->   Operation 716 'store' 'store_ln80' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 10> <RAM>
ST_172 : Operation 717 [1/1] (0.00ns)   --->   "%br_ln73 = br void %VITIS_LOOP_76_2.i24" [cnn_ip/src/cnn.c:73]   --->   Operation 717 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [36]  (0 ns)
	'load' operation ('i', cnn_ip/src/cnn.c:73) on local variable 'i' [78]  (0 ns)
	'add' operation ('i', cnn_ip/src/cnn.c:73) [82]  (1.74 ns)
	'store' operation ('store_ln73', cnn_ip/src/cnn.c:73) of variable 'i', cnn_ip/src/cnn.c:73 on local variable 'i' [318]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight3_load', cnn_ip/src/cnn.c:78) on array 'weight3' [90]  (3.25 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnn_ip/src/cnn.c:78) [92]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnn_ip/src/cnn.c:78) [92]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnn_ip/src/cnn.c:78) [92]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul6_i1', cnn_ip/src/cnn.c:78) [92]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnn_ip/src/cnn.c:78) [93]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnn_ip/src/cnn.c:78) [93]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnn_ip/src/cnn.c:78) [93]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnn_ip/src/cnn.c:78) [93]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_s', cnn_ip/src/cnn.c:78) [93]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnn_ip/src/cnn.c:78) [100]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnn_ip/src/cnn.c:78) [100]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnn_ip/src/cnn.c:78) [100]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnn_ip/src/cnn.c:78) [100]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_1', cnn_ip/src/cnn.c:78) [100]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnn_ip/src/cnn.c:78) [107]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnn_ip/src/cnn.c:78) [107]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnn_ip/src/cnn.c:78) [107]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnn_ip/src/cnn.c:78) [107]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_2', cnn_ip/src/cnn.c:78) [107]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnn_ip/src/cnn.c:78) [114]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnn_ip/src/cnn.c:78) [114]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnn_ip/src/cnn.c:78) [114]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnn_ip/src/cnn.c:78) [114]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_3', cnn_ip/src/cnn.c:78) [114]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnn_ip/src/cnn.c:78) [121]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnn_ip/src/cnn.c:78) [121]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnn_ip/src/cnn.c:78) [121]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnn_ip/src/cnn.c:78) [121]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_4', cnn_ip/src/cnn.c:78) [121]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnn_ip/src/cnn.c:78) [128]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnn_ip/src/cnn.c:78) [128]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnn_ip/src/cnn.c:78) [128]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnn_ip/src/cnn.c:78) [128]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_5', cnn_ip/src/cnn.c:78) [128]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnn_ip/src/cnn.c:78) [135]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnn_ip/src/cnn.c:78) [135]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnn_ip/src/cnn.c:78) [135]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnn_ip/src/cnn.c:78) [135]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_6', cnn_ip/src/cnn.c:78) [135]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnn_ip/src/cnn.c:78) [142]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnn_ip/src/cnn.c:78) [142]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnn_ip/src/cnn.c:78) [142]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnn_ip/src/cnn.c:78) [142]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_7', cnn_ip/src/cnn.c:78) [142]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnn_ip/src/cnn.c:78) [149]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnn_ip/src/cnn.c:78) [149]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnn_ip/src/cnn.c:78) [149]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnn_ip/src/cnn.c:78) [149]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_8', cnn_ip/src/cnn.c:78) [149]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnn_ip/src/cnn.c:78) [156]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnn_ip/src/cnn.c:78) [156]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnn_ip/src/cnn.c:78) [156]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnn_ip/src/cnn.c:78) [156]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_9', cnn_ip/src/cnn.c:78) [156]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnn_ip/src/cnn.c:78) [163]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnn_ip/src/cnn.c:78) [163]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnn_ip/src/cnn.c:78) [163]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnn_ip/src/cnn.c:78) [163]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_s', cnn_ip/src/cnn.c:78) [163]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnn_ip/src/cnn.c:78) [170]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnn_ip/src/cnn.c:78) [170]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnn_ip/src/cnn.c:78) [170]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnn_ip/src/cnn.c:78) [170]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_10', cnn_ip/src/cnn.c:78) [170]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnn_ip/src/cnn.c:78) [177]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnn_ip/src/cnn.c:78) [177]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnn_ip/src/cnn.c:78) [177]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnn_ip/src/cnn.c:78) [177]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_11', cnn_ip/src/cnn.c:78) [177]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnn_ip/src/cnn.c:78) [184]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnn_ip/src/cnn.c:78) [184]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnn_ip/src/cnn.c:78) [184]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnn_ip/src/cnn.c:78) [184]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_12', cnn_ip/src/cnn.c:78) [184]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnn_ip/src/cnn.c:78) [191]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnn_ip/src/cnn.c:78) [191]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnn_ip/src/cnn.c:78) [191]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnn_ip/src/cnn.c:78) [191]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_13', cnn_ip/src/cnn.c:78) [191]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnn_ip/src/cnn.c:78) [198]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnn_ip/src/cnn.c:78) [198]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnn_ip/src/cnn.c:78) [198]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnn_ip/src/cnn.c:78) [198]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_14', cnn_ip/src/cnn.c:78) [198]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnn_ip/src/cnn.c:78) [205]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnn_ip/src/cnn.c:78) [205]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnn_ip/src/cnn.c:78) [205]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnn_ip/src/cnn.c:78) [205]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_15', cnn_ip/src/cnn.c:78) [205]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnn_ip/src/cnn.c:78) [212]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnn_ip/src/cnn.c:78) [212]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnn_ip/src/cnn.c:78) [212]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnn_ip/src/cnn.c:78) [212]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_16', cnn_ip/src/cnn.c:78) [212]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnn_ip/src/cnn.c:78) [219]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnn_ip/src/cnn.c:78) [219]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnn_ip/src/cnn.c:78) [219]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnn_ip/src/cnn.c:78) [219]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_17', cnn_ip/src/cnn.c:78) [219]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnn_ip/src/cnn.c:78) [226]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnn_ip/src/cnn.c:78) [226]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnn_ip/src/cnn.c:78) [226]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnn_ip/src/cnn.c:78) [226]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_18', cnn_ip/src/cnn.c:78) [226]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnn_ip/src/cnn.c:78) [233]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnn_ip/src/cnn.c:78) [233]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnn_ip/src/cnn.c:78) [233]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnn_ip/src/cnn.c:78) [233]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_19', cnn_ip/src/cnn.c:78) [233]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnn_ip/src/cnn.c:78) [240]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnn_ip/src/cnn.c:78) [240]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnn_ip/src/cnn.c:78) [240]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnn_ip/src/cnn.c:78) [240]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_20', cnn_ip/src/cnn.c:78) [240]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnn_ip/src/cnn.c:78) [247]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnn_ip/src/cnn.c:78) [247]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnn_ip/src/cnn.c:78) [247]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnn_ip/src/cnn.c:78) [247]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_21', cnn_ip/src/cnn.c:78) [247]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnn_ip/src/cnn.c:78) [254]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnn_ip/src/cnn.c:78) [254]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnn_ip/src/cnn.c:78) [254]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnn_ip/src/cnn.c:78) [254]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_22', cnn_ip/src/cnn.c:78) [254]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnn_ip/src/cnn.c:78) [261]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnn_ip/src/cnn.c:78) [261]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnn_ip/src/cnn.c:78) [261]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnn_ip/src/cnn.c:78) [261]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_23', cnn_ip/src/cnn.c:78) [261]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnn_ip/src/cnn.c:78) [268]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnn_ip/src/cnn.c:78) [268]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnn_ip/src/cnn.c:78) [268]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnn_ip/src/cnn.c:78) [268]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_24', cnn_ip/src/cnn.c:78) [268]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnn_ip/src/cnn.c:78) [275]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnn_ip/src/cnn.c:78) [275]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnn_ip/src/cnn.c:78) [275]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnn_ip/src/cnn.c:78) [275]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_25', cnn_ip/src/cnn.c:78) [275]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnn_ip/src/cnn.c:78) [282]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnn_ip/src/cnn.c:78) [282]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnn_ip/src/cnn.c:78) [282]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnn_ip/src/cnn.c:78) [282]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_26', cnn_ip/src/cnn.c:78) [282]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnn_ip/src/cnn.c:78) [289]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnn_ip/src/cnn.c:78) [289]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnn_ip/src/cnn.c:78) [289]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnn_ip/src/cnn.c:78) [289]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_27', cnn_ip/src/cnn.c:78) [289]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnn_ip/src/cnn.c:78) [296]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnn_ip/src/cnn.c:78) [296]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnn_ip/src/cnn.c:78) [296]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnn_ip/src/cnn.c:78) [296]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_28', cnn_ip/src/cnn.c:78) [296]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnn_ip/src/cnn.c:78) [303]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnn_ip/src/cnn.c:78) [303]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnn_ip/src/cnn.c:78) [303]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnn_ip/src/cnn.c:78) [303]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_29', cnn_ip/src/cnn.c:78) [303]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnn_ip/src/cnn.c:78) [310]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnn_ip/src/cnn.c:78) [310]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnn_ip/src/cnn.c:78) [310]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnn_ip/src/cnn.c:78) [310]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_12_30', cnn_ip/src/cnn.c:78) [310]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnn_ip/src/cnn.c:80) [314]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnn_ip/src/cnn.c:80) [314]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnn_ip/src/cnn.c:80) [314]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnn_ip/src/cnn.c:80) [314]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add9_i1', cnn_ip/src/cnn.c:80) [314]  (7.26 ns)

 <State 172>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln80', cnn_ip/src/cnn.c:80) of variable 'bitcast_ln80_1', cnn_ip/src/cnn.c:80 on array 'y' [317]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
