// Seed: 1317706619
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3
);
  supply1 id_4;
  always @(posedge id_4[1] & 1) begin
    id_3 <= 1;
  end
  logic id_5 = (id_2);
endmodule
