{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701792004449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701792004459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 21:30:04 2023 " "Processing started: Tue Dec 05 21:30:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701792004459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792004459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792004459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701792005482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701792005482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(3) " "Verilog HDL information at ALU.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701792021098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792021102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792021102 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701792021159 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792021381 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792021381 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701792021381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701792021543 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021544 ""}  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701792021544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lls.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lls.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lls " "Found entity 1: mult_lls" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792021628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792021628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701792021752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701792021752 ""}  } { { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701792021752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2tl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2tl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2tl " "Found entity 1: lpm_divide_2tl" {  } { { "db/lpm_divide_2tl.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/lpm_divide_2tl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792021856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792021856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792021899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792021899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_tfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_tfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_tfe " "Found entity 1: alt_u_div_tfe" {  } { { "db/alt_u_div_tfe.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/alt_u_div_tfe.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792021936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792021936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_i4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_j4c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_k4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_l4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_m4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n4c " "Found entity 1: add_sub_n4c" {  } { { "db/add_sub_n4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_n4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o4c " "Found entity 1: add_sub_o4c" {  } { { "db/add_sub_o4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_o4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p4c " "Found entity 1: add_sub_p4c" {  } { { "db/add_sub_p4c.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/add_sub_p4c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701792022817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792022817 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le3a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le6a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 46 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le6a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[4\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[3\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[2\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le7a\[1\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 47 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022871 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le7a[1]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701792022871 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701792022871 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le3a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le3a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[9\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[8\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le4a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 44 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le4a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[7\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[6\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\] " "Synthesized away node \"lpm_mult:Mult0\|mult_lls:auto_generated\|le5a\[5\]\"" {  } { { "db/mult_lls.tdf" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/db/mult_lls.tdf" 45 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/ALU.v" 14 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701792022878 "|ALU|lpm_mult:Mult0|mult_lls:auto_generated|le5a[5]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701792022878 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701792022878 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "54 " "Ignored 54 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "54 " "Ignored 54 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701792023033 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701792023033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701792023278 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701792023278 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701792023278 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701792023278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/Likith/Desktop/MyVerilog/maven lab2/ALU/rtl/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792023342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701792023366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 21:30:23 2023 " "Processing ended: Tue Dec 05 21:30:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701792023366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701792023366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701792023366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701792023366 ""}
