<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiStreamDmaV2Write.rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiStreamDmaV2Write_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a>  </div>
  <div class="headertitle"><div class="title">AxiStreamDmaV2Write.rtl Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html">AxiStreamDmaV2Write::rtl</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a032caaa3815bf0f67c896614435ae323" id="r_a032caaa3815bf0f67c896614435ae323"><td class="memItemLeft" align="right" valign="top"><a id="a032caaa3815bf0f67c896614435ae323" name="a032caaa3815bf0f67c896614435ae323"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a032caaa3815bf0f67c896614435ae323">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescRetAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">intAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">trackData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pause</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiCache</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a032caaa3815bf0f67c896614435ae323" id="r_a032caaa3815bf0f67c896614435ae323"><td class="memItemLeft" align="right" valign="top"><a id="a032caaa3815bf0f67c896614435ae323" name="a032caaa3815bf0f67c896614435ae323"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a032caaa3815bf0f67c896614435ae323">comb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiWriteSlave</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dmaWrDescRetAck</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">intAxisMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">trackData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">pause</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">r</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axiCache</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a5e4948776eaa6ed7ab637ef213d19dd8" id="r_a5e4948776eaa6ed7ab637ef213d19dd8"><td class="memItemLeft" align="right" valign="top"><a id="a5e4948776eaa6ed7ab637ef213d19dd8" name="a5e4948776eaa6ed7ab637ef213d19dd8"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8">seq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axiClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:af70e4c13ad576058484ceafd6d5cd407" id="r_af70e4c13ad576058484ceafd6d5cd407"><td class="memItemLeft" align="right" valign="top"><a id="af70e4c13ad576058484ceafd6d5cd407" name="af70e4c13ad576058484ceafd6d5cd407"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#af70e4c13ad576058484ceafd6d5cd407">DATA_BYTES_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">TDATA_BYTES_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad97aa16f98d4d42857e96cc6600259d" id="r_aad97aa16f98d4d42857e96cc6600259d"><td class="memItemLeft" align="right" valign="top"><a id="aad97aa16f98d4d42857e96cc6600259d" name="aad97aa16f98d4d42857e96cc6600259d"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#aad97aa16f98d4d42857e96cc6600259d">ADDR_LSB_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">bitSize</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6bf0d47dfb7522e9c018823e3e344e82" id="r_a6bf0d47dfb7522e9c018823e3e344e82"><td class="memItemLeft" align="right" valign="top"><a id="a6bf0d47dfb7522e9c018823e3e344e82" name="a6bf0d47dfb7522e9c018823e3e344e82"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a6bf0d47dfb7522e9c018823e3e344e82">FIFO_ADDR_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar">.</span><span class="vhdlchar">LEN_BITS_C</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9a5fa17de7cf0292711789dadea68a95" id="r_a9a5fa17de7cf0292711789dadea68a95"><td class="memItemLeft" align="right" valign="top"><a id="a9a5fa17de7cf0292711789dadea68a95" name="a9a5fa17de7cf0292711789dadea68a95"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a9a5fa17de7cf0292711789dadea68a95">REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrDescReq</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_DESC_REQ_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrTrack</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_TRACK_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrDescRet</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_DESC_RET_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">result</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">reqCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ackCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">stCount</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">awlen</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiLen</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LEN_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wMaster</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiWriteMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_CONFIG_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 01 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slave</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_STREAM_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">state</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RESET_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">lastUser</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">continue</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">dmaWrIdle</span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Types" name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a96134a3e674968e95c23125ca4172ab8" id="r_a96134a3e674968e95c23125ca4172ab8"><td class="memItemLeft" align="right" valign="top"><a id="a96134a3e674968e95c23125ca4172ab8" name="a96134a3e674968e95c23125ca4172ab8"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a96134a3e674968e95c23125ca4172ab8">StateType</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">RESET_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">INIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">REQ_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">MOVE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">PAD_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">META_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">RETURN_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">DUMP_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a002ccf41e57c40fb0b07dcc8b2ce85a9" id="r_a002ccf41e57c40fb0b07dcc8b2ce85a9"><td class="memItemLeft" align="right" valign="top"><a id="a002ccf41e57c40fb0b07dcc8b2ce85a9" name="a002ccf41e57c40fb0b07dcc8b2ce85a9"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a002ccf41e57c40fb0b07dcc8b2ce85a9">r</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade4de2a008a5f96235206eb18081481c" id="r_ade4de2a008a5f96235206eb18081481c"><td class="memItemLeft" align="right" valign="top"><a id="ade4de2a008a5f96235206eb18081481c" name="ade4de2a008a5f96235206eb18081481c"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#ade4de2a008a5f96235206eb18081481c">rin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">RegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa15d54551772c0768f531ea990e13c33" id="r_aa15d54551772c0768f531ea990e13c33"><td class="memItemLeft" align="right" valign="top"><a id="aa15d54551772c0768f531ea990e13c33" name="aa15d54551772c0768f531ea990e13c33"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#aa15d54551772c0768f531ea990e13c33">pause</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a50e31cbe3590c4ac393fdcba69e37899" id="r_a50e31cbe3590c4ac393fdcba69e37899"><td class="memItemLeft" align="right" valign="top"><a id="a50e31cbe3590c4ac393fdcba69e37899" name="a50e31cbe3590c4ac393fdcba69e37899"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a50e31cbe3590c4ac393fdcba69e37899">intAxisMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6802fb651c251c1114648859ac2c3629" id="r_a6802fb651c251c1114648859ac2c3629"><td class="memItemLeft" align="right" valign="top"><a id="a6802fb651c251c1114648859ac2c3629" name="a6802fb651c251c1114648859ac2c3629"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a6802fb651c251c1114648859ac2c3629">intAxisSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abb16019f378531139ef5ea7dea7a566f" id="r_abb16019f378531139ef5ea7dea7a566f"><td class="memItemLeft" align="right" valign="top"><a id="abb16019f378531139ef5ea7dea7a566f" name="abb16019f378531139ef5ea7dea7a566f"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#abb16019f378531139ef5ea7dea7a566f">trackDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_TRACK_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a04fa991c6b84ea1b83213a868e4eda42" id="r_a04fa991c6b84ea1b83213a868e4eda42"><td class="memItemLeft" align="right" valign="top"><a id="a04fa991c6b84ea1b83213a868e4eda42" name="a04fa991c6b84ea1b83213a868e4eda42"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a04fa991c6b84ea1b83213a868e4eda42">trackDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_WRITE_DMA_TRACK_SIZE_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7e701ca35cb87f3a8d6da745576a3c6f" id="r_a7e701ca35cb87f3a8d6da745576a3c6f"><td class="memItemLeft" align="right" valign="top"><a id="a7e701ca35cb87f3a8d6da745576a3c6f" name="a7e701ca35cb87f3a8d6da745576a3c6f"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a7e701ca35cb87f3a8d6da745576a3c6f">trackData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiWriteDmaTrackType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Records" name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a35f0a6888bd1c2e56754f97c77a534b9" id="r_a35f0a6888bd1c2e56754f97c77a534b9"><td class="memItemLeft" align="right" valign="top"><a id="a35f0a6888bd1c2e56754f97c77a534b9" name="a35f0a6888bd1c2e56754f97c77a534b9"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9">RegType</a><b>&#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a53b621cbd03c7fec8ec2d51a635ca31f" id="r_a53b621cbd03c7fec8ec2d51a635ca31f"><td class="memItemLeft" align="right" valign="top"><a id="a53b621cbd03c7fec8ec2d51a635ca31f" name="a53b621cbd03c7fec8ec2d51a635ca31f"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a53b621cbd03c7fec8ec2d51a635ca31f">u_pipeline</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamPipeline</b>  <em><a class="el" href="classAxiStreamPipeline.html">&lt;Entity AxiStreamPipeline&gt;</a></em></td></tr>
<tr class="memitem:a007ff81f4724505f9d98aa309cf362db" id="r_a007ff81f4724505f9d98aa309cf362db"><td class="memItemLeft" align="right" valign="top"><a id="a007ff81f4724505f9d98aa309cf362db" name="a007ff81f4724505f9d98aa309cf362db"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a007ff81f4724505f9d98aa309cf362db">u_trackram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
<tr class="memitem:a53b621cbd03c7fec8ec2d51a635ca31f" id="r_a53b621cbd03c7fec8ec2d51a635ca31f"><td class="memItemLeft" align="right" valign="top"><a id="a53b621cbd03c7fec8ec2d51a635ca31f" name="a53b621cbd03c7fec8ec2d51a635ca31f"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a53b621cbd03c7fec8ec2d51a635ca31f">u_pipeline</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamPipeline</b>  <em><a class="el" href="classAxiStreamPipeline.html">&lt;Entity AxiStreamPipeline&gt;</a></em></td></tr>
<tr class="memitem:a007ff81f4724505f9d98aa309cf362db" id="r_a007ff81f4724505f9d98aa309cf362db"><td class="memItemLeft" align="right" valign="top"><a id="a007ff81f4724505f9d98aa309cf362db" name="a007ff81f4724505f9d98aa309cf362db"></a>
<a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html#a007ff81f4724505f9d98aa309cf362db">u_trackram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>DualPortRam</b>  <em><a class="el" href="classDualPortRam.html">&lt;Entity DualPortRam&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/dma/rtl/v2/<b>AxiStreamDmaV2Write.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiStreamDmaV2Write.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamDmaV2Write.html">AxiStreamDmaV2Write</a></li><li class="navelem"><a class="el" href="classAxiStreamDmaV2Write_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
