Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun  8 01:09:05 2025
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bachelor_wrapper_timing_summary_routed.rpt -pb bachelor_wrapper_timing_summary_routed.pb -rpx bachelor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bachelor_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   4           
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.507   -61432.840                   9538                24072        0.015        0.000                      0                24056        3.750        0.000                       0                 13698  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
combined_operations_clock                                                                   {0.000 5.000}      10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
combined_operations_clock                                                                       -10.507   -61432.840                   9538                22923        0.015        0.000                      0                22923        3.750        0.000                       0                 13215  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       18.676        0.000                      0                  928        0.090        0.000                      0                  928       15.250        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  combined_operations_clock                                                                        31.061        0.000                      0                    8                                                                        
combined_operations_clock                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        6.992        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           combined_operations_clock                                                                   combined_operations_clock                                                                         1.747        0.000                      0                  105        0.349        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       23.832        0.000                      0                  100        0.416        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      combined_operations_clock                                                                   combined_operations_clock                                                                   
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  combined_operations_clock                                                                   
(none)                                                                                      combined_operations_clock                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                      combined_operations_clock                                                                                                                                                               
(none)                                                                                                                                                                                  combined_operations_clock                                                                   
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Setup :         9538  Failing Endpoints,  Worst Slack      -10.507ns,  Total Violation   -61432.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.507ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.414ns  (logic 10.050ns (49.231%)  route 10.364ns (50.770%))
  Logic Levels:           30  (CARRY4=20 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.779 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.835    25.615    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[21]
    SLICE_X32Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.914 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[21]_i_1__12/O
                         net (fo=1, routed)           0.000    25.914    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[21]
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.486    14.969    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[21]/C
                         clock pessimism              0.394    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.079    15.407    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[21]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -25.914    
  -------------------------------------------------------------------
                         slack                                -10.507    

Slack (VIOLATED) :        -10.483ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.393ns  (logic 10.148ns (49.763%)  route 10.245ns (50.237%))
  Logic Levels:           30  (CARRY4=20 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.870 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.716    25.586    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[24]
    SLICE_X32Y34         LUT5 (Prop_lut5_I0_O)        0.306    25.892 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[24]_i_1__12/O
                         net (fo=1, routed)           0.000    25.892    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[24]
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.486    14.969    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]/C
                         clock pessimism              0.394    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.081    15.409    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                         -25.892    
  -------------------------------------------------------------------
                         slack                                -10.483    

Slack (VIOLATED) :        -10.445ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.381ns  (logic 10.280ns (50.440%)  route 10.101ns (49.560%))
  Logic Levels:           31  (CARRY4=21 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.671 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.671    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.005 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.572    25.577    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[26]
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.303    25.880 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[26]_i_1__12/O
                         net (fo=1, routed)           0.000    25.880    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[26]
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.562    15.045    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[26]/C
                         clock pessimism              0.394    15.439    
                         clock uncertainty           -0.035    15.404    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    15.435    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[26]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -25.880    
  -------------------------------------------------------------------
                         slack                                -10.445    

Slack (VIOLATED) :        -10.423ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.357ns  (logic 10.394ns (51.059%)  route 9.963ns (48.941%))
  Logic Levels:           32  (CARRY4=22 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.671 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.671    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.119 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.434    25.553    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[30]
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.303    25.856 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[30]_i_1__12/O
                         net (fo=1, routed)           0.000    25.856    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[30]
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.562    15.045    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[30]/C
                         clock pessimism              0.394    15.439    
                         clock uncertainty           -0.035    15.404    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.029    15.433    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[30]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                         -25.856    
  -------------------------------------------------------------------
                         slack                                -10.423    

Slack (VIOLATED) :        -10.416ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.325ns  (logic 9.938ns (48.896%)  route 10.387ns (51.105%))
  Logic Levels:           28  (CARRY4=18 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 14.970 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.663 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.858    25.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[14]
    SLICE_X34Y34         LUT5 (Prop_lut5_I0_O)        0.303    25.824 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[14]_i_1__12/O
                         net (fo=1, routed)           0.000    25.824    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[14]
    SLICE_X34Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.487    14.970    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X34Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[14]/C
                         clock pessimism              0.394    15.364    
                         clock uncertainty           -0.035    15.329    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.079    15.408    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -25.824    
  -------------------------------------------------------------------
                         slack                                -10.416    

Slack (VIOLATED) :        -10.396ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.303ns  (logic 10.034ns (49.421%)  route 10.269ns (50.579%))
  Logic Levels:           29  (CARRY4=19 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.756 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.740    25.497    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[20]
    SLICE_X32Y34         LUT5 (Prop_lut5_I0_O)        0.306    25.803 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[20]_i_1__12/O
                         net (fo=1, routed)           0.000    25.803    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[20]
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.486    14.969    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]/C
                         clock pessimism              0.394    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.079    15.407    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                         -25.803    
  -------------------------------------------------------------------
                         slack                                -10.396    

Slack (VIOLATED) :        -10.384ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.290ns  (logic 10.166ns (50.103%)  route 10.124ns (49.897%))
  Logic Levels:           30  (CARRY4=20 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 14.969 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.891 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.595    25.487    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[22]
    SLICE_X32Y34         LUT5 (Prop_lut5_I0_O)        0.303    25.790 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[22]_i_1__12/O
                         net (fo=1, routed)           0.000    25.790    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[22]
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.486    14.969    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X32Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[22]/C
                         clock pessimism              0.394    15.363    
                         clock uncertainty           -0.035    15.328    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.077    15.405    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[22]
  -------------------------------------------------------------------
                         required time                         15.405    
                         arrival time                         -25.790    
  -------------------------------------------------------------------
                         slack                                -10.384    

Slack (VIOLATED) :        -10.339ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.243ns  (logic 9.920ns (49.004%)  route 10.323ns (50.996%))
  Logic Levels:           28  (CARRY4=18 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.642 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.794    25.437    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[16]
    SLICE_X32Y33         LUT5 (Prop_lut5_I0_O)        0.306    25.743 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[16]_i_1__12/O
                         net (fo=1, routed)           0.000    25.743    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[16]
    SLICE_X32Y33         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.485    14.968    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X32Y33         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]/C
                         clock pessimism              0.394    15.362    
                         clock uncertainty           -0.035    15.327    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.077    15.404    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                         -25.743    
  -------------------------------------------------------------------
                         slack                                -10.339    

Slack (VIOLATED) :        -10.303ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.237ns  (logic 10.298ns (50.886%)  route 9.939ns (49.114%))
  Logic Levels:           32  (CARRY4=22 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.671 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.671    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.024 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.411    25.435    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[31]
    SLICE_X29Y33         LUT5 (Prop_lut5_I0_O)        0.302    25.737 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[31]_i_1__12/O
                         net (fo=1, routed)           0.000    25.737    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[31]
    SLICE_X29Y33         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.561    15.044    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X29Y33         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]/C
                         clock pessimism              0.394    15.438    
                         clock uncertainty           -0.035    15.403    
    SLICE_X29Y33         FDRE (Setup_fdre_C_D)        0.031    15.434    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                         -25.737    
  -------------------------------------------------------------------
                         slack                                -10.303    

Slack (VIOLATED) :        -10.301ns  (required time - arrival time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        20.237ns  (logic 10.278ns (50.789%)  route 9.959ns (49.211%))
  Logic Levels:           32  (CARRY4=22 LUT1=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.737     5.499    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X23Y29         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/b_old_btint_a_reg[7]_replica/Q
                         net (fo=30, routed)          0.657     6.612    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/p_1_in_repN
    SLICE_X22Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183/O
                         net (fo=1, routed)           0.000     6.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_1183_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.379 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964/O[3]
                         net (fo=2, routed)           0.838     8.217    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_964_n_4
    SLICE_X20Y35         LUT1 (Prop_lut1_I0_O)        0.307     8.524 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8/O
                         net (fo=1, routed)           0.000     8.524    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_968__8_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.037 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808/CO[3]
                         net (fo=1, routed)           0.000     9.037    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_808_n_0
    SLICE_X20Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.360 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798/O[1]
                         net (fo=2, routed)           0.717    10.077    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_798_n_6
    SLICE_X28Y35         LUT1 (Prop_lut1_I0_O)        0.306    10.383 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7/O
                         net (fo=1, routed)           0.000    10.383    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_810__7_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628/CO[3]
                         net (fo=1, routed)           0.000    10.781    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_628_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.115 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618/O[1]
                         net (fo=2, routed)           0.629    11.744    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_618_n_6
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.303    12.047 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7/O
                         net (fo=1, routed)           0.000    12.047    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_630__7_n_0
    SLICE_X27Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.445 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444/CO[3]
                         net (fo=1, routed)           0.000    12.445    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_444_n_0
    SLICE_X27Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.684 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434/O[2]
                         net (fo=2, routed)           2.065    14.748    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_434_n_5
    SLICE_X90Y46         LUT1 (Prop_lut1_I0_O)        0.302    15.050 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9/O
                         net (fo=1, routed)           0.000    15.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_445__9_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.426 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256/CO[3]
                         net (fo=1, routed)           0.000    15.426    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_256_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.665 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246/O[2]
                         net (fo=2, routed)           2.086    17.751    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_246_n_5
    SLICE_X25Y41         LUT1 (Prop_lut1_I0_O)        0.301    18.052 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11/O
                         net (fo=1, routed)           0.000    18.052    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_257__11_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.453 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116/CO[3]
                         net (fo=1, routed)           0.000    18.453    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_116_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.787 f  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106/O[1]
                         net (fo=2, routed)           0.450    19.237    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_106_n_6
    SLICE_X26Y41         LUT1 (Prop_lut1_I0_O)        0.303    19.540 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11/O
                         net (fo=1, routed)           0.000    19.540    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_118__11_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.920 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47/CO[3]
                         net (fo=1, routed)           0.000    19.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_47_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.243 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_45/O[1]
                         net (fo=1, routed)           0.782    21.025    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/adder_subtractor_b_btint_a_next3[29]
    SLICE_X26Y34         LUT6 (Prop_lut6_I4_O)        0.306    21.331 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10/O
                         net (fo=1, routed)           0.000    21.331    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_19__10_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.905 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3/CO[2]
                         net (fo=148, routed)         0.777    22.682    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/i__i_3_n_1
    SLICE_X27Y30         LUT3 (Prop_lut3_I1_O)        0.310    22.992 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12/O
                         net (fo=1, routed)           0.529    23.521    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[4]_i_3__12_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.101 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.101    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[4]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.215 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.215    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[8]_i_2_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.329 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.329    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[12]_i_2_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.443 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.443    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[16]_i_2_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.557 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[20]_i_2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.671 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.671    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[24]_i_2_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.785 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.785    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[28]_i_2_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.007 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.430    25.437    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next0[29]
    SLICE_X31Y34         LUT5 (Prop_lut5_I0_O)        0.299    25.736 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock[29]_i_1__12/O
                         net (fo=1, routed)           0.000    25.736    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_next[29]
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.562    15.045    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/combined_operations_clock
    SLICE_X31Y34         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[29]/C
                         clock pessimism              0.394    15.439    
                         clock uncertainty           -0.035    15.404    
    SLICE_X31Y34         FDRE (Setup_fdre_C_D)        0.031    15.435    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_1/lock_reg[29]
  -------------------------------------------------------------------
                         required time                         15.435    
                         arrival time                         -25.736    
  -------------------------------------------------------------------
                         slack                                -10.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/multiplier_0/multiplier_product_btint_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/adder_subtractor_a_btint_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.445%)  route 0.160ns (55.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.589     1.536    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/multiplier_0/combined_operations_clock
    SLICE_X89Y49         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/multiplier_0/multiplier_product_btint_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/multiplier_0/multiplier_product_btint_a_reg[15]/Q
                         net (fo=1, routed)           0.160     1.824    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/multiplier_product_btint_a[0]_174[15]
    SLICE_X86Y51         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/adder_subtractor_a_btint_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.856     2.050    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/combined_operations_clock
    SLICE_X86Y51         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/adder_subtractor_a_btint_a_reg[15]/C
                         clock pessimism             -0.247     1.803    
    SLICE_X86Y51         FDRE (Hold_fdre_C_D)         0.006     1.809    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_2/adder_subtractor_a_btint_a_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/adder_subtractor_b_btint_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.656%)  route 0.221ns (54.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.548     1.495    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/combined_operations_clock
    SLICE_X43Y71         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/adder_subtractor_b_btint_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/adder_subtractor_b_btint_a_reg[4]/Q
                         net (fo=3, routed)           0.221     1.857    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/adder_subtractor_b_btint_a[4]
    SLICE_X50Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.902 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a[5]_i_1__16/O
                         net (fo=1, routed)           0.000     1.902    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a[5]_i_1__16_n_0
    SLICE_X50Y72         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.809     2.003    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/combined_operations_clock
    SLICE_X50Y72         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a_reg[5]/C
                         clock pessimism             -0.252     1.751    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.120     1.871    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_1/multiplier_1/shift_register/shift_register_output_btint_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_2/multiplier_product_btint_b_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/adder_subtractor_b_btint_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.669%)  route 0.195ns (48.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.610     1.557    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_2/combined_operations_clock
    SLICE_X100Y54        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_2/multiplier_product_btint_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y54        FDSE (Prop_fdse_C_Q)         0.164     1.721 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_2/multiplier_product_btint_b_reg[5]/Q
                         net (fo=1, routed)           0.195     1.916    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/adder_subtractor_b_btint_b_reg[7]_4[5]
    SLICE_X101Y49        LUT4 (Prop_lut4_I3_O)        0.045     1.961 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/adder_subtractor_b_btint_b[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.961    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/adder_subtractor_b_btint_b_reg[7]_0[5]
    SLICE_X101Y49        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/adder_subtractor_b_btint_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.882     2.076    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X101Y49        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/adder_subtractor_b_btint_b_reg[5]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X101Y49        FDRE (Hold_fdre_C_D)         0.091     1.920    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/adder_subtractor_b_btint_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/b_old_btint_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.639%)  route 0.234ns (62.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.558     1.505    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X43Y53         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_b_btint_a_reg[26]/Q
                         net (fo=4, routed)           0.234     1.880    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/multiplier_b_btint_a[2]
    SLICE_X45Y48         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/b_old_btint_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.828     2.022    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/combined_operations_clock
    SLICE_X45Y48         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/b_old_btint_a_reg[2]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.057     1.832    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/b_old_btint_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_a_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/a_old_btint_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.640%)  route 0.221ns (57.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.555     1.502    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/combined_operations_clock
    SLICE_X50Y41         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_a_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_a_btint_a_reg[24]/Q
                         net (fo=4, routed)           0.221     1.886    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/adder_subtractor_b_btint_a_reg[7]_0[0]
    SLICE_X44Y37         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/a_old_btint_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.823     2.017    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/combined_operations_clock
    SLICE_X44Y37         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/a_old_btint_a_reg[0]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.070     1.835    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_0/multiplier_0/a_old_btint_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[36]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.159%)  route 0.249ns (63.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.627     1.574    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X51Y120        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y120        FDSE (Prop_fdse_C_Q)         0.141     1.715 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[36]/Q
                         net (fo=2, routed)           0.249     1.964    bachelor_i/vio_0/inst/PROBE_IN_INST/D[165]
    SLICE_X44Y117        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.904     2.098    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X44Y117        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]/C
                         clock pessimism             -0.255     1.843    
    SLICE_X44Y117        FDRE (Hold_fdre_C_D)         0.070     1.913    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[165]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.327%)  route 0.224ns (54.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.554     1.501    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/combined_operations_clock
    SLICE_X51Y39         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[5]/Q
                         net (fo=5, routed)           0.224     1.866    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[7]_0[1]
    SLICE_X48Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.911 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b[4]_i_1__34/O
                         net (fo=1, routed)           0.000     1.911    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b[4]_i_1__34_n_0
    SLICE_X48Y37         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.823     2.017    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/combined_operations_clock
    SLICE_X48Y37         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[4]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X48Y37         FDSE (Hold_fdse_C_D)         0.092     1.857    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_3_0/multiplier_2/shift_register/shift_register_output_btint_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_b_btint_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.714%)  route 0.238ns (53.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.611     1.558    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X100Y52        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_b_btint_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y52        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_b_btint_b_reg[0]/Q
                         net (fo=4, routed)           0.238     1.960    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/multiplier_b_btint_b[0]
    SLICE_X100Y48        LUT4 (Prop_lut4_I3_O)        0.045     2.005 r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b[0]_i_1__31/O
                         net (fo=1, routed)           0.000     2.005    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b[0]_i_1__31_n_0
    SLICE_X100Y48        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.882     2.076    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/combined_operations_clock
    SLICE_X100Y48        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b_reg[0]/C
                         clock pessimism             -0.247     1.829    
    SLICE_X100Y48        FDRE (Hold_fdre_C_D)         0.121     1.950    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/multiplier_3/b_btint_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/result_u_btint_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.875%)  route 0.241ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.631     1.578    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X53Y133        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/result_u_btint_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y133        FDSE (Prop_fdse_C_Q)         0.141     1.719 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/result_u_btint_b_reg[1]/Q
                         net (fo=1, routed)           0.241     1.961    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/result_u_btint_b_reg_n_0_[1]
    SLICE_X48Y128        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.900     2.094    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X48Y128        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[1]/C
                         clock pessimism             -0.255     1.839    
    SLICE_X48Y128        FDSE (Hold_fdse_C_D)         0.066     1.905    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.122%)  route 0.171ns (54.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.640     1.587    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X49Y100        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=3, routed)           0.171     1.900    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]
    SLICE_X48Y99         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X48Y99         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[16]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.070     1.839    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         combined_operations_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { combined_operations_clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  combined_operations_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y74   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y74   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y73   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_a_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X56Y75   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y75   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y74   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y74   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y73   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X49Y76   bachelor_i/COMBINED_OPERATIONS_0/inst/cell_0_0/adder_subtractor_a_btint_b_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       18.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.676ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        14.216ns  (logic 0.952ns (6.697%)  route 13.264ns (93.303%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.778ns = ( 36.778 - 33.000 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.892     4.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.456     4.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           6.220    11.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg_0
    SLICE_X5Y38          LUT4 (Prop_lut4_I0_O)        0.124    11.137 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_13/O
                         net (fo=1, routed)           1.550    12.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_4_0
    SLICE_X21Y40         LUT6 (Prop_lut6_I5_O)        0.124    12.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_7/O
                         net (fo=1, routed)           2.418    15.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_reg_4
    SLICE_X26Y88         LUT6 (Prop_lut6_I1_O)        0.124    15.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4/O
                         net (fo=1, routed)           3.076    18.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_4_n_0
    SLICE_X37Y147        LUT5 (Prop_lut5_I2_O)        0.124    18.554 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/iTDO_i_1/O
                         net (fo=1, routed)           0.000    18.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X37Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657    36.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X37Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.457    37.235    
                         clock uncertainty           -0.035    37.199    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)        0.031    37.230    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                         -18.554    
  -------------------------------------------------------------------
                         slack                                 18.676    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        13.024ns  (logic 0.828ns (6.357%)  route 12.196ns (93.643%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          5.703    17.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism              0.325    37.136    
                         clock uncertainty           -0.035    37.100    
    SLICE_X27Y132        FDRE (Setup_fdre_C_CE)      -0.205    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                 19.760    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        13.024ns  (logic 0.828ns (6.357%)  route 12.196ns (93.643%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          5.703    17.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.325    37.136    
                         clock uncertainty           -0.035    37.100    
    SLICE_X27Y132        FDRE (Setup_fdre_C_CE)      -0.205    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                 19.760    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        13.024ns  (logic 0.828ns (6.357%)  route 12.196ns (93.643%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 36.811 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          5.703    17.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.690    36.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]/C
                         clock pessimism              0.325    37.136    
                         clock uncertainty           -0.035    37.100    
    SLICE_X27Y132        FDRE (Setup_fdre_C_CE)      -0.205    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -17.135    
  -------------------------------------------------------------------
                         slack                                 19.760    

Slack (MET) :             20.241ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        12.582ns  (logic 0.828ns (6.581%)  route 11.754ns (93.419%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 36.813 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          5.260    16.692    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X30Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.692    36.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X30Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.325    37.138    
                         clock uncertainty           -0.035    37.102    
    SLICE_X30Y131        FDRE (Setup_fdre_C_CE)      -0.169    36.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         36.933    
                         arrival time                         -16.692    
  -------------------------------------------------------------------
                         slack                                 20.241    

Slack (MET) :             20.254ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        12.529ns  (logic 0.828ns (6.609%)  route 11.701ns (93.391%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          5.207    16.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.688    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X28Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.325    37.134    
                         clock uncertainty           -0.035    37.098    
    SLICE_X28Y127        FDRE (Setup_fdre_C_CE)      -0.205    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.893    
                         arrival time                         -16.640    
  -------------------------------------------------------------------
                         slack                                 20.254    

Slack (MET) :             20.573ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        12.206ns  (logic 0.828ns (6.783%)  route 11.378ns (93.217%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 36.806 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          4.885    16.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.685    36.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X28Y124        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism              0.325    37.131    
                         clock uncertainty           -0.035    37.095    
    SLICE_X28Y124        FDRE (Setup_fdre_C_CE)      -0.205    36.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         36.890    
                         arrival time                         -16.317    
  -------------------------------------------------------------------
                         slack                                 20.573    

Slack (MET) :             21.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        11.755ns  (logic 0.828ns (7.044%)  route 10.927ns (92.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          4.433    15.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.686    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism              0.325    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X27Y121        FDRE (Setup_fdre_C_CE)      -0.205    36.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                                 21.026    

Slack (MET) :             21.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        11.755ns  (logic 0.828ns (7.044%)  route 10.927ns (92.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          4.433    15.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.686    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.325    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X27Y121        FDRE (Setup_fdre_C_CE)      -0.205    36.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                                 21.026    

Slack (MET) :             21.026ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        11.755ns  (logic 0.828ns (7.044%)  route 10.927ns (92.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.807ns = ( 36.807 - 33.000 ) 
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.665     4.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X48Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     4.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           1.474     6.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X31Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          2.195     8.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X31Y76         LUT3 (Prop_lut3_I0_O)        0.124     8.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          2.824    11.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X17Y46         LUT4 (Prop_lut4_I3_O)        0.124    11.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          4.433    15.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.686    36.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X27Y121        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism              0.325    37.132    
                         clock uncertainty           -0.035    37.096    
    SLICE_X27Y121        FDRE (Setup_fdre_C_CE)      -0.205    36.891    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         36.891    
                         arrival time                         -15.865    
  -------------------------------------------------------------------
                         slack                                 21.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.805%)  route 0.270ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDCE (Prop_fdce_C_Q)         0.164     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.270     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X22Y47         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.370     1.710    
    SLICE_X22Y47         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.636     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y114        FDCE (Prop_fdce_C_Q)         0.141     1.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.907     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.408     1.718    
    SLICE_X41Y114        FDCE (Hold_fdce_C_D)         0.075     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X65Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.850     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X65Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.405     1.663    
    SLICE_X65Y41         FDPE (Hold_fdpe_C_D)         0.075     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X95Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X94Y149   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X110Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X110Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X110Y111  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X108Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X108Y110  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X109Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X109Y149  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X22Y43    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  combined_operations_clock

Setup :            0  Failing Endpoints,  Worst Slack       31.061ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.249%)  route 1.425ns (75.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X29Y74         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.425     1.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X26Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X26Y89         FDCE (Setup_fdce_C_D)       -0.058    32.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.942    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                 31.061    

Slack (MET) :             31.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.702ns  (logic 0.518ns (30.442%)  route 1.184ns (69.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X30Y75         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.184     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y59         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 31.203    

Slack (MET) :             31.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.504ns  (logic 0.456ns (30.311%)  route 1.048ns (69.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X28Y67         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.048     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y56         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X29Y56         FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                 31.393    

Slack (MET) :             31.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.229ns  (logic 0.419ns (34.092%)  route 0.810ns (65.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.810     1.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X17Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)       -0.280    32.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.720    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                 31.491    

Slack (MET) :             31.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.242ns  (logic 0.456ns (36.713%)  route 0.786ns (63.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X28Y66         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.786     1.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X27Y59         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                 31.665    

Slack (MET) :             31.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.287ns  (logic 0.456ns (35.436%)  route 0.831ns (64.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.831     1.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X18Y40         FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.287    
  -------------------------------------------------------------------
                         slack                                 31.666    

Slack (MET) :             31.868ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.881%)  route 0.583ns (56.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.583     1.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X17Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X17Y46         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 31.868    

Slack (MET) :             31.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             combined_operations_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.962ns  (logic 0.518ns (53.829%)  route 0.444ns (46.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X18Y40         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 31.995    





---------------------------------------------------------------------------------------------------
From Clock:  combined_operations_clock
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        6.992ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.961ns  (logic 0.456ns (15.402%)  route 2.505ns (84.598%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X29Y129        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           2.505     2.961    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X30Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y75         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.686ns  (logic 0.518ns (30.733%)  route 1.168ns (69.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y106                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X30Y106        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.168     1.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X41Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y114        FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.290ns  (logic 0.518ns (40.169%)  route 0.772ns (59.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.772     1.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X14Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y43         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.134%)  route 0.630ns (54.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X20Y43         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.630     1.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X14Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.253%)  route 0.623ns (57.747%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.623     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y59         FDCE (Setup_fdce_C_D)       -0.081     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.840    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.098ns  (logic 0.456ns (41.532%)  route 0.642ns (58.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X17Y44         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.642     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X14Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y44         FDCE (Setup_fdce_C_D)       -0.043     9.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.351%)  route 0.448ns (51.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y59         FDCE (Setup_fdce_C_D)       -0.266     9.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.768%)  route 0.610ns (57.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X17Y46         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.610     1.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X14Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y45         FDCE (Setup_fdce_C_D)       -0.047     9.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.066    
  -------------------------------------------------------------------
                         slack                                  8.887    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.456ns (6.004%)  route 7.139ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.139    13.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.576    15.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X12Y41         FDCE (Recov_fdce_C_CLR)     -0.319    14.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.456ns (6.004%)  route 7.139ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.139    13.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.576    15.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X12Y41         FDCE (Recov_fdce_C_CLR)     -0.319    14.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 0.456ns (6.004%)  route 7.139ns (93.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.139    13.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y41         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.576    15.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y41         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X12Y41         FDCE (Recov_fdce_C_CLR)     -0.319    14.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 0.456ns (6.116%)  route 7.000ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.000    13.099    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X12Y40         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.575    15.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X12Y40         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.280    15.338    
                         clock uncertainty           -0.035    15.302    
    SLICE_X12Y40         FDPE (Recov_fdpe_C_PRE)     -0.361    14.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -13.099    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (combined_operations_clock rise@10.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 0.456ns (6.723%)  route 6.327ns (93.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         6.327    12.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y38         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000    10.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.566    15.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.280    15.329    
                         clock uncertainty           -0.035    15.293    
    SLICE_X24Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  2.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X21Y43         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.862     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.500     1.556    
    SLICE_X21Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.129     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X21Y43         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.862     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X21Y43         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.500     1.556    
    SLICE_X21Y43         FDPE (Remov_fdpe_C_PRE)     -0.095     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.938%)  route 0.203ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.860     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X22Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.938%)  route 0.203ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.860     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X22Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.938%)  route 0.203ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.860     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X22Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.938%)  route 0.203ns (59.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X21Y44         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.681 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.203     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X22Y42         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.860     2.054    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X22Y42         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.480     1.574    
    SLICE_X22Y42         FDCE (Remov_fdce_C_CLR)     -0.067     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.563%)  route 0.151ns (50.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.594     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X16Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDPE (Prop_fdpe_C_Q)         0.148     1.689 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.151     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X10Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.864     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X10Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.480     1.578    
    SLICE_X10Y49         FDPE (Remov_fdpe_C_PRE)     -0.124     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.148ns (25.026%)  route 0.443ns (74.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.573     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDPE (Prop_fdpe_C_Q)         0.148     1.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.443     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X29Y111        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.930     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X29Y111        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.252     1.872    
    SLICE_X29Y111        FDPE (Remov_fdpe_C_PRE)     -0.149     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.561     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.254     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X43Y45         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X43Y45         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.480     1.541    
    SLICE_X43Y45         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (combined_operations_clock rise@0.000ns - combined_operations_clock rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.676%)  route 0.254ns (64.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.557     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X43Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.141     1.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.254     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X41Y44         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X41Y44         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.498     1.523    
    SLICE_X41Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.468    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       23.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 1.152ns (13.720%)  route 7.245ns (86.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.015    12.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.644    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.339    37.104    
                         clock uncertainty           -0.035    37.068    
    SLICE_X47Y130        FDCE (Recov_fdce_C_CLR)     -0.607    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.461    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                 23.832    

Slack (MET) :             23.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 1.152ns (13.720%)  route 7.245ns (86.280%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.765ns = ( 36.765 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.015    12.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y130        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.644    36.765    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.339    37.104    
                         clock uncertainty           -0.035    37.068    
    SLICE_X47Y130        FDCE (Recov_fdce_C_CLR)     -0.607    36.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.461    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                 23.832    

Slack (MET) :             24.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X47Y131        FDCE (Recov_fdce_C_CLR)     -0.607    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.112    

Slack (MET) :             24.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X47Y131        FDCE (Recov_fdce_C_CLR)     -0.607    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.112    

Slack (MET) :             24.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X47Y131        FDCE (Recov_fdce_C_CLR)     -0.607    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.112    

Slack (MET) :             24.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X47Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X47Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X47Y131        FDCE (Recov_fdce_C_CLR)     -0.607    36.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.462    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.112    

Slack (MET) :             24.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X46Y131        FDCE (Recov_fdce_C_CLR)     -0.521    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.198    

Slack (MET) :             24.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X46Y131        FDCE (Recov_fdce_C_CLR)     -0.521    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.198    

Slack (MET) :             24.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X46Y131        FDCE (Recov_fdce_C_CLR)     -0.521    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.198    

Slack (MET) :             24.198ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 1.152ns (14.192%)  route 6.965ns (85.808%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 36.766 - 33.000 ) 
    Source Clock Delay      (SCD):    4.233ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.787     4.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X104Y91        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y91        FDRE (Prop_fdre_C_Q)         0.518     4.751 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.221     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I3_O)        0.124     6.095 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           3.104     9.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.150     9.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.905    11.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.360    11.614 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.736    12.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X46Y131        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030    35.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645    36.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.339    37.105    
                         clock uncertainty           -0.035    37.069    
    SLICE_X46Y131        FDCE (Recov_fdce_C_CLR)     -0.521    36.548    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.548    
                         arrival time                         -12.350    
  -------------------------------------------------------------------
                         slack                                 24.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.180%)  route 0.401ns (75.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDPE (Prop_fdpe_C_Q)         0.128     1.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.401     2.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X32Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.137     1.909    
    SLICE_X32Y55         FDPE (Remov_fdpe_C_PRE)     -0.125     1.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.354%)  route 0.227ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.227     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.393     1.688    
    SLICE_X20Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.067%)  route 0.235ns (58.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.235     2.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X14Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X14Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.370     1.712    
    SLICE_X14Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.488%)  route 0.280ns (66.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.280     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.390     1.691    
    SLICE_X20Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.488%)  route 0.280ns (66.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.280     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X20Y49         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.390     1.691    
    SLICE_X20Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.375%)  route 0.287ns (63.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X18Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.838 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.287     2.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X23Y45         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X23Y45         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.370     1.709    
    SLICE_X23Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     1.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.266%)  route 0.325ns (69.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.325     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.370     1.712    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.266%)  route 0.325ns (69.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.325     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.370     1.712    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.266%)  route 0.325ns (69.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.325     2.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X17Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.864     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.370     1.712    
    SLICE_X17Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.911%)  route 0.605ns (81.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X21Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.816 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.605     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X30Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X30Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.137     1.929    
    SLICE_X30Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.559    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  combined_operations_clock

Max Delay          2853 Endpoints
Min Delay          2853 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[570]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.587ns  (logic 0.609ns (4.482%)  route 12.978ns (95.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        12.311    19.233    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X107Y62        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[570]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.682     5.164    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X107Y62        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[570]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[128]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.379ns  (logic 0.609ns (4.552%)  route 12.770ns (95.448%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        12.103    19.024    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X80Y65         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[128]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.542     5.024    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X80Y65         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[128]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.317ns  (logic 0.609ns (4.573%)  route 12.708ns (95.427%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.082ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        12.041    18.962    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X97Y69         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.600     5.082    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X97Y69         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[13]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[381]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.308ns  (logic 0.609ns (4.576%)  route 12.699ns (95.424%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        12.032    18.953    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X99Y47         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[381]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.623     5.106    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X99Y47         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[381]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.235ns  (logic 0.609ns (4.601%)  route 12.626ns (95.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.959    18.880    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.535     5.017    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[10]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.235ns  (logic 0.609ns (4.601%)  route 12.626ns (95.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.959    18.880    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.535     5.017    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.235ns  (logic 0.609ns (4.601%)  route 12.626ns (95.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.959    18.880    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.535     5.017    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X83Y72         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[78]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[400]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.222ns  (logic 0.609ns (4.606%)  route 12.613ns (95.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.946    18.867    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X81Y59         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[400]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.546     5.028    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X81Y59         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[400]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.121ns  (logic 0.609ns (4.641%)  route 12.512ns (95.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.845    18.767    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X100Y73        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.596     5.078    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X100Y73        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[174]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[205]/CE
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.039ns  (logic 0.609ns (4.671%)  route 12.430ns (95.329%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    5.645ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.883     5.645    bachelor_i/vio_0/inst/DECODER_INST/out
    SLICE_X28Y131        FDRE                                         r  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y131        FDRE (Prop_fdre_C_Q)         0.456     6.101 f  bachelor_i/vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.667     6.768    bachelor_i/vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X27Y131        LUT1 (Prop_lut1_I0_O)        0.153     6.921 r  bachelor_i/vio_0/inst/DECODER_INST/probe_in_reg[578]_i_1/O
                         net (fo=579, routed)        11.763    18.684    bachelor_i/vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X84Y67         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[205]/CE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.541     5.023    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X84Y67         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[205]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.582     1.529    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X63Y98         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[57]/Q
                         net (fo=1, routed)           0.052     1.722    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg[57]
    SLICE_X62Y98         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.851     2.045    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X62Y98         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[57]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.548     1.495    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X33Y73         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[390]/Q
                         net (fo=1, routed)           0.110     1.746    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg[390]
    SLICE_X32Y73         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.812     2.006    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X32Y73         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[390]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.559     1.506    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X47Y97         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[5].data_int_reg[86]/Q
                         net (fo=2, routed)           0.103     1.750    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[5].data_int_reg_n_0_[86]
    SLICE_X46Y97         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X46Y97         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[86]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.495%)  route 0.100ns (41.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.574     1.521    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/out
    SLICE_X28Y64         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[20]/Q
                         net (fo=2, routed)           0.100     1.762    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/LOOP_I[1].data_int_reg_n_0_[20]
    SLICE_X29Y64         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.841     2.035    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/clk
    SLICE_X29Y64         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].PROBE_OUT0_INST/Probe_out_reg[20]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.381%)  route 0.123ns (46.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.551     1.498    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X52Y87         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg[78]/Q
                         net (fo=3, routed)           0.123     1.762    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[4].data_int_reg_n_0_[78]
    SLICE_X51Y87         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.818     2.012    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X51Y87         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[78]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.560     1.507    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X34Y96         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/LOOP_I[1].data_int_reg[23]/Q
                         net (fo=2, routed)           0.094     1.765    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/LOOP_I[1].data_int_reg_n_0_[23]
    SLICE_X35Y96         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X35Y96         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[23]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.552     1.499    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X49Y83         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[36]/Q
                         net (fo=3, routed)           0.127     1.767    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/LOOP_I[2].data_int_reg[4]
    SLICE_X48Y82         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.818     2.012    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X48Y82         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[36]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[3].data_int_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.067%)  route 0.130ns (47.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.550     1.497    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X45Y69         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[3].data_int_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[3].data_int_reg[52]/Q
                         net (fo=3, routed)           0.130     1.768    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/LOOP_I[3].data_int_reg_n_0_[52]
    SLICE_X42Y69         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.816     2.010    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X42Y69         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[52]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[554]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[554]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.608     1.555    bachelor_i/vio_0/inst/PROBE_IN_INST/clk
    SLICE_X104Y88        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[554]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y88        FDRE (Prop_fdre_C_Q)         0.164     1.719 r  bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[554]/Q
                         net (fo=1, routed)           0.049     1.768    bachelor_i/vio_0/inst/PROBE_IN_INST/probe_in_reg[554]
    SLICE_X105Y88        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.879     2.073    bachelor_i/vio_0/inst/PROBE_IN_INST/out
    SLICE_X105Y88        FDRE                                         r  bachelor_i/vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[554]/C

Slack:                    inf
  Source:                 bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.901%)  route 0.111ns (44.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.569     1.516    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X29Y79         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[9]/Q
                         net (fo=3, routed)           0.111     1.768    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg_n_0_[9]
    SLICE_X28Y79         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.835     2.029    bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X28Y79         FDRE                                         r  bachelor_i/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  combined_operations_clock

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.570ns  (logic 0.456ns (9.978%)  route 4.114ns (90.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.892     4.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.456     4.794 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           4.114     8.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X55Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.534     5.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X55Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.387ns  (logic 0.518ns (11.809%)  route 3.869ns (88.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    4.335ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.889     4.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X26Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y107        FDRE (Prop_fdre_C_Q)         0.518     4.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          3.869     8.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X40Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.482     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X40Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.518ns (13.982%)  route 3.187ns (86.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     4.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          3.187     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.521     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.518ns (13.982%)  route 3.187ns (86.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    4.200ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.754     4.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.518     4.718 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          3.187     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X26Y88         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.521     5.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.541ns  (logic 1.309ns (51.520%)  route 1.232ns (48.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.750     4.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.232     6.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.570     5.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 1.317ns (52.697%)  route 1.182ns (47.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.751     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           1.182     6.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.570     5.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.519ns  (logic 0.518ns (20.567%)  route 2.001ns (79.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.684     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X26Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.518     4.648 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          2.001     6.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X32Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.485     4.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X32Y33         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 1.314ns (53.731%)  route 1.132ns (46.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    4.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.750     4.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X22Y43         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.510 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.132     6.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X23Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.576     5.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X23Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 1.317ns (57.598%)  route 0.970ns (42.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.751     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X22Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.970     6.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.570     5.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.158ns  (logic 1.336ns (61.922%)  route 0.822ns (38.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns
    Source Clock Delay      (SCD):    4.197ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.345     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.751     4.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X22Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/O
                         net (fo=1, routed)           0.822     6.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.570     5.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X26Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.148ns (47.822%)  route 0.161ns (52.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148     1.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.161     1.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.501%)  route 0.167ns (50.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X18Y43         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.164     1.838 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.167     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.862     2.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X18Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.190%)  route 0.207ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.207     2.012    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.825%)  route 0.222ns (61.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.594     1.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X17Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDCE (Prop_fdce_C_Q)         0.141     1.816 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.222     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X17Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.863     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X17Y46         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.638     1.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X37Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.182     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X36Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.910     2.104    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X36Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.733%)  route 0.147ns (47.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X26Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.164     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.147     2.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X27Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.930     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X27Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.455%)  route 0.269ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148     1.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.269     2.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.823%)  route 0.240ns (65.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.619     1.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.128     1.828 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.240     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X5Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.887     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.101%)  route 0.266ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.266     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X35Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X35Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.074%)  route 0.267ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.082 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.559     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.267     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.827     2.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X33Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.106ns  (logic 0.456ns (5.626%)  route 7.650ns (94.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.650    13.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X8Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.578     3.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X8Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 0.456ns (5.656%)  route 7.607ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.607    13.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.649     3.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 0.456ns (5.656%)  route 7.607ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.607    13.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.649     3.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.063ns  (logic 0.456ns (5.656%)  route 7.607ns (94.344%))
  Logic Levels:           0  
  Clock Path Skew:        -1.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.770ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         7.607    13.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.649     3.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X5Y34          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.956ns  (logic 0.456ns (7.656%)  route 5.500ns (92.344%))
  Logic Levels:           0  
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.880     5.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X31Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y128        FDRE (Prop_fdre_C_Q)         0.456     6.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         5.500    11.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482     3.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X34Y57         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.585     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X24Y36         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y36         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.119     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.853     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X24Y37         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.589     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X24Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X24Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     2.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X24Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.561     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X35Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X35Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.560     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X41Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X41Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.561     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X41Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.176     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X41Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     2.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X41Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.585%)  route 0.173ns (57.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.574     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X27Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDCE (Prop_fdce_C_Q)         0.128     1.649 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.173     1.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X28Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.593     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X9Y41          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.128     1.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X9Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.862     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X9Y42          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.592     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X21Y40         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     2.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X21Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.619     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X5Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X5Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.887     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X5Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.121%)  route 0.176ns (57.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.619     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X7Y36          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.128     1.694 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.176     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.888     2.107    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X7Y37          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  combined_operations_clock
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combined_operations_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.489ns  (logic 3.978ns (34.626%)  route 7.511ns (65.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.897     5.659    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X63Y130        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.456     6.115 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/Q
                         net (fo=18, routed)          7.511    13.626    combined_operations_done_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    17.149 r  combined_operations_done_OBUF_inst/O
                         net (fo=0)                   0.000    17.149    combined_operations_done
    T22                                                               r  combined_operations_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.048ns  (logic 3.987ns (39.679%)  route 6.061ns (60.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.973     5.735    bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_clock
    SLICE_X99Y134        FDRE                                         r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y134        FDRE (Prop_fdre_C_Q)         0.456     6.191 r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/Q
                         net (fo=3, routed)           6.061    12.253    uart_transmitter_output_d_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    15.784 r  uart_transmitter_output_d_OBUF_inst/O
                         net (fo=0)                   0.000    15.784    uart_transmitter_output_d
    U22                                                               r  uart_transmitter_output_d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_u
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.898ns  (logic 3.970ns (57.546%)  route 2.929ns (42.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.775     5.537    bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_clock
    SLICE_X99Y70         FDRE                                         r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.456     5.993 r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/Q
                         net (fo=3, routed)           2.929     8.922    uart_transmitter_output_u_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.436 r  uart_transmitter_output_u_OBUF_inst/O
                         net (fo=0)                   0.000    12.436    uart_transmitter_output_u
    T21                                                               r  uart_transmitter_output_u (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_u
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.356ns (59.219%)  route 0.934ns (40.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.601     1.548    bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_clock
    SLICE_X99Y70         FDRE                                         r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  bachelor_i/UART_TRANSMITTER_0/inst/uart_transmitter_output_reg/Q
                         net (fo=3, routed)           0.934     2.623    uart_transmitter_output_u_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.837 r  uart_transmitter_output_u_OBUF_inst/O
                         net (fo=0)                   0.000     3.837    uart_transmitter_output_u
    T21                                                               r  uart_transmitter_output_u (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter_output_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.373ns (36.119%)  route 2.428ns (63.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.688     1.635    bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_clock
    SLICE_X99Y134        FDRE                                         r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y134        FDRE (Prop_fdre_C_Q)         0.141     1.776 r  bachelor_i/UART_TRANSMITTER_1/inst/uart_transmitter_output_reg/Q
                         net (fo=3, routed)           2.428     4.205    uart_transmitter_output_d_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     5.437 r  uart_transmitter_output_d_OBUF_inst/O
                         net (fo=0)                   0.000     5.437    uart_transmitter_output_d
    U22                                                               r  uart_transmitter_output_d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            combined_operations_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.342ns  (logic 1.364ns (31.419%)  route 2.978ns (68.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.655     1.602    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X63Y130        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDRE (Prop_fdre_C_Q)         0.141     1.743 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_done_reg/Q
                         net (fo=18, routed)          2.978     4.721    combined_operations_done_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     5.945 r  combined_operations_done_OBUF_inst/O
                         net (fo=0)                   0.000     5.945    combined_operations_done
    T22                                                               r  combined_operations_done (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  combined_operations_clock

Max Delay          4722 Endpoints
Min Delay          4722 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.968ns  (logic 1.206ns (4.024%)  route 28.762ns (95.976%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.759    29.968    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X46Y141        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.654     5.137    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X46Y141        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[17]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[99]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.968ns  (logic 1.206ns (4.024%)  route 28.762ns (95.976%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.759    29.968    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X46Y141        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[99]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.654     5.137    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X46Y141        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[99]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[113]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.864ns  (logic 1.206ns (4.038%)  route 28.658ns (95.962%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.655    29.864    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X45Y142        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[113]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.654     5.137    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X45Y142        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[113]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[68]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.864ns  (logic 1.206ns (4.038%)  route 28.658ns (95.962%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.655    29.864    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X45Y142        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[68]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.654     5.137    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X45Y142        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[68]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[34]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.842ns  (logic 1.206ns (4.041%)  route 28.636ns (95.959%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.633    29.842    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X31Y126        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[34]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.687     5.170    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X31Y126        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[34]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_d_btint_b_reg[83]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.775ns  (logic 1.206ns (4.051%)  route 28.569ns (95.949%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.566    29.775    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X45Y139        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_d_btint_b_reg[83]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.653     5.136    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X45Y139        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_d_btint_b_reg[83]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[100]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.702ns  (logic 1.206ns (4.060%)  route 28.496ns (95.940%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.493    29.702    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X30Y127        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[100]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.688     5.171    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X30Y127        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[100]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.694ns  (logic 1.206ns (4.062%)  route 28.488ns (95.938%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.485    29.694    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X22Y21         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.563     5.046    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X22Y21         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_a_in_btint_b_reg[42]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.690ns  (logic 1.206ns (4.062%)  route 28.484ns (95.938%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.482    29.690    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X48Y126        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.639     5.122    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X48Y126        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a_reg[55]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.690ns  (logic 1.206ns (4.062%)  route 28.484ns (95.938%))
  Logic Levels:           3  (IBUF=1 LUT2=2)
  Clock Path Skew:        5.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)        20.537    21.470    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.124    21.594 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1/O
                         net (fo=545, routed)         4.465    26.060    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/i___1_n_0
    SLICE_X89Y54         LUT2 (Prop_lut2_I1_O)        0.149    26.209 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1/O
                         net (fo=499, routed)         3.482    29.690    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_a[127]_i_1_n_0
    SLICE_X48Y126        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       1.639     5.122    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_clock
    SLICE_X48Y126        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/controller_result_u_btint_b_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.162ns (21.702%)  route 0.585ns (78.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.585     0.747    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X103Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X103Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[4]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.162ns (21.702%)  route 0.585ns (78.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.585     0.747    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X103Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X103Y55        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[6]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_a_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.162ns (17.868%)  route 0.746ns (82.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.746     0.908    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X101Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_a_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X101Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_a_reg[2]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_b_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.162ns (17.868%)  route 0.746ns (82.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.746     0.908    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X101Y53        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_b_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X101Y53        FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_a_out_btint_b_reg[1]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.207ns (22.640%)  route 0.708ns (77.360%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.708     0.870    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X104Y53        LUT5 (Prop_lut5_I2_O)        0.045     0.915 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.915    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[7]_1[0]
    SLICE_X104Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.881     2.075    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X104Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[0]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.207ns (22.640%)  route 0.708ns (77.360%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.708     0.870    bachelor_i/COMBINED_OPERATIONS_0/inst/controller/combined_operations_reset
    SLICE_X104Y53        LUT5 (Prop_lut5_I2_O)        0.045     0.915 r  bachelor_i/COMBINED_OPERATIONS_0/inst/controller/state_u_btint_a[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.915    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[7]_1[1]
    SLICE_X104Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.881     2.075    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X104Y53        FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/state_u_btint_a_reg[1]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_2/cell_a_out_btint_b_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.162ns (15.842%)  route 0.862ns (84.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.862     1.024    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_2/combined_operations_reset
    SLICE_X99Y54         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_2/cell_a_out_btint_b_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_2/combined_operations_clock
    SLICE_X99Y54         FDSE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_1_2/cell_a_out_btint_b_reg[0]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.162ns (14.451%)  route 0.960ns (85.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.960     1.122    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[2]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.162ns (14.451%)  route 0.960ns (85.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.960     1.122    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[5]/C

Slack:                    inf
  Source:                 combined_operations_reset
                            (input port)
  Destination:            bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by combined_operations_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.162ns (14.451%)  route 0.960ns (85.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  combined_operations_reset (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  combined_operations_reset_IBUF_inst/O
                         net (fo=946, routed)         0.960     1.122    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_reset
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock combined_operations_clock rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  combined_operations_clock (IN)
                         net (fo=0)                   0.000     0.000    combined_operations_clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  combined_operations_clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    combined_operations_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  combined_operations_clock_IBUF_BUFG_inst/O
                         net (fo=13214, routed)       0.880     2.074    bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/combined_operations_clock
    SLICE_X99Y56         FDRE                                         r  bachelor_i/COMBINED_OPERATIONS_0/inst/cell_2_2/cell_c_out_u_btint_a_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.964ns  (logic 0.248ns (2.489%)  route 9.716ns (97.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.825     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X45Y140        LUT4 (Prop_lut4_I2_O)        0.124     8.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           1.356     9.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X31Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.964ns  (logic 0.248ns (2.489%)  route 9.716ns (97.511%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.825     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X45Y140        LUT4 (Prop_lut4_I2_O)        0.124     8.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           1.356     9.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X31Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.700     3.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X31Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 0.273ns (2.839%)  route 9.342ns (97.161%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.247     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.149     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.560     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     3.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 0.273ns (2.839%)  route 9.342ns (97.161%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.247     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.149     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.560     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     3.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 0.273ns (2.839%)  route 9.342ns (97.161%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.247     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.149     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.560     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     3.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.615ns  (logic 0.273ns (2.839%)  route 9.342ns (97.161%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.247     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y141        LUT2 (Prop_lut2_I0_O)        0.149     8.055 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          1.560     9.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.645     3.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.604ns  (logic 0.248ns (2.582%)  route 9.356ns (97.418%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           2.825     8.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X45Y140        LUT4 (Prop_lut4_I2_O)        0.124     8.608 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.996     9.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X32Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.654     3.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X32Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.539ns  (logic 0.248ns (2.600%)  route 9.291ns (97.400%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          5.606     5.606    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X103Y143       LUT5 (Prop_lut5_I1_O)        0.124     5.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.121     6.850    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X95Y147        LUT3 (Prop_lut3_I1_O)        0.124     6.974 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           2.565     9.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X105Y119       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.775     3.896    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y119       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.357ns  (logic 0.372ns (3.976%)  route 8.985ns (96.024%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.686     7.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.124     7.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.835     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.929     9.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.357ns  (logic 0.372ns (3.976%)  route 8.985ns (96.024%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          5.535     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X103Y143       LUT5 (Prop_lut5_I4_O)        0.124     5.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.686     7.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X45Y140        LUT4 (Prop_lut4_I1_O)        0.124     7.469 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.835     8.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X44Y137        LUT5 (Prop_lut5_I4_O)        0.124     8.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.929     9.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X37Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.030     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.657     3.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X37Y148        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.547     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.547     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.000ns (0.000%)  route 0.610ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.610     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.000ns (0.000%)  route 0.610ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.610     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.870     2.089    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y69         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.045ns (5.207%)  route 0.819ns (94.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y87        LUT5 (Prop_lut5_I3_O)        0.045     0.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[5]_i_1_n_0
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.877     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.045ns (5.201%)  route 0.820ns (94.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.820     0.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y87        LUT5 (Prop_lut5_I3_O)        0.045     0.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.865    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[3]_i_1_n_0
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.877     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.045ns (4.886%)  route 0.876ns (95.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.876     0.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X110Y81        LUT5 (Prop_lut5_I1_O)        0.045     0.921 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[2]_i_1_n_0
    SLICE_X110Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.901     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.045ns (4.735%)  route 0.905ns (95.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.905     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y87        LUT5 (Prop_lut5_I3_O)        0.045     0.950 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.950    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.877     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.045ns (4.730%)  route 0.906ns (95.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.906     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X105Y87        LUT5 (Prop_lut5_I3_O)        0.045     0.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]_i_1_n_0
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.877     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X105Y87        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.000ns (0.000%)  route 1.016ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           1.016     1.016    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X110Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.190     1.190    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.902     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C





