<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-sa1100 › include › mach › SA-1100.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>SA-1100.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	FILE    	SA-1100.h</span>
<span class="cm"> *</span>
<span class="cm"> *	Version 	1.2</span>
<span class="cm"> *	Author  	Copyright (c) Marc A. Viredaz, 1998</span>
<span class="cm"> *	        	DEC Western Research Laboratory, Palo Alto, CA</span>
<span class="cm"> *	Date    	January 1998 (April 1997)</span>
<span class="cm"> *	System  	StrongARM SA-1100</span>
<span class="cm"> *	Language	C or ARM Assembly</span>
<span class="cm"> *	Purpose 	Definition of constants related to the StrongARM</span>
<span class="cm"> *	        	SA-1100 microprocessor (Advanced RISC Machine (ARM)</span>
<span class="cm"> *	        	architecture version 4). This file is based on the</span>
<span class="cm"> *	        	StrongARM SA-1100 data sheet version 2.2.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>


<span class="cm">/* Be sure that virtual mapping is defined right */</span>
<span class="cp">#ifndef __ASM_ARCH_HARDWARE_H</span>
<span class="cp">#error You must include hardware.h not SA-1100.h</span>
<span class="cp">#endif</span>

<span class="cp">#include &quot;bitfield.h&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * SA1100 CS line to physical address</span>
<span class="cm"> */</span>

<span class="cp">#define SA1100_CS0_PHYS	0x00000000</span>
<span class="cp">#define SA1100_CS1_PHYS	0x08000000</span>
<span class="cp">#define SA1100_CS2_PHYS	0x10000000</span>
<span class="cp">#define SA1100_CS3_PHYS	0x18000000</span>
<span class="cp">#define SA1100_CS4_PHYS	0x40000000</span>
<span class="cp">#define SA1100_CS5_PHYS	0x48000000</span>

<span class="cm">/*</span>
<span class="cm"> * Personal Computer Memory Card International Association (PCMCIA) sockets</span>
<span class="cm"> */</span>

<span class="cp">#define PCMCIAPrtSp	0x04000000	</span><span class="cm">/* PCMCIA Partition Space [byte]   */</span><span class="cp"></span>
<span class="cp">#define PCMCIASp	(4*PCMCIAPrtSp)	</span><span class="cm">/* PCMCIA Space [byte]             */</span><span class="cp"></span>
<span class="cp">#define PCMCIAIOSp	PCMCIAPrtSp	</span><span class="cm">/* PCMCIA I/O Space [byte]         */</span><span class="cp"></span>
<span class="cp">#define PCMCIAAttrSp	PCMCIAPrtSp	</span><span class="cm">/* PCMCIA Attribute Space [byte]   */</span><span class="cp"></span>
<span class="cp">#define PCMCIAMemSp	PCMCIAPrtSp	</span><span class="cm">/* PCMCIA Memory Space [byte]      */</span><span class="cp"></span>

<span class="cp">#define PCMCIA0Sp	PCMCIASp	</span><span class="cm">/* PCMCIA 0 Space [byte]           */</span><span class="cp"></span>
<span class="cp">#define PCMCIA0IOSp	PCMCIAIOSp	</span><span class="cm">/* PCMCIA 0 I/O Space [byte]       */</span><span class="cp"></span>
<span class="cp">#define PCMCIA0AttrSp	PCMCIAAttrSp	</span><span class="cm">/* PCMCIA 0 Attribute Space [byte] */</span><span class="cp"></span>
<span class="cp">#define PCMCIA0MemSp	PCMCIAMemSp	</span><span class="cm">/* PCMCIA 0 Memory Space [byte]    */</span><span class="cp"></span>

<span class="cp">#define PCMCIA1Sp	PCMCIASp	</span><span class="cm">/* PCMCIA 1 Space [byte]           */</span><span class="cp"></span>
<span class="cp">#define PCMCIA1IOSp	PCMCIAIOSp	</span><span class="cm">/* PCMCIA 1 I/O Space [byte]       */</span><span class="cp"></span>
<span class="cp">#define PCMCIA1AttrSp	PCMCIAAttrSp	</span><span class="cm">/* PCMCIA 1 Attribute Space [byte] */</span><span class="cp"></span>
<span class="cp">#define PCMCIA1MemSp	PCMCIAMemSp	</span><span class="cm">/* PCMCIA 1 Memory Space [byte]    */</span><span class="cp"></span>

<span class="cp">#define _PCMCIA(Nb)	        	</span><span class="cm">/* PCMCIA [0..1]                   */</span><span class="cp"> \</span>
<span class="cp">                	(0x20000000 + (Nb)*PCMCIASp)</span>
<span class="cp">#define _PCMCIAIO(Nb)	_PCMCIA (Nb)	</span><span class="cm">/* PCMCIA I/O [0..1]               */</span><span class="cp"></span>
<span class="cp">#define _PCMCIAAttr(Nb)	        	</span><span class="cm">/* PCMCIA Attribute [0..1]         */</span><span class="cp"> \</span>
<span class="cp">                	(_PCMCIA (Nb) + 2*PCMCIAPrtSp)</span>
<span class="cp">#define _PCMCIAMem(Nb)	        	</span><span class="cm">/* PCMCIA Memory [0..1]            */</span><span class="cp"> \</span>
<span class="cp">                	(_PCMCIA (Nb) + 3*PCMCIAPrtSp)</span>

<span class="cp">#define _PCMCIA0	_PCMCIA (0)	</span><span class="cm">/* PCMCIA 0                        */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA0IO	_PCMCIAIO (0)	</span><span class="cm">/* PCMCIA 0 I/O                    */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA0Attr	_PCMCIAAttr (0)	</span><span class="cm">/* PCMCIA 0 Attribute              */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA0Mem	_PCMCIAMem (0)	</span><span class="cm">/* PCMCIA 0 Memory                 */</span><span class="cp"></span>

<span class="cp">#define _PCMCIA1	_PCMCIA (1)	</span><span class="cm">/* PCMCIA 1                        */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA1IO	_PCMCIAIO (1)	</span><span class="cm">/* PCMCIA 1 I/O                    */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA1Attr	_PCMCIAAttr (1)	</span><span class="cm">/* PCMCIA 1 Attribute              */</span><span class="cp"></span>
<span class="cp">#define _PCMCIA1Mem	_PCMCIAMem (1)	</span><span class="cm">/* PCMCIA 1 Memory                 */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Universal Serial Bus (USB) Device Controller (UDC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser0UDCCR 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Control Register (read/write).</span>
<span class="cm"> *    Ser0UDCAR 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Address Register (read/write).</span>
<span class="cm"> *    Ser0UDCOMP	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Output Maximum Packet size register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser0UDCIMP	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Input Maximum Packet size register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser0UDCCS0	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Control/Status register end-point 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser0UDCCS1	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Control/Status register end-point 1</span>
<span class="cm"> *              	(output, read/write).</span>
<span class="cm"> *    Ser0UDCCS2	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Control/Status register end-point 2</span>
<span class="cm"> *              	(input, read/write).</span>
<span class="cm"> *    Ser0UDCD0 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Data register end-point 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser0UDCWC 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Write Count register end-point 0</span>
<span class="cm"> *              	(read).</span>
<span class="cm"> *    Ser0UDCDR 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Data Register (read/write).</span>
<span class="cm"> *    Ser0UDCSR 	Serial port 0 Universal Serial Bus (USB) Device</span>
<span class="cm"> *              	Controller (UDC) Status Register (read/write).</span>
<span class="cm"> */</span>

<span class="cp">#define Ser0UDCCR	__REG(0x80000000)  </span><span class="cm">/* Ser. port 0 UDC Control Reg. */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCAR	__REG(0x80000004)  </span><span class="cm">/* Ser. port 0 UDC Address Reg. */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCOMP	__REG(0x80000008)  </span><span class="cm">/* Ser. port 0 UDC Output Maximum Packet size reg. */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCIMP	__REG(0x8000000C)  </span><span class="cm">/* Ser. port 0 UDC Input Maximum Packet size reg. */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCCS0	__REG(0x80000010)  </span><span class="cm">/* Ser. port 0 UDC Control/Status reg. end-point 0 */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCCS1	__REG(0x80000014)  </span><span class="cm">/* Ser. port 0 UDC Control/Status reg. end-point 1 (output) */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCCS2	__REG(0x80000018)  </span><span class="cm">/* Ser. port 0 UDC Control/Status reg. end-point 2 (input) */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCD0	__REG(0x8000001C)  </span><span class="cm">/* Ser. port 0 UDC Data reg. end-point 0 */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCWC	__REG(0x80000020)  </span><span class="cm">/* Ser. port 0 UDC Write Count reg. end-point 0 */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCDR	__REG(0x80000028)  </span><span class="cm">/* Ser. port 0 UDC Data Reg. */</span><span class="cp"></span>
<span class="cp">#define Ser0UDCSR	__REG(0x80000030)  </span><span class="cm">/* Ser. port 0 UDC Status Reg. */</span><span class="cp"></span>

<span class="cp">#define UDCCR_UDD	0x00000001	</span><span class="cm">/* UDC Disable                     */</span><span class="cp"></span>
<span class="cp">#define UDCCR_UDA	0x00000002	</span><span class="cm">/* UDC Active (read)               */</span><span class="cp"></span>
<span class="cp">#define UDCCR_RESIM	0x00000004	</span><span class="cm">/* Resume Interrupt Mask, per errata */</span><span class="cp"></span>
<span class="cp">#define UDCCR_EIM	0x00000008	</span><span class="cm">/* End-point 0 Interrupt Mask      */</span><span class="cp"></span>
                	        	<span class="cm">/* (disable)                       */</span>
<span class="cp">#define UDCCR_RIM	0x00000010	</span><span class="cm">/* Receive Interrupt Mask          */</span><span class="cp"></span>
                	        	<span class="cm">/* (disable)                       */</span>
<span class="cp">#define UDCCR_TIM	0x00000020	</span><span class="cm">/* Transmit Interrupt Mask         */</span><span class="cp"></span>
                	        	<span class="cm">/* (disable)                       */</span>
<span class="cp">#define UDCCR_SRM	0x00000040	</span><span class="cm">/* Suspend/Resume interrupt Mask   */</span><span class="cp"></span>
                	        	<span class="cm">/* (disable)                       */</span>
<span class="cp">#define UDCCR_SUSIM	UDCCR_SRM	</span><span class="cm">/* Per errata, SRM just masks suspend */</span><span class="cp"></span>
<span class="cp">#define UDCCR_REM	0x00000080	</span><span class="cm">/* REset interrupt Mask (disable)  */</span><span class="cp"></span>

<span class="cp">#define UDCAR_ADD	Fld (7, 0)	</span><span class="cm">/* function ADDress                */</span><span class="cp"></span>

<span class="cp">#define UDCOMP_OUTMAXP	Fld (8, 0)	</span><span class="cm">/* OUTput MAXimum Packet size - 1  */</span><span class="cp"></span>
                	        	<span class="cm">/* [byte]                          */</span>
<span class="cp">#define UDCOMP_OutMaxPkt(Size)  	</span><span class="cm">/* Output Maximum Packet size      */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* [1..256 byte]                   */</span><span class="cp"> \</span>
<span class="cp">                	(((Size) - 1) &lt;&lt; FShft (UDCOMP_OUTMAXP))</span>

<span class="cp">#define UDCIMP_INMAXP	Fld (8, 0)	</span><span class="cm">/* INput MAXimum Packet size - 1   */</span><span class="cp"></span>
                	        	<span class="cm">/* [byte]                          */</span>
<span class="cp">#define UDCIMP_InMaxPkt(Size)   	</span><span class="cm">/* Input Maximum Packet size       */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* [1..256 byte]                   */</span><span class="cp"> \</span>
<span class="cp">                	(((Size) - 1) &lt;&lt; FShft (UDCIMP_INMAXP))</span>

<span class="cp">#define UDCCS0_OPR	0x00000001	</span><span class="cm">/* Output Packet Ready (read)      */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_IPR	0x00000002	</span><span class="cm">/* Input Packet Ready              */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SST	0x00000004	</span><span class="cm">/* Sent STall                      */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_FST	0x00000008	</span><span class="cm">/* Force STall                     */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_DE	0x00000010	</span><span class="cm">/* Data End                        */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SE	0x00000020	</span><span class="cm">/* Setup End (read)                */</span><span class="cp"></span>
<span class="cp">#define UDCCS0_SO	0x00000040	</span><span class="cm">/* Serviced Output packet ready    */</span><span class="cp"></span>
                	        	<span class="cm">/* (write)                         */</span>
<span class="cp">#define UDCCS0_SSE	0x00000080	</span><span class="cm">/* Serviced Setup End (write)      */</span><span class="cp"></span>

<span class="cp">#define UDCCS1_RFS	0x00000001	</span><span class="cm">/* Receive FIFO 12-bytes or more   */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define UDCCS1_RPC	0x00000002	</span><span class="cm">/* Receive Packet Complete         */</span><span class="cp"></span>
<span class="cp">#define UDCCS1_RPE	0x00000004	</span><span class="cm">/* Receive Packet Error (read)     */</span><span class="cp"></span>
<span class="cp">#define UDCCS1_SST	0x00000008	</span><span class="cm">/* Sent STall                      */</span><span class="cp"></span>
<span class="cp">#define UDCCS1_FST	0x00000010	</span><span class="cm">/* Force STall                     */</span><span class="cp"></span>
<span class="cp">#define UDCCS1_RNE	0x00000020	</span><span class="cm">/* Receive FIFO Not Empty (read)   */</span><span class="cp"></span>

<span class="cp">#define UDCCS2_TFS	0x00000001	</span><span class="cm">/* Transmit FIFO 8-bytes or less   */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define UDCCS2_TPC	0x00000002	</span><span class="cm">/* Transmit Packet Complete        */</span><span class="cp"></span>
<span class="cp">#define UDCCS2_TPE	0x00000004	</span><span class="cm">/* Transmit Packet Error (read)    */</span><span class="cp"></span>
<span class="cp">#define UDCCS2_TUR	0x00000008	</span><span class="cm">/* Transmit FIFO Under-Run         */</span><span class="cp"></span>
<span class="cp">#define UDCCS2_SST	0x00000010	</span><span class="cm">/* Sent STall                      */</span><span class="cp"></span>
<span class="cp">#define UDCCS2_FST	0x00000020	</span><span class="cm">/* Force STall                     */</span><span class="cp"></span>

<span class="cp">#define UDCD0_DATA	Fld (8, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>

<span class="cp">#define UDCWC_WC	Fld (4, 0)	</span><span class="cm">/* Write Count                     */</span><span class="cp"></span>

<span class="cp">#define UDCDR_DATA	Fld (8, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>

<span class="cp">#define UDCSR_EIR	0x00000001	</span><span class="cm">/* End-point 0 Interrupt Request   */</span><span class="cp"></span>
<span class="cp">#define UDCSR_RIR	0x00000002	</span><span class="cm">/* Receive Interrupt Request       */</span><span class="cp"></span>
<span class="cp">#define UDCSR_TIR	0x00000004	</span><span class="cm">/* Transmit Interrupt Request      */</span><span class="cp"></span>
<span class="cp">#define UDCSR_SUSIR	0x00000008	</span><span class="cm">/* SUSpend Interrupt Request       */</span><span class="cp"></span>
<span class="cp">#define UDCSR_RESIR	0x00000010	</span><span class="cm">/* RESume Interrupt Request        */</span><span class="cp"></span>
<span class="cp">#define UDCSR_RSTIR	0x00000020	</span><span class="cm">/* ReSeT Interrupt Request         */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Universal Asynchronous Receiver/Transmitter (UART) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser1UTCR0 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTCR1 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTCR2 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTCR3 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 3</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTDR  	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Data Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTSR0 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser1UTSR1 	Serial port 1 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 1 (read).</span>
<span class="cm"> *</span>
<span class="cm"> *    Ser2UTCR0 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTCR1 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTCR2 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTCR3 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 3</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTCR4 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 4</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTDR  	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Data Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTSR0 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser2UTSR1 	Serial port 2 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 1 (read).</span>
<span class="cm"> *</span>
<span class="cm"> *    Ser3UTCR0 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTCR1 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTCR2 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTCR3 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Control Register 3</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTDR  	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Data Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTSR0 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    Ser3UTSR1 	Serial port 3 Universal Asynchronous</span>
<span class="cm"> *              	Receiver/Transmitter (UART) Status Register 1 (read).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fxtl, Txtl	Frequency, period of the system crystal (3.6864 MHz</span>
<span class="cm"> *              	or 3.5795 MHz).</span>
<span class="cm"> *    fua, Tua  	Frequency, period of the UART communication.</span>
<span class="cm"> */</span>

<span class="cp">#define _UTCR0(Nb)	__REG(0x80010000 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Control Reg. 0 [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTCR1(Nb)	__REG(0x80010004 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Control Reg. 1 [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTCR2(Nb)	__REG(0x80010008 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Control Reg. 2 [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTCR3(Nb)	__REG(0x8001000C + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Control Reg. 3 [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTCR4(Nb)	__REG(0x80010010 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Control Reg. 4 [2] */</span><span class="cp"></span>
<span class="cp">#define _UTDR(Nb)	__REG(0x80010014 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Data Reg. [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTSR0(Nb)	__REG(0x8001001C + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Status Reg. 0 [1..3] */</span><span class="cp"></span>
<span class="cp">#define _UTSR1(Nb)	__REG(0x80010020 + ((Nb) - 1)*0x00020000)  </span><span class="cm">/* UART Status Reg. 1 [1..3] */</span><span class="cp"></span>

<span class="cp">#define Ser1UTCR0	_UTCR0 (1)	</span><span class="cm">/* Ser. port 1 UART Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser1UTCR1	_UTCR1 (1)	</span><span class="cm">/* Ser. port 1 UART Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser1UTCR2	_UTCR2 (1)	</span><span class="cm">/* Ser. port 1 UART Control Reg. 2 */</span><span class="cp"></span>
<span class="cp">#define Ser1UTCR3	_UTCR3 (1)	</span><span class="cm">/* Ser. port 1 UART Control Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define Ser1UTDR	_UTDR (1)	</span><span class="cm">/* Ser. port 1 UART Data Reg.      */</span><span class="cp"></span>
<span class="cp">#define Ser1UTSR0	_UTSR0 (1)	</span><span class="cm">/* Ser. port 1 UART Status Reg. 0  */</span><span class="cp"></span>
<span class="cp">#define Ser1UTSR1	_UTSR1 (1)	</span><span class="cm">/* Ser. port 1 UART Status Reg. 1  */</span><span class="cp"></span>

<span class="cp">#define Ser2UTCR0	_UTCR0 (2)	</span><span class="cm">/* Ser. port 2 UART Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser2UTCR1	_UTCR1 (2)	</span><span class="cm">/* Ser. port 2 UART Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser2UTCR2	_UTCR2 (2)	</span><span class="cm">/* Ser. port 2 UART Control Reg. 2 */</span><span class="cp"></span>
<span class="cp">#define Ser2UTCR3	_UTCR3 (2)	</span><span class="cm">/* Ser. port 2 UART Control Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define Ser2UTCR4	_UTCR4 (2)	</span><span class="cm">/* Ser. port 2 UART Control Reg. 4 */</span><span class="cp"></span>
<span class="cp">#define Ser2UTDR	_UTDR (2)	</span><span class="cm">/* Ser. port 2 UART Data Reg.      */</span><span class="cp"></span>
<span class="cp">#define Ser2UTSR0	_UTSR0 (2)	</span><span class="cm">/* Ser. port 2 UART Status Reg. 0  */</span><span class="cp"></span>
<span class="cp">#define Ser2UTSR1	_UTSR1 (2)	</span><span class="cm">/* Ser. port 2 UART Status Reg. 1  */</span><span class="cp"></span>

<span class="cp">#define Ser3UTCR0	_UTCR0 (3)	</span><span class="cm">/* Ser. port 3 UART Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser3UTCR1	_UTCR1 (3)	</span><span class="cm">/* Ser. port 3 UART Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser3UTCR2	_UTCR2 (3)	</span><span class="cm">/* Ser. port 3 UART Control Reg. 2 */</span><span class="cp"></span>
<span class="cp">#define Ser3UTCR3	_UTCR3 (3)	</span><span class="cm">/* Ser. port 3 UART Control Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define Ser3UTDR	_UTDR (3)	</span><span class="cm">/* Ser. port 3 UART Data Reg.      */</span><span class="cp"></span>
<span class="cp">#define Ser3UTSR0	_UTSR0 (3)	</span><span class="cm">/* Ser. port 3 UART Status Reg. 0  */</span><span class="cp"></span>
<span class="cp">#define Ser3UTSR1	_UTSR1 (3)	</span><span class="cm">/* Ser. port 3 UART Status Reg. 1  */</span><span class="cp"></span>

<span class="cm">/* Those are still used in some places */</span>
<span class="cp">#define _Ser1UTCR0	__PREG(Ser1UTCR0)</span>
<span class="cp">#define _Ser2UTCR0	__PREG(Ser2UTCR0)</span>
<span class="cp">#define _Ser3UTCR0	__PREG(Ser3UTCR0)</span>

<span class="cm">/* Register offsets */</span>
<span class="cp">#define UTCR0		0x00</span>
<span class="cp">#define UTCR1		0x04</span>
<span class="cp">#define UTCR2		0x08</span>
<span class="cp">#define UTCR3		0x0c</span>
<span class="cp">#define UTDR		0x14</span>
<span class="cp">#define UTSR0		0x1c</span>
<span class="cp">#define UTSR1		0x20</span>

<span class="cp">#define UTCR0_PE	0x00000001	</span><span class="cm">/* Parity Enable                   */</span><span class="cp"></span>
<span class="cp">#define UTCR0_OES	0x00000002	</span><span class="cm">/* Odd/Even parity Select          */</span><span class="cp"></span>
<span class="cp">#define UTCR0_OddPar	(UTCR0_OES*0)	</span><span class="cm">/*  Odd Parity                     */</span><span class="cp"></span>
<span class="cp">#define UTCR0_EvenPar	(UTCR0_OES*1)	</span><span class="cm">/*  Even Parity                    */</span><span class="cp"></span>
<span class="cp">#define UTCR0_SBS	0x00000004	</span><span class="cm">/* Stop Bit Select                 */</span><span class="cp"></span>
<span class="cp">#define UTCR0_1StpBit	(UTCR0_SBS*0)	</span><span class="cm">/*  1 Stop Bit per frame           */</span><span class="cp"></span>
<span class="cp">#define UTCR0_2StpBit	(UTCR0_SBS*1)	</span><span class="cm">/*  2 Stop Bits per frame          */</span><span class="cp"></span>
<span class="cp">#define UTCR0_DSS	0x00000008	</span><span class="cm">/* Data Size Select                */</span><span class="cp"></span>
<span class="cp">#define UTCR0_7BitData	(UTCR0_DSS*0)	</span><span class="cm">/*  7-Bit Data                     */</span><span class="cp"></span>
<span class="cp">#define UTCR0_8BitData	(UTCR0_DSS*1)	</span><span class="cm">/*  8-Bit Data                     */</span><span class="cp"></span>
<span class="cp">#define UTCR0_SCE	0x00000010	</span><span class="cm">/* Sample Clock Enable             */</span><span class="cp"></span>
                	        	<span class="cm">/* (ser. port 1: GPIO [18],        */</span>
                	        	<span class="cm">/* ser. port 3: GPIO [20])         */</span>
<span class="cp">#define UTCR0_RCE	0x00000020	</span><span class="cm">/* Receive Clock Edge select       */</span><span class="cp"></span>
<span class="cp">#define UTCR0_RcRsEdg	(UTCR0_RCE*0)	</span><span class="cm">/*  Receive clock Rising-Edge      */</span><span class="cp"></span>
<span class="cp">#define UTCR0_RcFlEdg	(UTCR0_RCE*1)	</span><span class="cm">/*  Receive clock Falling-Edge     */</span><span class="cp"></span>
<span class="cp">#define UTCR0_TCE	0x00000040	</span><span class="cm">/* Transmit Clock Edge select      */</span><span class="cp"></span>
<span class="cp">#define UTCR0_TrRsEdg	(UTCR0_TCE*0)	</span><span class="cm">/*  Transmit clock Rising-Edge     */</span><span class="cp"></span>
<span class="cp">#define UTCR0_TrFlEdg	(UTCR0_TCE*1)	</span><span class="cm">/*  Transmit clock Falling-Edge    */</span><span class="cp"></span>
<span class="cp">#define UTCR0_Ser2IrDA	        	</span><span class="cm">/* Ser. port 2 IrDA settings       */</span><span class="cp"> \</span>
<span class="cp">                	(UTCR0_1StpBit + UTCR0_8BitData)</span>

<span class="cp">#define UTCR1_BRD	Fld (4, 0)	</span><span class="cm">/* Baud Rate Divisor/16 - 1 [11:8] */</span><span class="cp"></span>
<span class="cp">#define UTCR2_BRD	Fld (8, 0)	</span><span class="cm">/* Baud Rate Divisor/16 - 1  [7:0] */</span><span class="cp"></span>
                	        	<span class="cm">/* fua = fxtl/(16*(BRD[11:0] + 1)) */</span>
                	        	<span class="cm">/* Tua = 16*(BRD [11:0] + 1)*Txtl  */</span>
<span class="cp">#define UTCR1_BdRtDiv(Div)      	</span><span class="cm">/*  Baud Rate Divisor [16..65536]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 16)/16 &gt;&gt; FSize (UTCR2_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (UTCR1_BRD))</span>
<span class="cp">#define UTCR2_BdRtDiv(Div)      	</span><span class="cm">/*  Baud Rate Divisor [16..65536]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 16)/16 &amp; FAlnMsk (UTCR2_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (UTCR2_BRD))</span>
                	        	<span class="cm">/*  fua = fxtl/(16*Floor (Div/16)) */</span>
                	        	<span class="cm">/*  Tua = 16*Floor (Div/16)*Txtl   */</span>
<span class="cp">#define UTCR1_CeilBdRtDiv(Div)  	</span><span class="cm">/*  Ceil. of BdRtDiv [16..65536]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/16 &gt;&gt; FSize (UTCR2_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (UTCR1_BRD))</span>
<span class="cp">#define UTCR2_CeilBdRtDiv(Div)  	</span><span class="cm">/*  Ceil. of BdRtDiv [16..65536]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/16 &amp; FAlnMsk (UTCR2_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (UTCR2_BRD))</span>
                	        	<span class="cm">/*  fua = fxtl/(16*Ceil (Div/16))  */</span>
                	        	<span class="cm">/*  Tua = 16*Ceil (Div/16)*Txtl    */</span>

<span class="cp">#define UTCR3_RXE	0x00000001	</span><span class="cm">/* Receive Enable                  */</span><span class="cp"></span>
<span class="cp">#define UTCR3_TXE	0x00000002	</span><span class="cm">/* Transmit Enable                 */</span><span class="cp"></span>
<span class="cp">#define UTCR3_BRK	0x00000004	</span><span class="cm">/* BReaK mode                      */</span><span class="cp"></span>
<span class="cp">#define UTCR3_RIE	0x00000008	</span><span class="cm">/* Receive FIFO 1/3-to-2/3-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Interrupt Enable           */</span>
<span class="cp">#define UTCR3_TIE	0x00000010	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt Enable                */</span>
<span class="cp">#define UTCR3_LBM	0x00000020	</span><span class="cm">/* Look-Back Mode                  */</span><span class="cp"></span>
<span class="cp">#define UTCR3_Ser2IrDA	        	</span><span class="cm">/* Ser. port 2 IrDA settings (RIE, */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* TIE, LBM can be set or cleared) */</span><span class="cp"> \</span>
<span class="cp">                	(UTCR3_RXE + UTCR3_TXE)</span>

<span class="cp">#define UTCR4_HSE	0x00000001	</span><span class="cm">/* Hewlett-Packard Serial InfraRed */</span><span class="cp"></span>
                	        	<span class="cm">/* (HP-SIR) modulation Enable      */</span>
<span class="cp">#define UTCR4_NRZ	(UTCR4_HSE*0)	</span><span class="cm">/*  Non-Return to Zero modulation  */</span><span class="cp"></span>
<span class="cp">#define UTCR4_HPSIR	(UTCR4_HSE*1)	</span><span class="cm">/*  HP-SIR modulation              */</span><span class="cp"></span>
<span class="cp">#define UTCR4_LPM	0x00000002	</span><span class="cm">/* Low-Power Mode                  */</span><span class="cp"></span>
<span class="cp">#define UTCR4_Z3_16Bit	(UTCR4_LPM*0)	</span><span class="cm">/*  Zero pulse = 3/16 Bit time     */</span><span class="cp"></span>
<span class="cp">#define UTCR4_Z1_6us	(UTCR4_LPM*1)	</span><span class="cm">/*  Zero pulse = 1.6 us            */</span><span class="cp"></span>

<span class="cp">#define UTDR_DATA	Fld (8, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c">           	        	/* Hidden receive FIFO bits        */</span>
<span class="c">#define UTDR_PRE	0x00000100	/*  receive PaRity Error (read)    */</span>
<span class="c">#define UTDR_FRE	0x00000200	/*  receive FRaming Error (read)   */</span>
<span class="c">#define UTDR_ROR	0x00000400	/*  Receive FIFO Over-Run (read)   */</span>
<span class="cp">#endif /* 0 */</span>

<span class="cp">#define UTSR0_TFS	0x00000001	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define UTSR0_RFS	0x00000002	</span><span class="cm">/* Receive FIFO 1/3-to-2/3-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Service request (read)     */</span>
<span class="cp">#define UTSR0_RID	0x00000004	</span><span class="cm">/* Receiver IDle                   */</span><span class="cp"></span>
<span class="cp">#define UTSR0_RBB	0x00000008	</span><span class="cm">/* Receive Beginning of Break      */</span><span class="cp"></span>
<span class="cp">#define UTSR0_REB	0x00000010	</span><span class="cm">/* Receive End of Break            */</span><span class="cp"></span>
<span class="cp">#define UTSR0_EIF	0x00000020	</span><span class="cm">/* Error In FIFO (read)            */</span><span class="cp"></span>

<span class="cp">#define UTSR1_TBY	0x00000001	</span><span class="cm">/* Transmitter BusY (read)         */</span><span class="cp"></span>
<span class="cp">#define UTSR1_RNE	0x00000002	</span><span class="cm">/* Receive FIFO Not Empty (read)   */</span><span class="cp"></span>
<span class="cp">#define UTSR1_TNF	0x00000004	</span><span class="cm">/* Transmit FIFO Not Full (read)   */</span><span class="cp"></span>
<span class="cp">#define UTSR1_PRE	0x00000008	</span><span class="cm">/* receive PaRity Error (read)     */</span><span class="cp"></span>
<span class="cp">#define UTSR1_FRE	0x00000010	</span><span class="cm">/* receive FRaming Error (read)    */</span><span class="cp"></span>
<span class="cp">#define UTSR1_ROR	0x00000020	</span><span class="cm">/* Receive FIFO Over-Run (read)    */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Synchronous Data Link Controller (SDLC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser1SDCR0 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Control Register 0 (read/write).</span>
<span class="cm"> *    Ser1SDCR1 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Control Register 1 (read/write).</span>
<span class="cm"> *    Ser1SDCR2 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Control Register 2 (read/write).</span>
<span class="cm"> *    Ser1SDCR3 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Control Register 3 (read/write).</span>
<span class="cm"> *    Ser1SDCR4 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Control Register 4 (read/write).</span>
<span class="cm"> *    Ser1SDDR  	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Data Register (read/write).</span>
<span class="cm"> *    Ser1SDSR0 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Status Register 0 (read/write).</span>
<span class="cm"> *    Ser1SDSR1 	Serial port 1 Synchronous Data Link Controller (SDLC)</span>
<span class="cm"> *              	Status Register 1 (read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fxtl, Txtl	Frequency, period of the system crystal (3.6864 MHz</span>
<span class="cm"> *              	or 3.5795 MHz).</span>
<span class="cm"> *    fsd, Tsd  	Frequency, period of the SDLC communication.</span>
<span class="cm"> */</span>

<span class="cp">#define Ser1SDCR0	__REG(0x80020060)  </span><span class="cm">/* Ser. port 1 SDLC Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser1SDCR1	__REG(0x80020064)  </span><span class="cm">/* Ser. port 1 SDLC Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser1SDCR2	__REG(0x80020068)  </span><span class="cm">/* Ser. port 1 SDLC Control Reg. 2 */</span><span class="cp"></span>
<span class="cp">#define Ser1SDCR3	__REG(0x8002006C)  </span><span class="cm">/* Ser. port 1 SDLC Control Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define Ser1SDCR4	__REG(0x80020070)  </span><span class="cm">/* Ser. port 1 SDLC Control Reg. 4 */</span><span class="cp"></span>
<span class="cp">#define Ser1SDDR	__REG(0x80020078)  </span><span class="cm">/* Ser. port 1 SDLC Data Reg.      */</span><span class="cp"></span>
<span class="cp">#define Ser1SDSR0	__REG(0x80020080)  </span><span class="cm">/* Ser. port 1 SDLC Status Reg. 0  */</span><span class="cp"></span>
<span class="cp">#define Ser1SDSR1	__REG(0x80020084)  </span><span class="cm">/* Ser. port 1 SDLC Status Reg. 1  */</span><span class="cp"></span>

<span class="cp">#define SDCR0_SUS	0x00000001	</span><span class="cm">/* SDLC/UART Select                */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SDLC	(SDCR0_SUS*0)	</span><span class="cm">/*  SDLC mode (TXD1 &amp; RXD1)        */</span><span class="cp"></span>
<span class="cp">#define SDCR0_UART	(SDCR0_SUS*1)	</span><span class="cm">/*  UART mode (TXD1 &amp; RXD1)        */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SDF	0x00000002	</span><span class="cm">/* Single/Double start Flag select */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SglFlg	(SDCR0_SDF*0)	</span><span class="cm">/*  Single start Flag              */</span><span class="cp"></span>
<span class="cp">#define SDCR0_DblFlg	(SDCR0_SDF*1)	</span><span class="cm">/*  Double start Flag              */</span><span class="cp"></span>
<span class="cp">#define SDCR0_LBM	0x00000004	</span><span class="cm">/* Look-Back Mode                  */</span><span class="cp"></span>
<span class="cp">#define SDCR0_BMS	0x00000008	</span><span class="cm">/* Bit Modulation Select           */</span><span class="cp"></span>
<span class="cp">#define SDCR0_FM0	(SDCR0_BMS*0)	</span><span class="cm">/*  Freq. Modulation zero (0)      */</span><span class="cp"></span>
<span class="cp">#define SDCR0_NRZ	(SDCR0_BMS*1)	</span><span class="cm">/*  Non-Return to Zero modulation  */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SCE	0x00000010	</span><span class="cm">/* Sample Clock Enable (GPIO [16]) */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SCD	0x00000020	</span><span class="cm">/* Sample Clock Direction select   */</span><span class="cp"></span>
                	        	<span class="cm">/* (GPIO [16])                     */</span>
<span class="cp">#define SDCR0_SClkIn	(SDCR0_SCD*0)	</span><span class="cm">/*  Sample Clock Input             */</span><span class="cp"></span>
<span class="cp">#define SDCR0_SClkOut	(SDCR0_SCD*1)	</span><span class="cm">/*  Sample Clock Output            */</span><span class="cp"></span>
<span class="cp">#define SDCR0_RCE	0x00000040	</span><span class="cm">/* Receive Clock Edge select       */</span><span class="cp"></span>
<span class="cp">#define SDCR0_RcRsEdg	(SDCR0_RCE*0)	</span><span class="cm">/*  Receive clock Rising-Edge      */</span><span class="cp"></span>
<span class="cp">#define SDCR0_RcFlEdg	(SDCR0_RCE*1)	</span><span class="cm">/*  Receive clock Falling-Edge     */</span><span class="cp"></span>
<span class="cp">#define SDCR0_TCE	0x00000080	</span><span class="cm">/* Transmit Clock Edge select      */</span><span class="cp"></span>
<span class="cp">#define SDCR0_TrRsEdg	(SDCR0_TCE*0)	</span><span class="cm">/*  Transmit clock Rising-Edge     */</span><span class="cp"></span>
<span class="cp">#define SDCR0_TrFlEdg	(SDCR0_TCE*1)	</span><span class="cm">/*  Transmit clock Falling-Edge    */</span><span class="cp"></span>

<span class="cp">#define SDCR1_AAF	0x00000001	</span><span class="cm">/* Abort After Frame enable        */</span><span class="cp"></span>
                	        	<span class="cm">/* (GPIO [17])                     */</span>
<span class="cp">#define SDCR1_TXE	0x00000002	</span><span class="cm">/* Transmit Enable                 */</span><span class="cp"></span>
<span class="cp">#define SDCR1_RXE	0x00000004	</span><span class="cm">/* Receive Enable                  */</span><span class="cp"></span>
<span class="cp">#define SDCR1_RIE	0x00000008	</span><span class="cm">/* Receive FIFO 1/3-to-2/3-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Interrupt Enable           */</span>
<span class="cp">#define SDCR1_TIE	0x00000010	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt Enable                */</span>
<span class="cp">#define SDCR1_AME	0x00000020	</span><span class="cm">/* Address Match Enable            */</span><span class="cp"></span>
<span class="cp">#define SDCR1_TUS	0x00000040	</span><span class="cm">/* Transmit FIFO Under-run Select  */</span><span class="cp"></span>
<span class="cp">#define SDCR1_EFrmURn	(SDCR1_TUS*0)	</span><span class="cm">/*  End Frame on Under-Run         */</span><span class="cp"></span>
<span class="cp">#define SDCR1_AbortURn	(SDCR1_TUS*1)	</span><span class="cm">/*  Abort on Under-Run             */</span><span class="cp"></span>
<span class="cp">#define SDCR1_RAE	0x00000080	</span><span class="cm">/* Receive Abort interrupt Enable  */</span><span class="cp"></span>

<span class="cp">#define SDCR2_AMV	Fld (8, 0)	</span><span class="cm">/* Address Match Value             */</span><span class="cp"></span>

<span class="cp">#define SDCR3_BRD	Fld (4, 0)	</span><span class="cm">/* Baud Rate Divisor/16 - 1 [11:8] */</span><span class="cp"></span>
<span class="cp">#define SDCR4_BRD	Fld (8, 0)	</span><span class="cm">/* Baud Rate Divisor/16 - 1  [7:0] */</span><span class="cp"></span>
                	        	<span class="cm">/* fsd = fxtl/(16*(BRD[11:0] + 1)) */</span>
                	        	<span class="cm">/* Tsd = 16*(BRD[11:0] + 1)*Txtl   */</span>
<span class="cp">#define SDCR3_BdRtDiv(Div)      	</span><span class="cm">/*  Baud Rate Divisor [16..65536]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 16)/16 &gt;&gt; FSize (SDCR4_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (SDCR3_BRD))</span>
<span class="cp">#define SDCR4_BdRtDiv(Div)      	</span><span class="cm">/*  Baud Rate Divisor [16..65536]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 16)/16 &amp; FAlnMsk (SDCR4_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (SDCR4_BRD))</span>
                	        	<span class="cm">/*  fsd = fxtl/(16*Floor (Div/16)) */</span>
                	        	<span class="cm">/*  Tsd = 16*Floor (Div/16)*Txtl   */</span>
<span class="cp">#define SDCR3_CeilBdRtDiv(Div)  	</span><span class="cm">/*  Ceil. of BdRtDiv [16..65536]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/16 &gt;&gt; FSize (SDCR4_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (SDCR3_BRD))</span>
<span class="cp">#define SDCR4_CeilBdRtDiv(Div)  	</span><span class="cm">/*  Ceil. of BdRtDiv [16..65536]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/16 &amp; FAlnMsk (SDCR4_BRD) &lt;&lt; \</span>
<span class="cp">                	 FShft (SDCR4_BRD))</span>
                	        	<span class="cm">/*  fsd = fxtl/(16*Ceil (Div/16))  */</span>
                	        	<span class="cm">/*  Tsd = 16*Ceil (Div/16)*Txtl    */</span>

<span class="cp">#define SDDR_DATA	Fld (8, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c">           	        	/* Hidden receive FIFO bits        */</span>
<span class="c">#define SDDR_EOF	0x00000100	/*  receive End-Of-Frame (read)    */</span>
<span class="c">#define SDDR_CRE	0x00000200	/*  receive CRC Error (read)       */</span>
<span class="c">#define SDDR_ROR	0x00000400	/*  Receive FIFO Over-Run (read)   */</span>
<span class="cp">#endif /* 0 */</span>

<span class="cp">#define SDSR0_EIF	0x00000001	</span><span class="cm">/* Error In FIFO (read)            */</span><span class="cp"></span>
<span class="cp">#define SDSR0_TUR	0x00000002	</span><span class="cm">/* Transmit FIFO Under-Run         */</span><span class="cp"></span>
<span class="cp">#define SDSR0_RAB	0x00000004	</span><span class="cm">/* Receive ABort                   */</span><span class="cp"></span>
<span class="cp">#define SDSR0_TFS	0x00000008	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define SDSR0_RFS	0x00000010	</span><span class="cm">/* Receive FIFO 1/3-to-2/3-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Service request (read)     */</span>

<span class="cp">#define SDSR1_RSY	0x00000001	</span><span class="cm">/* Receiver SYnchronized (read)    */</span><span class="cp"></span>
<span class="cp">#define SDSR1_TBY	0x00000002	</span><span class="cm">/* Transmitter BusY (read)         */</span><span class="cp"></span>
<span class="cp">#define SDSR1_RNE	0x00000004	</span><span class="cm">/* Receive FIFO Not Empty (read)   */</span><span class="cp"></span>
<span class="cp">#define SDSR1_TNF	0x00000008	</span><span class="cm">/* Transmit FIFO Not Full (read)   */</span><span class="cp"></span>
<span class="cp">#define SDSR1_RTD	0x00000010	</span><span class="cm">/* Receive Transition Detected     */</span><span class="cp"></span>
<span class="cp">#define SDSR1_EOF	0x00000020	</span><span class="cm">/* receive End-Of-Frame (read)     */</span><span class="cp"></span>
<span class="cp">#define SDSR1_CRE	0x00000040	</span><span class="cm">/* receive CRC Error (read)        */</span><span class="cp"></span>
<span class="cp">#define SDSR1_ROR	0x00000080	</span><span class="cm">/* Receive FIFO Over-Run (read)    */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * High-Speed Serial to Parallel controller (HSSP) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser2HSCR0 	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Control Register 0 (read/write).</span>
<span class="cm"> *    Ser2HSCR1 	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Control Register 1 (read/write).</span>
<span class="cm"> *    Ser2HSDR  	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Data Register (read/write).</span>
<span class="cm"> *    Ser2HSSR0 	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Status Register 0 (read/write).</span>
<span class="cm"> *    Ser2HSSR1 	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Status Register 1 (read).</span>
<span class="cm"> *    Ser2HSCR2 	Serial port 2 High-Speed Serial to Parallel</span>
<span class="cm"> *              	controller (HSSP) Control Register 2 (read/write).</span>
<span class="cm"> *              	[The HSCR2 register is only implemented in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher of the StrongARM</span>
<span class="cm"> *              	SA-1100.]</span>
<span class="cm"> */</span>

<span class="cp">#define Ser2HSCR0	__REG(0x80040060)  </span><span class="cm">/* Ser. port 2 HSSP Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser2HSCR1	__REG(0x80040064)  </span><span class="cm">/* Ser. port 2 HSSP Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser2HSDR	__REG(0x8004006C)  </span><span class="cm">/* Ser. port 2 HSSP Data Reg.      */</span><span class="cp"></span>
<span class="cp">#define Ser2HSSR0	__REG(0x80040074)  </span><span class="cm">/* Ser. port 2 HSSP Status Reg. 0  */</span><span class="cp"></span>
<span class="cp">#define Ser2HSSR1	__REG(0x80040078)  </span><span class="cm">/* Ser. port 2 HSSP Status Reg. 1  */</span><span class="cp"></span>
<span class="cp">#define Ser2HSCR2	__REG(0x90060028)  </span><span class="cm">/* Ser. port 2 HSSP Control Reg. 2 */</span><span class="cp"></span>

<span class="cp">#define HSCR0_ITR	0x00000001	</span><span class="cm">/* IrDA Transmission Rate          */</span><span class="cp"></span>
<span class="cp">#define HSCR0_UART	(HSCR0_ITR*0)	</span><span class="cm">/*  UART mode (115.2 kb/s if IrDA) */</span><span class="cp"></span>
<span class="cp">#define HSCR0_HSSP	(HSCR0_ITR*1)	</span><span class="cm">/*  HSSP mode (4 Mb/s)             */</span><span class="cp"></span>
<span class="cp">#define HSCR0_LBM	0x00000002	</span><span class="cm">/* Look-Back Mode                  */</span><span class="cp"></span>
<span class="cp">#define HSCR0_TUS	0x00000004	</span><span class="cm">/* Transmit FIFO Under-run Select  */</span><span class="cp"></span>
<span class="cp">#define HSCR0_EFrmURn	(HSCR0_TUS*0)	</span><span class="cm">/*  End Frame on Under-Run         */</span><span class="cp"></span>
<span class="cp">#define HSCR0_AbortURn	(HSCR0_TUS*1)	</span><span class="cm">/*  Abort on Under-Run             */</span><span class="cp"></span>
<span class="cp">#define HSCR0_TXE	0x00000008	</span><span class="cm">/* Transmit Enable                 */</span><span class="cp"></span>
<span class="cp">#define HSCR0_RXE	0x00000010	</span><span class="cm">/* Receive Enable                  */</span><span class="cp"></span>
<span class="cp">#define HSCR0_RIE	0x00000020	</span><span class="cm">/* Receive FIFO 2/5-to-3/5-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Interrupt Enable           */</span>
<span class="cp">#define HSCR0_TIE	0x00000040	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt Enable                */</span>
<span class="cp">#define HSCR0_AME	0x00000080	</span><span class="cm">/* Address Match Enable            */</span><span class="cp"></span>

<span class="cp">#define HSCR1_AMV	Fld (8, 0)	</span><span class="cm">/* Address Match Value             */</span><span class="cp"></span>

<span class="cp">#define HSDR_DATA	Fld (8, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>
<span class="cp">#if 0</span><span class="c">           	        	/* Hidden receive FIFO bits        */</span>
<span class="c">#define HSDR_EOF	0x00000100	/*  receive End-Of-Frame (read)    */</span>
<span class="c">#define HSDR_CRE	0x00000200	/*  receive CRC Error (read)       */</span>
<span class="c">#define HSDR_ROR	0x00000400	/*  Receive FIFO Over-Run (read)   */</span>
<span class="cp">#endif /* 0 */</span>

<span class="cp">#define HSSR0_EIF	0x00000001	</span><span class="cm">/* Error In FIFO (read)            */</span><span class="cp"></span>
<span class="cp">#define HSSR0_TUR	0x00000002	</span><span class="cm">/* Transmit FIFO Under-Run         */</span><span class="cp"></span>
<span class="cp">#define HSSR0_RAB	0x00000004	</span><span class="cm">/* Receive ABort                   */</span><span class="cp"></span>
<span class="cp">#define HSSR0_TFS	0x00000008	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define HSSR0_RFS	0x00000010	</span><span class="cm">/* Receive FIFO 2/5-to-3/5-full or */</span><span class="cp"></span>
                	        	<span class="cm">/* more Service request (read)     */</span>
<span class="cp">#define HSSR0_FRE	0x00000020	</span><span class="cm">/* receive FRaming Error           */</span><span class="cp"></span>

<span class="cp">#define HSSR1_RSY	0x00000001	</span><span class="cm">/* Receiver SYnchronized (read)    */</span><span class="cp"></span>
<span class="cp">#define HSSR1_TBY	0x00000002	</span><span class="cm">/* Transmitter BusY (read)         */</span><span class="cp"></span>
<span class="cp">#define HSSR1_RNE	0x00000004	</span><span class="cm">/* Receive FIFO Not Empty (read)   */</span><span class="cp"></span>
<span class="cp">#define HSSR1_TNF	0x00000008	</span><span class="cm">/* Transmit FIFO Not Full (read)   */</span><span class="cp"></span>
<span class="cp">#define HSSR1_EOF	0x00000010	</span><span class="cm">/* receive End-Of-Frame (read)     */</span><span class="cp"></span>
<span class="cp">#define HSSR1_CRE	0x00000020	</span><span class="cm">/* receive CRC Error (read)        */</span><span class="cp"></span>
<span class="cp">#define HSSR1_ROR	0x00000040	</span><span class="cm">/* Receive FIFO Over-Run (read)    */</span><span class="cp"></span>

<span class="cp">#define HSCR2_TXP	0x00040000	</span><span class="cm">/* Transmit data Polarity (TXD_2)  */</span><span class="cp"></span>
<span class="cp">#define HSCR2_TrDataL	(HSCR2_TXP*0)	</span><span class="cm">/*  Transmit Data active Low       */</span><span class="cp"></span>
                	        	<span class="cm">/*  (inverted)                     */</span>
<span class="cp">#define HSCR2_TrDataH	(HSCR2_TXP*1)	</span><span class="cm">/*  Transmit Data active High      */</span><span class="cp"></span>
                	        	<span class="cm">/*  (non-inverted)                 */</span>
<span class="cp">#define HSCR2_RXP	0x00080000	</span><span class="cm">/* Receive data Polarity (RXD_2)   */</span><span class="cp"></span>
<span class="cp">#define HSCR2_RcDataL	(HSCR2_RXP*0)	</span><span class="cm">/*  Receive Data active Low        */</span><span class="cp"></span>
                	        	<span class="cm">/*  (inverted)                     */</span>
<span class="cp">#define HSCR2_RcDataH	(HSCR2_RXP*1)	</span><span class="cm">/*  Receive Data active High       */</span><span class="cp"></span>
                	        	<span class="cm">/*  (non-inverted)                 */</span>


<span class="cm">/*</span>
<span class="cm"> * Multi-media Communications Port (MCP) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser4MCCR0 	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Control Register 0 (read/write).</span>
<span class="cm"> *    Ser4MCDR0 	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Data Register 0 (audio, read/write).</span>
<span class="cm"> *    Ser4MCDR1 	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Data Register 1 (telecom, read/write).</span>
<span class="cm"> *    Ser4MCDR2 	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Data Register 2 (CODEC registers, read/write).</span>
<span class="cm"> *    Ser4MCSR  	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Status Register (read/write).</span>
<span class="cm"> *    Ser4MCCR1 	Serial port 4 Multi-media Communications Port (MCP)</span>
<span class="cm"> *              	Control Register 1 (read/write).</span>
<span class="cm"> *              	[The MCCR1 register is only implemented in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher of the StrongARM</span>
<span class="cm"> *              	SA-1100.]</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fmc, Tmc  	Frequency, period of the MCP communication (10 MHz,</span>
<span class="cm"> *              	12 MHz, or GPIO [21]).</span>
<span class="cm"> *    faud, Taud	Frequency, period of the audio sampling.</span>
<span class="cm"> *    ftcm, Ttcm	Frequency, period of the telecom sampling.</span>
<span class="cm"> */</span>

<span class="cp">#define Ser4MCCR0	__REG(0x80060000)  </span><span class="cm">/* Ser. port 4 MCP Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser4MCDR0	__REG(0x80060008)  </span><span class="cm">/* Ser. port 4 MCP Data Reg. 0 (audio) */</span><span class="cp"></span>
<span class="cp">#define Ser4MCDR1	__REG(0x8006000C)  </span><span class="cm">/* Ser. port 4 MCP Data Reg. 1 (telecom) */</span><span class="cp"></span>
<span class="cp">#define Ser4MCDR2	__REG(0x80060010)  </span><span class="cm">/* Ser. port 4 MCP Data Reg. 2 (CODEC reg.) */</span><span class="cp"></span>
<span class="cp">#define Ser4MCSR	__REG(0x80060018)  </span><span class="cm">/* Ser. port 4 MCP Status Reg. */</span><span class="cp"></span>
<span class="cp">#define Ser4MCCR1	__REG(0x90060030)  </span><span class="cm">/* Ser. port 4 MCP Control Reg. 1 */</span><span class="cp"></span>

<span class="cp">#define MCCR0_ASD	Fld (7, 0)	</span><span class="cm">/* Audio Sampling rate Divisor/32  */</span><span class="cp"></span>
                	        	<span class="cm">/* [6..127]                        */</span>
                	        	<span class="cm">/* faud = fmc/(32*ASD)             */</span>
                	        	<span class="cm">/* Taud = 32*ASD*Tmc               */</span>
<span class="cp">#define MCCR0_AudSmpDiv(Div)    	</span><span class="cm">/*  Audio Sampling rate Divisor    */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [192..4064]                    */</span><span class="cp"> \</span>
<span class="cp">                	((Div)/32 &lt;&lt; FShft (MCCR0_ASD))</span>
                	        	<span class="cm">/*  faud = fmc/(32*Floor (Div/32)) */</span>
                	        	<span class="cm">/*  Taud = 32*Floor (Div/32)*Tmc   */</span>
<span class="cp">#define MCCR0_CeilAudSmpDiv(Div)	</span><span class="cm">/*  Ceil. of AudSmpDiv [192..4064] */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) + 31)/32 &lt;&lt; FShft (MCCR0_ASD))</span>
                	        	<span class="cm">/*  faud = fmc/(32*Ceil (Div/32))  */</span>
                	        	<span class="cm">/*  Taud = 32*Ceil (Div/32)*Tmc    */</span>
<span class="cp">#define MCCR0_TSD	Fld (7, 8)	</span><span class="cm">/* Telecom Sampling rate           */</span><span class="cp"></span>
                	        	<span class="cm">/* Divisor/32 [16..127]            */</span>
                	        	<span class="cm">/* ftcm = fmc/(32*TSD)             */</span>
                	        	<span class="cm">/* Ttcm = 32*TSD*Tmc               */</span>
<span class="cp">#define MCCR0_TcmSmpDiv(Div)    	</span><span class="cm">/*  Telecom Sampling rate Divisor  */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [512..4064]                    */</span><span class="cp"> \</span>
<span class="cp">                	((Div)/32 &lt;&lt; FShft (MCCR0_TSD))</span>
                	        	<span class="cm">/*  ftcm = fmc/(32*Floor (Div/32)) */</span>
                	        	<span class="cm">/*  Ttcm = 32*Floor (Div/32)*Tmc   */</span>
<span class="cp">#define MCCR0_CeilTcmSmpDiv(Div)	</span><span class="cm">/*  Ceil. of TcmSmpDiv [512..4064] */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) + 31)/32 &lt;&lt; FShft (MCCR0_TSD))</span>
                	        	<span class="cm">/*  ftcm = fmc/(32*Ceil (Div/32))  */</span>
                	        	<span class="cm">/*  Ttcm = 32*Ceil (Div/32)*Tmc    */</span>
<span class="cp">#define MCCR0_MCE	0x00010000	</span><span class="cm">/* MCP Enable                      */</span><span class="cp"></span>
<span class="cp">#define MCCR0_ECS	0x00020000	</span><span class="cm">/* External Clock Select           */</span><span class="cp"></span>
<span class="cp">#define MCCR0_IntClk	(MCCR0_ECS*0)	</span><span class="cm">/*  Internal Clock (10 or 12 MHz)  */</span><span class="cp"></span>
<span class="cp">#define MCCR0_ExtClk	(MCCR0_ECS*1)	</span><span class="cm">/*  External Clock (GPIO [21])     */</span><span class="cp"></span>
<span class="cp">#define MCCR0_ADM	0x00040000	</span><span class="cm">/* A/D (audio/telecom) data        */</span><span class="cp"></span>
                	        	<span class="cm">/* sampling/storing Mode           */</span>
<span class="cp">#define MCCR0_VldBit	(MCCR0_ADM*0)	</span><span class="cm">/*  Valid Bit storing mode         */</span><span class="cp"></span>
<span class="cp">#define MCCR0_SmpCnt	(MCCR0_ADM*1)	</span><span class="cm">/*  Sampling Counter storing mode  */</span><span class="cp"></span>
<span class="cp">#define MCCR0_TTE	0x00080000	</span><span class="cm">/* Telecom Transmit FIFO 1/2-full  */</span><span class="cp"></span>
                	        	<span class="cm">/* or less interrupt Enable        */</span>
<span class="cp">#define MCCR0_TRE	0x00100000	</span><span class="cm">/* Telecom Receive FIFO 1/2-full   */</span><span class="cp"></span>
                	        	<span class="cm">/* or more interrupt Enable        */</span>
<span class="cp">#define MCCR0_ATE	0x00200000	</span><span class="cm">/* Audio Transmit FIFO 1/2-full    */</span><span class="cp"></span>
                	        	<span class="cm">/* or less interrupt Enable        */</span>
<span class="cp">#define MCCR0_ARE	0x00400000	</span><span class="cm">/* Audio Receive FIFO 1/2-full or  */</span><span class="cp"></span>
                	        	<span class="cm">/* more interrupt Enable           */</span>
<span class="cp">#define MCCR0_LBM	0x00800000	</span><span class="cm">/* Look-Back Mode                  */</span><span class="cp"></span>
<span class="cp">#define MCCR0_ECP	Fld (2, 24)	</span><span class="cm">/* External Clock Prescaler - 1    */</span><span class="cp"></span>
<span class="cp">#define MCCR0_ExtClkDiv(Div)    	</span><span class="cm">/*  External Clock Divisor [1..4]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1) &lt;&lt; FShft (MCCR0_ECP))</span>

<span class="cp">#define MCDR0_DATA	Fld (12, 4)	</span><span class="cm">/* receive/transmit audio DATA     */</span><span class="cp"></span>
                	        	<span class="cm">/* FIFOs                           */</span>

<span class="cp">#define MCDR1_DATA	Fld (14, 2)	</span><span class="cm">/* receive/transmit telecom DATA   */</span><span class="cp"></span>
                	        	<span class="cm">/* FIFOs                           */</span>

                	        	<span class="cm">/* receive/transmit CODEC reg.     */</span>
                	        	<span class="cm">/* FIFOs:                          */</span>
<span class="cp">#define MCDR2_DATA	Fld (16, 0)	</span><span class="cm">/*  reg. DATA                      */</span><span class="cp"></span>
<span class="cp">#define MCDR2_RW	0x00010000	</span><span class="cm">/*  reg. Read/Write (transmit)     */</span><span class="cp"></span>
<span class="cp">#define MCDR2_Rd	(MCDR2_RW*0)	</span><span class="cm">/*   reg. Read                     */</span><span class="cp"></span>
<span class="cp">#define MCDR2_Wr	(MCDR2_RW*1)	</span><span class="cm">/*   reg. Write                    */</span><span class="cp"></span>
<span class="cp">#define MCDR2_ADD	Fld (4, 17)	</span><span class="cm">/*  reg. ADDress                   */</span><span class="cp"></span>

<span class="cp">#define MCSR_ATS	0x00000001	</span><span class="cm">/* Audio Transmit FIFO 1/2-full    */</span><span class="cp"></span>
                	        	<span class="cm">/* or less Service request (read)  */</span>
<span class="cp">#define MCSR_ARS	0x00000002	</span><span class="cm">/* Audio Receive FIFO 1/2-full or  */</span><span class="cp"></span>
                	        	<span class="cm">/* more Service request (read)     */</span>
<span class="cp">#define MCSR_TTS	0x00000004	</span><span class="cm">/* Telecom Transmit FIFO 1/2-full  */</span><span class="cp"></span>
                	        	<span class="cm">/* or less Service request (read)  */</span>
<span class="cp">#define MCSR_TRS	0x00000008	</span><span class="cm">/* Telecom Receive FIFO 1/2-full   */</span><span class="cp"></span>
                	        	<span class="cm">/* or more Service request (read)  */</span>
<span class="cp">#define MCSR_ATU	0x00000010	</span><span class="cm">/* Audio Transmit FIFO Under-run   */</span><span class="cp"></span>
<span class="cp">#define MCSR_ARO	0x00000020	</span><span class="cm">/* Audio Receive FIFO Over-run     */</span><span class="cp"></span>
<span class="cp">#define MCSR_TTU	0x00000040	</span><span class="cm">/* Telecom Transmit FIFO Under-run */</span><span class="cp"></span>
<span class="cp">#define MCSR_TRO	0x00000080	</span><span class="cm">/* Telecom Receive FIFO Over-run   */</span><span class="cp"></span>
<span class="cp">#define MCSR_ANF	0x00000100	</span><span class="cm">/* Audio transmit FIFO Not Full    */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_ANE	0x00000200	</span><span class="cm">/* Audio receive FIFO Not Empty    */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_TNF	0x00000400	</span><span class="cm">/* Telecom transmit FIFO Not Full  */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_TNE	0x00000800	</span><span class="cm">/* Telecom receive FIFO Not Empty  */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_CWC	0x00001000	</span><span class="cm">/* CODEC register Write Completed  */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_CRC	0x00002000	</span><span class="cm">/* CODEC register Read Completed   */</span><span class="cp"></span>
                	        	<span class="cm">/* (read)                          */</span>
<span class="cp">#define MCSR_ACE	0x00004000	</span><span class="cm">/* Audio CODEC Enabled (read)      */</span><span class="cp"></span>
<span class="cp">#define MCSR_TCE	0x00008000	</span><span class="cm">/* Telecom CODEC Enabled (read)    */</span><span class="cp"></span>

<span class="cp">#define MCCR1_CFS	0x00100000	</span><span class="cm">/* Clock Freq. Select              */</span><span class="cp"></span>
<span class="cp">#define MCCR1_F12MHz	(MCCR1_CFS*0)	</span><span class="cm">/*  Freq. (fmc) = ~ 12 MHz         */</span><span class="cp"></span>
                	        	<span class="cm">/*  (11.981 MHz)                   */</span>
<span class="cp">#define MCCR1_F10MHz	(MCCR1_CFS*1)	</span><span class="cm">/*  Freq. (fmc) = ~ 10 MHz         */</span><span class="cp"></span>
                	        	<span class="cm">/*  (9.585 MHz)                    */</span>


<span class="cm">/*</span>
<span class="cm"> * Synchronous Serial Port (SSP) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    Ser4SSCR0 	Serial port 4 Synchronous Serial Port (SSP) Control</span>
<span class="cm"> *              	Register 0 (read/write).</span>
<span class="cm"> *    Ser4SSCR1 	Serial port 4 Synchronous Serial Port (SSP) Control</span>
<span class="cm"> *              	Register 1 (read/write).</span>
<span class="cm"> *              	[Bits SPO and SP are only implemented in versions 2.0</span>
<span class="cm"> *              	(rev. = 8) and higher of the StrongARM SA-1100.]</span>
<span class="cm"> *    Ser4SSDR  	Serial port 4 Synchronous Serial Port (SSP) Data</span>
<span class="cm"> *              	Register (read/write).</span>
<span class="cm"> *    Ser4SSSR  	Serial port 4 Synchronous Serial Port (SSP) Status</span>
<span class="cm"> *              	Register (read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fxtl, Txtl	Frequency, period of the system crystal (3.6864 MHz</span>
<span class="cm"> *              	or 3.5795 MHz).</span>
<span class="cm"> *    fss, Tss  	Frequency, period of the SSP communication.</span>
<span class="cm"> */</span>

<span class="cp">#define Ser4SSCR0	__REG(0x80070060)  </span><span class="cm">/* Ser. port 4 SSP Control Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define Ser4SSCR1	__REG(0x80070064)  </span><span class="cm">/* Ser. port 4 SSP Control Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define Ser4SSDR	__REG(0x8007006C)  </span><span class="cm">/* Ser. port 4 SSP Data Reg. */</span><span class="cp"></span>
<span class="cp">#define Ser4SSSR	__REG(0x80070074)  </span><span class="cm">/* Ser. port 4 SSP Status Reg. */</span><span class="cp"></span>

<span class="cp">#define SSCR0_DSS	Fld (4, 0)	</span><span class="cm">/* Data Size - 1 Select [3..15]    */</span><span class="cp"></span>
<span class="cp">#define SSCR0_DataSize(Size)    	</span><span class="cm">/*  Data Size Select [4..16]       */</span><span class="cp"> \</span>
<span class="cp">                	(((Size) - 1) &lt;&lt; FShft (SSCR0_DSS))</span>
<span class="cp">#define SSCR0_FRF	Fld (2, 4)	</span><span class="cm">/* FRame Format                    */</span><span class="cp"></span>
<span class="cp">#define SSCR0_Motorola	        	</span><span class="cm">/*  Motorola Serial Peripheral     */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  Interface (SPI) format         */</span><span class="cp"> \</span>
<span class="cp">                	(0 &lt;&lt; FShft (SSCR0_FRF))</span>
<span class="cp">#define SSCR0_TI	        	</span><span class="cm">/*  Texas Instruments Synchronous  */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  Serial format                  */</span><span class="cp"> \</span>
<span class="cp">                	(1 &lt;&lt; FShft (SSCR0_FRF))</span>
<span class="cp">#define SSCR0_National	        	</span><span class="cm">/*  National Microwire format      */</span><span class="cp"> \</span>
<span class="cp">                	(2 &lt;&lt; FShft (SSCR0_FRF))</span>
<span class="cp">#define SSCR0_SSE	0x00000080	</span><span class="cm">/* SSP Enable                      */</span><span class="cp"></span>
<span class="cp">#define SSCR0_SCR	Fld (8, 8)	</span><span class="cm">/* Serial Clock Rate divisor/2 - 1 */</span><span class="cp"></span>
                	        	<span class="cm">/* fss = fxtl/(2*(SCR + 1))        */</span>
                	        	<span class="cm">/* Tss = 2*(SCR + 1)*Txtl          */</span>
<span class="cp">#define SSCR0_SerClkDiv(Div)    	</span><span class="cm">/*  Serial Clock Divisor [2..512]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 2)/2 &lt;&lt; FShft (SSCR0_SCR))</span>
                	        	<span class="cm">/*  fss = fxtl/(2*Floor (Div/2))   */</span>
                	        	<span class="cm">/*  Tss = 2*Floor (Div/2)*Txtl     */</span>
<span class="cp">#define SSCR0_CeilSerClkDiv(Div)	</span><span class="cm">/*  Ceil. of SerClkDiv [2..512]    */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/2 &lt;&lt; FShft (SSCR0_SCR))</span>
                	        	<span class="cm">/*  fss = fxtl/(2*Ceil (Div/2))    */</span>
                	        	<span class="cm">/*  Tss = 2*Ceil (Div/2)*Txtl      */</span>

<span class="cp">#define SSCR1_RIE	0x00000001	</span><span class="cm">/* Receive FIFO 1/2-full or more   */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt Enable                */</span>
<span class="cp">#define SSCR1_TIE	0x00000002	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt Enable                */</span>
<span class="cp">#define SSCR1_LBM	0x00000004	</span><span class="cm">/* Look-Back Mode                  */</span><span class="cp"></span>
<span class="cp">#define SSCR1_SPO	0x00000008	</span><span class="cm">/* Sample clock (SCLK) POlarity    */</span><span class="cp"></span>
<span class="cp">#define SSCR1_SClkIactL	(SSCR1_SPO*0)	</span><span class="cm">/*  Sample Clock Inactive Low      */</span><span class="cp"></span>
<span class="cp">#define SSCR1_SClkIactH	(SSCR1_SPO*1)	</span><span class="cm">/*  Sample Clock Inactive High     */</span><span class="cp"></span>
<span class="cp">#define SSCR1_SP	0x00000010	</span><span class="cm">/* Sample clock (SCLK) Phase       */</span><span class="cp"></span>
<span class="cp">#define SSCR1_SClk1P	(SSCR1_SP*0)	</span><span class="cm">/*  Sample Clock active 1 Period   */</span><span class="cp"></span>
                	        	<span class="cm">/*  after frame (SFRM, 1st edge)   */</span>
<span class="cp">#define SSCR1_SClk1_2P	(SSCR1_SP*1)	</span><span class="cm">/*  Sample Clock active 1/2 Period */</span><span class="cp"></span>
                	        	<span class="cm">/*  after frame (SFRM, 1st edge)   */</span>
<span class="cp">#define SSCR1_ECS	0x00000020	</span><span class="cm">/* External Clock Select           */</span><span class="cp"></span>
<span class="cp">#define SSCR1_IntClk	(SSCR1_ECS*0)	</span><span class="cm">/*  Internal Clock                 */</span><span class="cp"></span>
<span class="cp">#define SSCR1_ExtClk	(SSCR1_ECS*1)	</span><span class="cm">/*  External Clock (GPIO [19])     */</span><span class="cp"></span>

<span class="cp">#define SSDR_DATA	Fld (16, 0)	</span><span class="cm">/* receive/transmit DATA FIFOs     */</span><span class="cp"></span>

<span class="cp">#define SSSR_TNF	0x00000002	</span><span class="cm">/* Transmit FIFO Not Full (read)   */</span><span class="cp"></span>
<span class="cp">#define SSSR_RNE	0x00000004	</span><span class="cm">/* Receive FIFO Not Empty (read)   */</span><span class="cp"></span>
<span class="cp">#define SSSR_BSY	0x00000008	</span><span class="cm">/* SSP BuSY (read)                 */</span><span class="cp"></span>
<span class="cp">#define SSSR_TFS	0x00000010	</span><span class="cm">/* Transmit FIFO 1/2-full or less  */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define SSSR_RFS	0x00000020	</span><span class="cm">/* Receive FIFO 1/2-full or more   */</span><span class="cp"></span>
                	        	<span class="cm">/* Service request (read)          */</span>
<span class="cp">#define SSSR_ROR	0x00000040	</span><span class="cm">/* Receive FIFO Over-Run           */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Operating System (OS) timer control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    OSMR0     	Operating System (OS) timer Match Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OSMR1     	Operating System (OS) timer Match Register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OSMR2     	Operating System (OS) timer Match Register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OSMR3     	Operating System (OS) timer Match Register 3</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OSCR      	Operating System (OS) timer Counter Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OSSR      	Operating System (OS) timer Status Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OWER      	Operating System (OS) timer Watch-dog Enable Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    OIER      	Operating System (OS) timer Interrupt Enable Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> */</span>

<span class="cp">#define OSMR0  		__REG(0x90000000)  </span><span class="cm">/* OS timer Match Reg. 0 */</span><span class="cp"></span>
<span class="cp">#define OSMR1  		__REG(0x90000004)  </span><span class="cm">/* OS timer Match Reg. 1 */</span><span class="cp"></span>
<span class="cp">#define OSMR2  		__REG(0x90000008)  </span><span class="cm">/* OS timer Match Reg. 2 */</span><span class="cp"></span>
<span class="cp">#define OSMR3  		__REG(0x9000000c)  </span><span class="cm">/* OS timer Match Reg. 3 */</span><span class="cp"></span>
<span class="cp">#define OSCR   	__REG(0x90000010)  </span><span class="cm">/* OS timer Counter Reg. */</span><span class="cp"></span>
<span class="cp">#define OSSR   	__REG(0x90000014	)  </span><span class="cm">/* OS timer Status Reg. */</span><span class="cp"></span>
<span class="cp">#define OWER   	__REG(0x90000018	)  </span><span class="cm">/* OS timer Watch-dog Enable Reg. */</span><span class="cp"></span>
<span class="cp">#define OIER   	__REG(0x9000001C	)  </span><span class="cm">/* OS timer Interrupt Enable Reg. */</span><span class="cp"></span>

<span class="cp">#define OSSR_M(Nb)	        	</span><span class="cm">/* Match detected [0..3]           */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define OSSR_M0 	OSSR_M (0)	</span><span class="cm">/* Match detected 0                */</span><span class="cp"></span>
<span class="cp">#define OSSR_M1 	OSSR_M (1)	</span><span class="cm">/* Match detected 1                */</span><span class="cp"></span>
<span class="cp">#define OSSR_M2 	OSSR_M (2)	</span><span class="cm">/* Match detected 2                */</span><span class="cp"></span>
<span class="cp">#define OSSR_M3 	OSSR_M (3)	</span><span class="cm">/* Match detected 3                */</span><span class="cp"></span>

<span class="cp">#define OWER_WME	0x00000001	</span><span class="cm">/* Watch-dog Match Enable          */</span><span class="cp"></span>
                	        	<span class="cm">/* (set only)                      */</span>

<span class="cp">#define OIER_E(Nb)	        	</span><span class="cm">/* match interrupt Enable [0..3]   */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define OIER_E0 	OIER_E (0)	</span><span class="cm">/* match interrupt Enable 0        */</span><span class="cp"></span>
<span class="cp">#define OIER_E1 	OIER_E (1)	</span><span class="cm">/* match interrupt Enable 1        */</span><span class="cp"></span>
<span class="cp">#define OIER_E2 	OIER_E (2)	</span><span class="cm">/* match interrupt Enable 2        */</span><span class="cp"></span>
<span class="cp">#define OIER_E3 	OIER_E (3)	</span><span class="cm">/* match interrupt Enable 3        */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Real-Time Clock (RTC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    RTAR      	Real-Time Clock (RTC) Alarm Register (read/write).</span>
<span class="cm"> *    RCNR      	Real-Time Clock (RTC) CouNt Register (read/write).</span>
<span class="cm"> *    RTTR      	Real-Time Clock (RTC) Trim Register (read/write).</span>
<span class="cm"> *    RTSR      	Real-Time Clock (RTC) Status Register (read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    frtx, Trtx	Frequency, period of the real-time clock crystal</span>
<span class="cm"> *              	(32.768 kHz nominal).</span>
<span class="cm"> *    frtc, Trtc	Frequency, period of the real-time clock counter</span>
<span class="cm"> *              	(1 Hz nominal).</span>
<span class="cm"> */</span>

<span class="cp">#define RTAR		__REG(0x90010000)  </span><span class="cm">/* RTC Alarm Reg. */</span><span class="cp"></span>
<span class="cp">#define RCNR		__REG(0x90010004)  </span><span class="cm">/* RTC CouNt Reg. */</span><span class="cp"></span>
<span class="cp">#define RTTR		__REG(0x90010008)  </span><span class="cm">/* RTC Trim Reg. */</span><span class="cp"></span>
<span class="cp">#define RTSR		__REG(0x90010010)  </span><span class="cm">/* RTC Status Reg. */</span><span class="cp"></span>

<span class="cp">#define RTTR_C  	Fld (16, 0)	</span><span class="cm">/* clock divider Count - 1         */</span><span class="cp"></span>
<span class="cp">#define RTTR_D  	Fld (10, 16)	</span><span class="cm">/* trim Delete count               */</span><span class="cp"></span>
                	        	<span class="cm">/* frtc = (1023*(C + 1) - D)*frtx/ */</span>
                	        	<span class="cm">/*        (1023*(C + 1)^2)         */</span>
                	        	<span class="cm">/* Trtc = (1023*(C + 1)^2)*Trtx/   */</span>
                	        	<span class="cm">/*        (1023*(C + 1) - D)       */</span>

<span class="cp">#define RTSR_AL 	0x00000001	</span><span class="cm">/* ALarm detected                  */</span><span class="cp"></span>
<span class="cp">#define RTSR_HZ 	0x00000002	</span><span class="cm">/* 1 Hz clock detected             */</span><span class="cp"></span>
<span class="cp">#define RTSR_ALE	0x00000004	</span><span class="cm">/* ALarm interrupt Enable          */</span><span class="cp"></span>
<span class="cp">#define RTSR_HZE	0x00000008	</span><span class="cm">/* 1 Hz clock interrupt Enable     */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Power Manager (PM) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    PMCR      	Power Manager (PM) Control Register (read/write).</span>
<span class="cm"> *    PSSR      	Power Manager (PM) Sleep Status Register (read/write).</span>
<span class="cm"> *    PSPR      	Power Manager (PM) Scratch-Pad Register (read/write).</span>
<span class="cm"> *    PWER      	Power Manager (PM) Wake-up Enable Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    PCFR      	Power Manager (PM) general ConFiguration Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    PPCR      	Power Manager (PM) Phase-Locked Loop (PLL)</span>
<span class="cm"> *              	Configuration Register (read/write).</span>
<span class="cm"> *    PGSR      	Power Manager (PM) General-Purpose Input/Output (GPIO)</span>
<span class="cm"> *              	Sleep state Register (read/write, see GPIO pins).</span>
<span class="cm"> *    POSR      	Power Manager (PM) Oscillator Status Register (read).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fxtl, Txtl	Frequency, period of the system crystal (3.6864 MHz</span>
<span class="cm"> *              	or 3.5795 MHz).</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> */</span>

<span class="cp">#define PMCR		__REG(0x90020000)  </span><span class="cm">/* PM Control Reg. */</span><span class="cp"></span>
<span class="cp">#define PSSR		__REG(0x90020004)  </span><span class="cm">/* PM Sleep Status Reg. */</span><span class="cp"></span>
<span class="cp">#define PSPR		__REG(0x90020008)  </span><span class="cm">/* PM Scratch-Pad Reg. */</span><span class="cp"></span>
<span class="cp">#define PWER		__REG(0x9002000C)  </span><span class="cm">/* PM Wake-up Enable Reg. */</span><span class="cp"></span>
<span class="cp">#define PCFR		__REG(0x90020010)  </span><span class="cm">/* PM general ConFiguration Reg. */</span><span class="cp"></span>
<span class="cp">#define PPCR		__REG(0x90020014)  </span><span class="cm">/* PM PLL Configuration Reg. */</span><span class="cp"></span>
<span class="cp">#define PGSR		__REG(0x90020018)  </span><span class="cm">/* PM GPIO Sleep state Reg. */</span><span class="cp"></span>
<span class="cp">#define POSR		__REG(0x9002001C)  </span><span class="cm">/* PM Oscillator Status Reg. */</span><span class="cp"></span>

<span class="cp">#define PMCR_SF 	0x00000001	</span><span class="cm">/* Sleep Force (set only)          */</span><span class="cp"></span>

<span class="cp">#define PSSR_SS 	0x00000001	</span><span class="cm">/* Software Sleep                  */</span><span class="cp"></span>
<span class="cp">#define PSSR_BFS	0x00000002	</span><span class="cm">/* Battery Fault Status            */</span><span class="cp"></span>
                	        	<span class="cm">/* (BATT_FAULT)                    */</span>
<span class="cp">#define PSSR_VFS	0x00000004	</span><span class="cm">/* Vdd Fault Status (VDD_FAULT)    */</span><span class="cp"></span>
<span class="cp">#define PSSR_DH 	0x00000008	</span><span class="cm">/* DRAM control Hold               */</span><span class="cp"></span>
<span class="cp">#define PSSR_PH 	0x00000010	</span><span class="cm">/* Peripheral control Hold         */</span><span class="cp"></span>

<span class="cp">#define PWER_GPIO(Nb)	GPIO_GPIO (Nb)	</span><span class="cm">/* GPIO [0..27] wake-up enable     */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO0	PWER_GPIO (0)	</span><span class="cm">/* GPIO  [0] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO1	PWER_GPIO (1)	</span><span class="cm">/* GPIO  [1] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO2	PWER_GPIO (2)	</span><span class="cm">/* GPIO  [2] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO3	PWER_GPIO (3)	</span><span class="cm">/* GPIO  [3] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO4	PWER_GPIO (4)	</span><span class="cm">/* GPIO  [4] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO5	PWER_GPIO (5)	</span><span class="cm">/* GPIO  [5] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO6	PWER_GPIO (6)	</span><span class="cm">/* GPIO  [6] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO7	PWER_GPIO (7)	</span><span class="cm">/* GPIO  [7] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO8	PWER_GPIO (8)	</span><span class="cm">/* GPIO  [8] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO9	PWER_GPIO (9)	</span><span class="cm">/* GPIO  [9] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO10	PWER_GPIO (10)	</span><span class="cm">/* GPIO [10] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO11	PWER_GPIO (11)	</span><span class="cm">/* GPIO [11] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO12	PWER_GPIO (12)	</span><span class="cm">/* GPIO [12] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO13	PWER_GPIO (13)	</span><span class="cm">/* GPIO [13] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO14	PWER_GPIO (14)	</span><span class="cm">/* GPIO [14] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO15	PWER_GPIO (15)	</span><span class="cm">/* GPIO [15] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO16	PWER_GPIO (16)	</span><span class="cm">/* GPIO [16] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO17	PWER_GPIO (17)	</span><span class="cm">/* GPIO [17] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO18	PWER_GPIO (18)	</span><span class="cm">/* GPIO [18] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO19	PWER_GPIO (19)	</span><span class="cm">/* GPIO [19] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO20	PWER_GPIO (20)	</span><span class="cm">/* GPIO [20] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO21	PWER_GPIO (21)	</span><span class="cm">/* GPIO [21] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO22	PWER_GPIO (22)	</span><span class="cm">/* GPIO [22] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO23	PWER_GPIO (23)	</span><span class="cm">/* GPIO [23] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO24	PWER_GPIO (24)	</span><span class="cm">/* GPIO [24] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO25	PWER_GPIO (25)	</span><span class="cm">/* GPIO [25] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO26	PWER_GPIO (26)	</span><span class="cm">/* GPIO [26] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_GPIO27	PWER_GPIO (27)	</span><span class="cm">/* GPIO [27] wake-up enable        */</span><span class="cp"></span>
<span class="cp">#define PWER_RTC	0x80000000	</span><span class="cm">/* RTC alarm wake-up enable        */</span><span class="cp"></span>

<span class="cp">#define PCFR_OPDE	0x00000001	</span><span class="cm">/* Oscillator Power-Down Enable    */</span><span class="cp"></span>
<span class="cp">#define PCFR_ClkRun	(PCFR_OPDE*0)	</span><span class="cm">/*  Clock Running in sleep mode    */</span><span class="cp"></span>
<span class="cp">#define PCFR_ClkStp	(PCFR_OPDE*1)	</span><span class="cm">/*  Clock Stopped in sleep mode    */</span><span class="cp"></span>
<span class="cp">#define PCFR_FP 	0x00000002	</span><span class="cm">/* Float PCMCIA pins               */</span><span class="cp"></span>
<span class="cp">#define PCFR_PCMCIANeg	(PCFR_FP*0)	</span><span class="cm">/*  PCMCIA pins Negated (1)        */</span><span class="cp"></span>
<span class="cp">#define PCFR_PCMCIAFlt	(PCFR_FP*1)	</span><span class="cm">/*  PCMCIA pins Floating           */</span><span class="cp"></span>
<span class="cp">#define PCFR_FS 	0x00000004	</span><span class="cm">/* Float Static memory pins        */</span><span class="cp"></span>
<span class="cp">#define PCFR_StMemNeg	(PCFR_FS*0)	</span><span class="cm">/*  Static Memory pins Negated (1) */</span><span class="cp"></span>
<span class="cp">#define PCFR_StMemFlt	(PCFR_FS*1)	</span><span class="cm">/*  Static Memory pins Floating    */</span><span class="cp"></span>
<span class="cp">#define PCFR_FO 	0x00000008	</span><span class="cm">/* Force RTC oscillator            */</span><span class="cp"></span>
                	        	<span class="cm">/* (32.768 kHz) enable On          */</span>

<span class="cp">#define PPCR_CCF	Fld (5, 0)	</span><span class="cm">/* CPU core Clock (CCLK) Freq.     */</span><span class="cp"></span>
<span class="cp">#define PPCR_Fx16	        	</span><span class="cm">/*  Freq. x 16 (fcpu = 16*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x00 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx20	        	</span><span class="cm">/*  Freq. x 20 (fcpu = 20*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x01 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx24	        	</span><span class="cm">/*  Freq. x 24 (fcpu = 24*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x02 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx28	        	</span><span class="cm">/*  Freq. x 28 (fcpu = 28*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x03 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx32	        	</span><span class="cm">/*  Freq. x 32 (fcpu = 32*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x04 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx36	        	</span><span class="cm">/*  Freq. x 36 (fcpu = 36*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x05 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx40	        	</span><span class="cm">/*  Freq. x 40 (fcpu = 40*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x06 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx44	        	</span><span class="cm">/*  Freq. x 44 (fcpu = 44*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x07 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx48	        	</span><span class="cm">/*  Freq. x 48 (fcpu = 48*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x08 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx52	        	</span><span class="cm">/*  Freq. x 52 (fcpu = 52*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x09 &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx56	        	</span><span class="cm">/*  Freq. x 56 (fcpu = 56*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0A &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx60	        	</span><span class="cm">/*  Freq. x 60 (fcpu = 60*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0B &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx64	        	</span><span class="cm">/*  Freq. x 64 (fcpu = 64*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0C &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx68	        	</span><span class="cm">/*  Freq. x 68 (fcpu = 68*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0D &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx72	        	</span><span class="cm">/*  Freq. x 72 (fcpu = 72*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0E &lt;&lt; FShft (PPCR_CCF))</span>
<span class="cp">#define PPCR_Fx76	        	</span><span class="cm">/*  Freq. x 76 (fcpu = 76*fxtl)    */</span><span class="cp"> \</span>
<span class="cp">                	(0x0F &lt;&lt; FShft (PPCR_CCF))</span>
                	        	<span class="cm">/*  3.6864 MHz crystal (fxtl):     */</span>
<span class="cp">#define PPCR_F59_0MHz	PPCR_Fx16	</span><span class="cm">/*   Freq. (fcpu) =  59.0 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F73_7MHz	PPCR_Fx20	</span><span class="cm">/*   Freq. (fcpu) =  73.7 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F88_5MHz	PPCR_Fx24	</span><span class="cm">/*   Freq. (fcpu) =  88.5 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F103_2MHz	PPCR_Fx28	</span><span class="cm">/*   Freq. (fcpu) = 103.2 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F118_0MHz	PPCR_Fx32	</span><span class="cm">/*   Freq. (fcpu) = 118.0 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F132_7MHz	PPCR_Fx36	</span><span class="cm">/*   Freq. (fcpu) = 132.7 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F147_5MHz	PPCR_Fx40	</span><span class="cm">/*   Freq. (fcpu) = 147.5 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F162_2MHz	PPCR_Fx44	</span><span class="cm">/*   Freq. (fcpu) = 162.2 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F176_9MHz	PPCR_Fx48	</span><span class="cm">/*   Freq. (fcpu) = 176.9 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F191_7MHz	PPCR_Fx52	</span><span class="cm">/*   Freq. (fcpu) = 191.7 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F206_4MHz	PPCR_Fx56	</span><span class="cm">/*   Freq. (fcpu) = 206.4 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F221_2MHz	PPCR_Fx60	</span><span class="cm">/*   Freq. (fcpu) = 221.2 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F239_6MHz	PPCR_Fx64	</span><span class="cm">/*   Freq. (fcpu) = 239.6 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F250_7MHz	PPCR_Fx68	</span><span class="cm">/*   Freq. (fcpu) = 250.7 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F265_4MHz	PPCR_Fx72	</span><span class="cm">/*   Freq. (fcpu) = 265.4 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F280_2MHz	PPCR_Fx76	</span><span class="cm">/*   Freq. (fcpu) = 280.2 MHz      */</span><span class="cp"></span>
                	        	<span class="cm">/*  3.5795 MHz crystal (fxtl):     */</span>
<span class="cp">#define PPCR_F57_3MHz	PPCR_Fx16	</span><span class="cm">/*   Freq. (fcpu) =  57.3 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F71_6MHz	PPCR_Fx20	</span><span class="cm">/*   Freq. (fcpu) =  71.6 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F85_9MHz	PPCR_Fx24	</span><span class="cm">/*   Freq. (fcpu) =  85.9 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F100_2MHz	PPCR_Fx28	</span><span class="cm">/*   Freq. (fcpu) = 100.2 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F114_5MHz	PPCR_Fx32	</span><span class="cm">/*   Freq. (fcpu) = 114.5 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F128_9MHz	PPCR_Fx36	</span><span class="cm">/*   Freq. (fcpu) = 128.9 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F143_2MHz	PPCR_Fx40	</span><span class="cm">/*   Freq. (fcpu) = 143.2 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F157_5MHz	PPCR_Fx44	</span><span class="cm">/*   Freq. (fcpu) = 157.5 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F171_8MHz	PPCR_Fx48	</span><span class="cm">/*   Freq. (fcpu) = 171.8 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F186_1MHz	PPCR_Fx52	</span><span class="cm">/*   Freq. (fcpu) = 186.1 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F200_5MHz	PPCR_Fx56	</span><span class="cm">/*   Freq. (fcpu) = 200.5 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F214_8MHz	PPCR_Fx60	</span><span class="cm">/*   Freq. (fcpu) = 214.8 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F229_1MHz	PPCR_Fx64	</span><span class="cm">/*   Freq. (fcpu) = 229.1 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F243_4MHz	PPCR_Fx68	</span><span class="cm">/*   Freq. (fcpu) = 243.4 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F257_7MHz	PPCR_Fx72	</span><span class="cm">/*   Freq. (fcpu) = 257.7 MHz      */</span><span class="cp"></span>
<span class="cp">#define PPCR_F272_0MHz	PPCR_Fx76	</span><span class="cm">/*   Freq. (fcpu) = 272.0 MHz      */</span><span class="cp"></span>

<span class="cp">#define POSR_OOK	0x00000001	</span><span class="cm">/* RTC Oscillator (32.768 kHz) OK  */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Reset Controller (RC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    RSRR      	Reset Controller (RC) Software Reset Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    RCSR      	Reset Controller (RC) Status Register (read/write).</span>
<span class="cm"> */</span>

<span class="cp">#define RSRR		__REG(0x90030000)  </span><span class="cm">/* RC Software Reset Reg. */</span><span class="cp"></span>
<span class="cp">#define RCSR		__REG(0x90030004)  </span><span class="cm">/* RC Status Reg. */</span><span class="cp"></span>

<span class="cp">#define RSRR_SWR	0x00000001	</span><span class="cm">/* SoftWare Reset (set only)       */</span><span class="cp"></span>

<span class="cp">#define RCSR_HWR	0x00000001	</span><span class="cm">/* HardWare Reset                  */</span><span class="cp"></span>
<span class="cp">#define RCSR_SWR	0x00000002	</span><span class="cm">/* SoftWare Reset                  */</span><span class="cp"></span>
<span class="cp">#define RCSR_WDR	0x00000004	</span><span class="cm">/* Watch-Dog Reset                 */</span><span class="cp"></span>
<span class="cp">#define RCSR_SMR	0x00000008	</span><span class="cm">/* Sleep-Mode Reset                */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Test unit control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    TUCR      	Test Unit Control Register (read/write).</span>
<span class="cm"> */</span>

<span class="cp">#define TUCR		__REG(0x90030008)  </span><span class="cm">/* Test Unit Control Reg. */</span><span class="cp"></span>

<span class="cp">#define TUCR_TIC	0x00000040	</span><span class="cm">/* TIC mode                        */</span><span class="cp"></span>
<span class="cp">#define TUCR_TTST	0x00000080	</span><span class="cm">/* Trim TeST mode                  */</span><span class="cp"></span>
<span class="cp">#define TUCR_RCRC	0x00000100	</span><span class="cm">/* Richard&#39;s Cyclic Redundancy     */</span><span class="cp"></span>
                	        	<span class="cm">/* Check                           */</span>
<span class="cp">#define TUCR_PMD	0x00000200	</span><span class="cm">/* Power Management Disable        */</span><span class="cp"></span>
<span class="cp">#define TUCR_MR 	0x00000400	</span><span class="cm">/* Memory Request mode             */</span><span class="cp"></span>
<span class="cp">#define TUCR_NoMB	(TUCR_MR*0)	</span><span class="cm">/*  No Memory Bus request &amp; grant  */</span><span class="cp"></span>
<span class="cp">#define TUCR_MBGPIO	(TUCR_MR*1)	</span><span class="cm">/*  Memory Bus request (MBREQ) &amp;   */</span><span class="cp"></span>
                	        	<span class="cm">/*  grant (MBGNT) on GPIO [22:21]  */</span>
<span class="cp">#define TUCR_CTB	Fld (3, 20)	</span><span class="cm">/* Clock Test Bits                 */</span><span class="cp"></span>
<span class="cp">#define TUCR_FDC	0x00800000	</span><span class="cm">/* RTC Force Delete Count          */</span><span class="cp"></span>
<span class="cp">#define TUCR_FMC	0x01000000	</span><span class="cm">/* Force Michelle&#39;s Control mode   */</span><span class="cp"></span>
<span class="cp">#define TUCR_TMC	0x02000000	</span><span class="cm">/* RTC Trimmer Multiplexer Control */</span><span class="cp"></span>
<span class="cp">#define TUCR_DPS	0x04000000	</span><span class="cm">/* Disallow Pad Sleep              */</span><span class="cp"></span>
<span class="cp">#define TUCR_TSEL	Fld (3, 29)	</span><span class="cm">/* clock Test SELect on GPIO [27]  */</span><span class="cp"></span>
<span class="cp">#define TUCR_32_768kHz	        	</span><span class="cm">/*  32.768 kHz osc. on GPIO [27]   */</span><span class="cp"> \</span>
<span class="cp">                	(0 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_3_6864MHz	        	</span><span class="cm">/*  3.6864 MHz osc. on GPIO [27]   */</span><span class="cp"> \</span>
<span class="cp">                	(1 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_VDD	        	</span><span class="cm">/*  VDD ring osc./16 on GPIO [27]  */</span><span class="cp"> \</span>
<span class="cp">                	(2 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_96MHzPLL	        	</span><span class="cm">/*  96 MHz PLL/4 on GPIO [27]      */</span><span class="cp"> \</span>
<span class="cp">                	(3 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_Clock	        	</span><span class="cm">/*  internal (fcpu/2) &amp; 32.768 kHz */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  Clocks on GPIO [26:27]         */</span><span class="cp"> \</span>
<span class="cp">                	(4 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_3_6864MHzA	        	</span><span class="cm">/*  3.6864 MHz osc. on GPIO [27]   */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  (Alternative)                  */</span><span class="cp"> \</span>
<span class="cp">                	(5 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_MainPLL	        	</span><span class="cm">/*  Main PLL/16 on GPIO [27]       */</span><span class="cp"> \</span>
<span class="cp">                	(6 &lt;&lt; FShft (TUCR_TSEL))</span>
<span class="cp">#define TUCR_VDDL	        	</span><span class="cm">/*  VDDL ring osc./4 on GPIO [27]  */</span><span class="cp"> \</span>
<span class="cp">                	(7 &lt;&lt; FShft (TUCR_TSEL))</span>


<span class="cm">/*</span>
<span class="cm"> * General-Purpose Input/Output (GPIO) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    GPLR      	General-Purpose Input/Output (GPIO) Pin Level</span>
<span class="cm"> *              	Register (read).</span>
<span class="cm"> *    GPDR      	General-Purpose Input/Output (GPIO) Pin Direction</span>
<span class="cm"> *              	Register (read/write).</span>
<span class="cm"> *    GPSR      	General-Purpose Input/Output (GPIO) Pin output Set</span>
<span class="cm"> *              	Register (write).</span>
<span class="cm"> *    GPCR      	General-Purpose Input/Output (GPIO) Pin output Clear</span>
<span class="cm"> *              	Register (write).</span>
<span class="cm"> *    GRER      	General-Purpose Input/Output (GPIO) Rising-Edge</span>
<span class="cm"> *              	detect Register (read/write).</span>
<span class="cm"> *    GFER      	General-Purpose Input/Output (GPIO) Falling-Edge</span>
<span class="cm"> *              	detect Register (read/write).</span>
<span class="cm"> *    GEDR      	General-Purpose Input/Output (GPIO) Edge Detect</span>
<span class="cm"> *              	status Register (read/write).</span>
<span class="cm"> *    GAFR      	General-Purpose Input/Output (GPIO) Alternate</span>
<span class="cm"> *              	Function Register (read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clock</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> */</span>

<span class="cp">#define GPLR		__REG(0x90040000)  </span><span class="cm">/* GPIO Pin Level Reg.             */</span><span class="cp"></span>
<span class="cp">#define GPDR		__REG(0x90040004)  </span><span class="cm">/* GPIO Pin Direction Reg.         */</span><span class="cp"></span>
<span class="cp">#define GPSR		__REG(0x90040008)  </span><span class="cm">/* GPIO Pin output Set Reg.        */</span><span class="cp"></span>
<span class="cp">#define GPCR		__REG(0x9004000C)  </span><span class="cm">/* GPIO Pin output Clear Reg.      */</span><span class="cp"></span>
<span class="cp">#define GRER		__REG(0x90040010)  </span><span class="cm">/* GPIO Rising-Edge detect Reg.    */</span><span class="cp"></span>
<span class="cp">#define GFER		__REG(0x90040014)  </span><span class="cm">/* GPIO Falling-Edge detect Reg.   */</span><span class="cp"></span>
<span class="cp">#define GEDR		__REG(0x90040018)  </span><span class="cm">/* GPIO Edge Detect status Reg.    */</span><span class="cp"></span>
<span class="cp">#define GAFR		__REG(0x9004001C)  </span><span class="cm">/* GPIO Alternate Function Reg.    */</span><span class="cp"></span>

<span class="cp">#define GPIO_MIN	(0)</span>
<span class="cp">#define GPIO_MAX	(27)</span>

<span class="cp">#define GPIO_GPIO(Nb)	        	</span><span class="cm">/* GPIO [0..27]                    */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define GPIO_GPIO0	GPIO_GPIO (0)	</span><span class="cm">/* GPIO  [0]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO1	GPIO_GPIO (1)	</span><span class="cm">/* GPIO  [1]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO2	GPIO_GPIO (2)	</span><span class="cm">/* GPIO  [2]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO3	GPIO_GPIO (3)	</span><span class="cm">/* GPIO  [3]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO4	GPIO_GPIO (4)	</span><span class="cm">/* GPIO  [4]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO5	GPIO_GPIO (5)	</span><span class="cm">/* GPIO  [5]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO6	GPIO_GPIO (6)	</span><span class="cm">/* GPIO  [6]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO7	GPIO_GPIO (7)	</span><span class="cm">/* GPIO  [7]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO8	GPIO_GPIO (8)	</span><span class="cm">/* GPIO  [8]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO9	GPIO_GPIO (9)	</span><span class="cm">/* GPIO  [9]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO10	GPIO_GPIO (10)	</span><span class="cm">/* GPIO [10]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO11	GPIO_GPIO (11)	</span><span class="cm">/* GPIO [11]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO12	GPIO_GPIO (12)	</span><span class="cm">/* GPIO [12]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO13	GPIO_GPIO (13)	</span><span class="cm">/* GPIO [13]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO14	GPIO_GPIO (14)	</span><span class="cm">/* GPIO [14]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO15	GPIO_GPIO (15)	</span><span class="cm">/* GPIO [15]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO16	GPIO_GPIO (16)	</span><span class="cm">/* GPIO [16]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO17	GPIO_GPIO (17)	</span><span class="cm">/* GPIO [17]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO18	GPIO_GPIO (18)	</span><span class="cm">/* GPIO [18]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO19	GPIO_GPIO (19)	</span><span class="cm">/* GPIO [19]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO20	GPIO_GPIO (20)	</span><span class="cm">/* GPIO [20]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO21	GPIO_GPIO (21)	</span><span class="cm">/* GPIO [21]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO22	GPIO_GPIO (22)	</span><span class="cm">/* GPIO [22]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO23	GPIO_GPIO (23)	</span><span class="cm">/* GPIO [23]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO24	GPIO_GPIO (24)	</span><span class="cm">/* GPIO [24]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO25	GPIO_GPIO (25)	</span><span class="cm">/* GPIO [25]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO26	GPIO_GPIO (26)	</span><span class="cm">/* GPIO [26]                       */</span><span class="cp"></span>
<span class="cp">#define GPIO_GPIO27	GPIO_GPIO (27)	</span><span class="cm">/* GPIO [27]                       */</span><span class="cp"></span>

<span class="cp">#define GPIO_LDD(Nb)	        	</span><span class="cm">/* LCD Data [8..15] (O)            */</span><span class="cp"> \</span>
<span class="cp">                	GPIO_GPIO ((Nb) - 6)</span>
<span class="cp">#define GPIO_LDD8	GPIO_LDD (8)	</span><span class="cm">/* LCD Data  [8] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD9	GPIO_LDD (9)	</span><span class="cm">/* LCD Data  [9] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD10	GPIO_LDD (10)	</span><span class="cm">/* LCD Data [10] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD11	GPIO_LDD (11)	</span><span class="cm">/* LCD Data [11] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD12	GPIO_LDD (12)	</span><span class="cm">/* LCD Data [12] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD13	GPIO_LDD (13)	</span><span class="cm">/* LCD Data [13] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD14	GPIO_LDD (14)	</span><span class="cm">/* LCD Data [14] (O)               */</span><span class="cp"></span>
<span class="cp">#define GPIO_LDD15	GPIO_LDD (15)	</span><span class="cm">/* LCD Data [15] (O)               */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 4:                    */</span>
<span class="cp">#define GPIO_SSP_TXD	GPIO_GPIO (10)	</span><span class="cm">/*  SSP Transmit Data (O)          */</span><span class="cp"></span>
<span class="cp">#define GPIO_SSP_RXD	GPIO_GPIO (11)	</span><span class="cm">/*  SSP Receive Data (I)           */</span><span class="cp"></span>
<span class="cp">#define GPIO_SSP_SCLK	GPIO_GPIO (12)	</span><span class="cm">/*  SSP Sample CLocK (O)           */</span><span class="cp"></span>
<span class="cp">#define GPIO_SSP_SFRM	GPIO_GPIO (13)	</span><span class="cm">/*  SSP Sample FRaMe (O)           */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 1:                    */</span>
<span class="cp">#define GPIO_UART_TXD	GPIO_GPIO (14)	</span><span class="cm">/*  UART Transmit Data (O)         */</span><span class="cp"></span>
<span class="cp">#define GPIO_UART_RXD	GPIO_GPIO (15)	</span><span class="cm">/*  UART Receive Data (I)          */</span><span class="cp"></span>
<span class="cp">#define GPIO_SDLC_SCLK	GPIO_GPIO (16)	</span><span class="cm">/*  SDLC Sample CLocK (I/O)        */</span><span class="cp"></span>
<span class="cp">#define GPIO_SDLC_AAF	GPIO_GPIO (17)	</span><span class="cm">/*  SDLC Abort After Frame (O)     */</span><span class="cp"></span>
<span class="cp">#define GPIO_UART_SCLK1	GPIO_GPIO (18)	</span><span class="cm">/*  UART Sample CLocK 1 (I)        */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 4:                    */</span>
<span class="cp">#define GPIO_SSP_CLK	GPIO_GPIO (19)	</span><span class="cm">/*  SSP external CLocK (I)         */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 3:                    */</span>
<span class="cp">#define GPIO_UART_SCLK3	GPIO_GPIO (20)	</span><span class="cm">/*  UART Sample CLocK 3 (I)        */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 4:                    */</span>
<span class="cp">#define GPIO_MCP_CLK	GPIO_GPIO (21)	</span><span class="cm">/*  MCP CLocK (I)                  */</span><span class="cp"></span>
                	        	<span class="cm">/* test controller:                */</span>
<span class="cp">#define GPIO_TIC_ACK	GPIO_GPIO (21)	</span><span class="cm">/*  TIC ACKnowledge (O)            */</span><span class="cp"></span>
<span class="cp">#define GPIO_MBGNT	GPIO_GPIO (21)	</span><span class="cm">/*  Memory Bus GraNT (O)           */</span><span class="cp"></span>
<span class="cp">#define GPIO_TREQA	GPIO_GPIO (22)	</span><span class="cm">/*  TIC REQuest A (I)              */</span><span class="cp"></span>
<span class="cp">#define GPIO_MBREQ	GPIO_GPIO (22)	</span><span class="cm">/*  Memory Bus REQuest (I)         */</span><span class="cp"></span>
<span class="cp">#define GPIO_TREQB	GPIO_GPIO (23)	</span><span class="cm">/*  TIC REQuest B (I)              */</span><span class="cp"></span>
<span class="cp">#define GPIO_1Hz	GPIO_GPIO (25)	</span><span class="cm">/* 1 Hz clock (O)                  */</span><span class="cp"></span>
<span class="cp">#define GPIO_RCLK	GPIO_GPIO (26)	</span><span class="cm">/* internal (R) CLocK (O, fcpu/2)  */</span><span class="cp"></span>
<span class="cp">#define GPIO_32_768kHz	GPIO_GPIO (27)	</span><span class="cm">/* 32.768 kHz clock (O, RTC)       */</span><span class="cp"></span>

<span class="cp">#define GPDR_In 	0       	</span><span class="cm">/* Input                           */</span><span class="cp"></span>
<span class="cp">#define GPDR_Out	1       	</span><span class="cm">/* Output                          */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Interrupt Controller (IC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    ICIP      	Interrupt Controller (IC) Interrupt ReQuest (IRQ)</span>
<span class="cm"> *              	Pending register (read).</span>
<span class="cm"> *    ICMR      	Interrupt Controller (IC) Mask Register (read/write).</span>
<span class="cm"> *    ICLR      	Interrupt Controller (IC) Level Register (read/write).</span>
<span class="cm"> *    ICCR      	Interrupt Controller (IC) Control Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[The ICCR register is only implemented in versions 2.0</span>
<span class="cm"> *              	(rev. = 8) and higher of the StrongARM SA-1100.]</span>
<span class="cm"> *    ICFP      	Interrupt Controller (IC) Fast Interrupt reQuest</span>
<span class="cm"> *              	(FIQ) Pending register (read).</span>
<span class="cm"> *    ICPR      	Interrupt Controller (IC) Pending Register (read).</span>
<span class="cm"> *              	[The ICPR register is active low (inverted) in</span>
<span class="cm"> *              	versions 1.0 (rev. = 1) and 1.1 (rev. = 2) of the</span>
<span class="cm"> *              	StrongARM SA-1100, it is active high (non-inverted) in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher.]</span>
<span class="cm"> */</span>

<span class="cp">#define ICIP		__REG(0x90050000)  </span><span class="cm">/* IC IRQ Pending reg.             */</span><span class="cp"></span>
<span class="cp">#define ICMR		__REG(0x90050004)  </span><span class="cm">/* IC Mask Reg.                    */</span><span class="cp"></span>
<span class="cp">#define ICLR		__REG(0x90050008)  </span><span class="cm">/* IC Level Reg.                   */</span><span class="cp"></span>
<span class="cp">#define ICCR		__REG(0x9005000C)  </span><span class="cm">/* IC Control Reg.                 */</span><span class="cp"></span>
<span class="cp">#define ICFP		__REG(0x90050010)  </span><span class="cm">/* IC FIQ Pending reg.             */</span><span class="cp"></span>
<span class="cp">#define ICPR		__REG(0x90050020)  </span><span class="cm">/* IC Pending Reg.                 */</span><span class="cp"></span>

<span class="cp">#define IC_GPIO(Nb)	        	</span><span class="cm">/* GPIO [0..10]                    */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define IC_GPIO0	IC_GPIO (0)	</span><span class="cm">/* GPIO  [0]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO1	IC_GPIO (1)	</span><span class="cm">/* GPIO  [1]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO2	IC_GPIO (2)	</span><span class="cm">/* GPIO  [2]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO3	IC_GPIO (3)	</span><span class="cm">/* GPIO  [3]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO4	IC_GPIO (4)	</span><span class="cm">/* GPIO  [4]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO5	IC_GPIO (5)	</span><span class="cm">/* GPIO  [5]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO6	IC_GPIO (6)	</span><span class="cm">/* GPIO  [6]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO7	IC_GPIO (7)	</span><span class="cm">/* GPIO  [7]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO8	IC_GPIO (8)	</span><span class="cm">/* GPIO  [8]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO9	IC_GPIO (9)	</span><span class="cm">/* GPIO  [9]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO10	IC_GPIO (10)	</span><span class="cm">/* GPIO [10]                       */</span><span class="cp"></span>
<span class="cp">#define IC_GPIO11_27	0x00000800	</span><span class="cm">/* GPIO [11:27] (ORed)             */</span><span class="cp"></span>
<span class="cp">#define IC_LCD  	0x00001000	</span><span class="cm">/* LCD controller                  */</span><span class="cp"></span>
<span class="cp">#define IC_Ser0UDC	0x00002000	</span><span class="cm">/* Ser. port 0 UDC                 */</span><span class="cp"></span>
<span class="cp">#define IC_Ser1SDLC	0x00004000	</span><span class="cm">/* Ser. port 1 SDLC                */</span><span class="cp"></span>
<span class="cp">#define IC_Ser1UART	0x00008000	</span><span class="cm">/* Ser. port 1 UART                */</span><span class="cp"></span>
<span class="cp">#define IC_Ser2ICP	0x00010000	</span><span class="cm">/* Ser. port 2 ICP                 */</span><span class="cp"></span>
<span class="cp">#define IC_Ser3UART	0x00020000	</span><span class="cm">/* Ser. port 3 UART                */</span><span class="cp"></span>
<span class="cp">#define IC_Ser4MCP	0x00040000	</span><span class="cm">/* Ser. port 4 MCP                 */</span><span class="cp"></span>
<span class="cp">#define IC_Ser4SSP	0x00080000	</span><span class="cm">/* Ser. port 4 SSP                 */</span><span class="cp"></span>
<span class="cp">#define IC_DMA(Nb)	        	</span><span class="cm">/* DMA controller channel [0..5]   */</span><span class="cp"> \</span>
<span class="cp">                	(0x00100000 &lt;&lt; (Nb))</span>
<span class="cp">#define IC_DMA0 	IC_DMA (0)	</span><span class="cm">/* DMA controller channel 0        */</span><span class="cp"></span>
<span class="cp">#define IC_DMA1 	IC_DMA (1)	</span><span class="cm">/* DMA controller channel 1        */</span><span class="cp"></span>
<span class="cp">#define IC_DMA2 	IC_DMA (2)	</span><span class="cm">/* DMA controller channel 2        */</span><span class="cp"></span>
<span class="cp">#define IC_DMA3 	IC_DMA (3)	</span><span class="cm">/* DMA controller channel 3        */</span><span class="cp"></span>
<span class="cp">#define IC_DMA4 	IC_DMA (4)	</span><span class="cm">/* DMA controller channel 4        */</span><span class="cp"></span>
<span class="cp">#define IC_DMA5 	IC_DMA (5)	</span><span class="cm">/* DMA controller channel 5        */</span><span class="cp"></span>
<span class="cp">#define IC_OST(Nb)	        	</span><span class="cm">/* OS Timer match [0..3]           */</span><span class="cp"> \</span>
<span class="cp">                	(0x04000000 &lt;&lt; (Nb))</span>
<span class="cp">#define IC_OST0 	IC_OST (0)	</span><span class="cm">/* OS Timer match 0                */</span><span class="cp"></span>
<span class="cp">#define IC_OST1 	IC_OST (1)	</span><span class="cm">/* OS Timer match 1                */</span><span class="cp"></span>
<span class="cp">#define IC_OST2 	IC_OST (2)	</span><span class="cm">/* OS Timer match 2                */</span><span class="cp"></span>
<span class="cp">#define IC_OST3 	IC_OST (3)	</span><span class="cm">/* OS Timer match 3                */</span><span class="cp"></span>
<span class="cp">#define IC_RTC1Hz	0x40000000	</span><span class="cm">/* RTC 1 Hz clock                  */</span><span class="cp"></span>
<span class="cp">#define IC_RTCAlrm	0x80000000	</span><span class="cm">/* RTC Alarm                       */</span><span class="cp"></span>

<span class="cp">#define ICLR_IRQ	0       	</span><span class="cm">/* Interrupt ReQuest               */</span><span class="cp"></span>
<span class="cp">#define ICLR_FIQ	1       	</span><span class="cm">/* Fast Interrupt reQuest          */</span><span class="cp"></span>

<span class="cp">#define ICCR_DIM	0x00000001	</span><span class="cm">/* Disable Idle-mode interrupt     */</span><span class="cp"></span>
                	        	<span class="cm">/* Mask                            */</span>
<span class="cp">#define ICCR_IdleAllInt	(ICCR_DIM*0)	</span><span class="cm">/*  Idle-mode All Interrupt enable */</span><span class="cp"></span>
                	        	<span class="cm">/*  (ICMR ignored)                 */</span>
<span class="cp">#define ICCR_IdleMskInt	(ICCR_DIM*1)	</span><span class="cm">/*  Idle-mode non-Masked Interrupt */</span><span class="cp"></span>
                	        	<span class="cm">/*  enable (ICMR used)             */</span>


<span class="cm">/*</span>
<span class="cm"> * Peripheral Pin Controller (PPC) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    PPDR      	Peripheral Pin Controller (PPC) Pin Direction</span>
<span class="cm"> *              	Register (read/write).</span>
<span class="cm"> *    PPSR      	Peripheral Pin Controller (PPC) Pin State Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    PPAR      	Peripheral Pin Controller (PPC) Pin Assignment</span>
<span class="cm"> *              	Register (read/write).</span>
<span class="cm"> *    PSDR      	Peripheral Pin Controller (PPC) Sleep-mode pin</span>
<span class="cm"> *              	Direction Register (read/write).</span>
<span class="cm"> *    PPFR      	Peripheral Pin Controller (PPC) Pin Flag Register</span>
<span class="cm"> *              	(read).</span>
<span class="cm"> */</span>

<span class="cp">#define PPDR		__REG(0x90060000)  </span><span class="cm">/* PPC Pin Direction Reg.          */</span><span class="cp"></span>
<span class="cp">#define PPSR		__REG(0x90060004)  </span><span class="cm">/* PPC Pin State Reg.              */</span><span class="cp"></span>
<span class="cp">#define PPAR		__REG(0x90060008)  </span><span class="cm">/* PPC Pin Assignment Reg.         */</span><span class="cp"></span>
<span class="cp">#define PSDR		__REG(0x9006000C)  </span><span class="cm">/* PPC Sleep-mode pin Direction Reg. */</span><span class="cp"></span>
<span class="cp">#define PPFR		__REG(0x90060010)  </span><span class="cm">/* PPC Pin Flag Reg.               */</span><span class="cp"></span>

<span class="cp">#define PPC_LDD(Nb)	        	</span><span class="cm">/* LCD Data [0..7]                 */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define PPC_LDD0	PPC_LDD (0)	</span><span class="cm">/* LCD Data [0]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD1	PPC_LDD (1)	</span><span class="cm">/* LCD Data [1]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD2	PPC_LDD (2)	</span><span class="cm">/* LCD Data [2]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD3	PPC_LDD (3)	</span><span class="cm">/* LCD Data [3]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD4	PPC_LDD (4)	</span><span class="cm">/* LCD Data [4]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD5	PPC_LDD (5)	</span><span class="cm">/* LCD Data [5]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD6	PPC_LDD (6)	</span><span class="cm">/* LCD Data [6]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_LDD7	PPC_LDD (7)	</span><span class="cm">/* LCD Data [7]                    */</span><span class="cp"></span>
<span class="cp">#define PPC_L_PCLK	0x00000100	</span><span class="cm">/* LCD Pixel CLocK                 */</span><span class="cp"></span>
<span class="cp">#define PPC_L_LCLK	0x00000200	</span><span class="cm">/* LCD Line CLocK                  */</span><span class="cp"></span>
<span class="cp">#define PPC_L_FCLK	0x00000400	</span><span class="cm">/* LCD Frame CLocK                 */</span><span class="cp"></span>
<span class="cp">#define PPC_L_BIAS	0x00000800	</span><span class="cm">/* LCD AC BIAS                     */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 1:                    */</span>
<span class="cp">#define PPC_TXD1	0x00001000	</span><span class="cm">/*  SDLC/UART Transmit Data 1      */</span><span class="cp"></span>
<span class="cp">#define PPC_RXD1	0x00002000	</span><span class="cm">/*  SDLC/UART Receive Data 1       */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 2:                    */</span>
<span class="cp">#define PPC_TXD2	0x00004000	</span><span class="cm">/*  IPC Transmit Data 2            */</span><span class="cp"></span>
<span class="cp">#define PPC_RXD2	0x00008000	</span><span class="cm">/*  IPC Receive Data 2             */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 3:                    */</span>
<span class="cp">#define PPC_TXD3	0x00010000	</span><span class="cm">/*  UART Transmit Data 3           */</span><span class="cp"></span>
<span class="cp">#define PPC_RXD3	0x00020000	</span><span class="cm">/*  UART Receive Data 3            */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 4:                    */</span>
<span class="cp">#define PPC_TXD4	0x00040000	</span><span class="cm">/*  MCP/SSP Transmit Data 4        */</span><span class="cp"></span>
<span class="cp">#define PPC_RXD4	0x00080000	</span><span class="cm">/*  MCP/SSP Receive Data 4         */</span><span class="cp"></span>
<span class="cp">#define PPC_SCLK	0x00100000	</span><span class="cm">/*  MCP/SSP Sample CLocK           */</span><span class="cp"></span>
<span class="cp">#define PPC_SFRM	0x00200000	</span><span class="cm">/*  MCP/SSP Sample FRaMe           */</span><span class="cp"></span>

<span class="cp">#define PPDR_In 	0       	</span><span class="cm">/* Input                           */</span><span class="cp"></span>
<span class="cp">#define PPDR_Out	1       	</span><span class="cm">/* Output                          */</span><span class="cp"></span>

                	        	<span class="cm">/* ser. port 1:                    */</span>
<span class="cp">#define PPAR_UPR	0x00001000	</span><span class="cm">/*  UART Pin Reassignment          */</span><span class="cp"></span>
<span class="cp">#define PPAR_UARTTR	(PPAR_UPR*0)	</span><span class="cm">/*   UART on TXD_1 &amp; RXD_1         */</span><span class="cp"></span>
<span class="cp">#define PPAR_UARTGPIO	(PPAR_UPR*1)	</span><span class="cm">/*   UART on GPIO [14:15]          */</span><span class="cp"></span>
                	        	<span class="cm">/* ser. port 4:                    */</span>
<span class="cp">#define PPAR_SPR	0x00040000	</span><span class="cm">/*  SSP Pin Reassignment           */</span><span class="cp"></span>
<span class="cp">#define PPAR_SSPTRSS	(PPAR_SPR*0)	</span><span class="cm">/*   SSP on TXD_C, RXD_C, SCLK_C,  */</span><span class="cp"></span>
                	        	<span class="cm">/*   &amp; SFRM_C                      */</span>
<span class="cp">#define PPAR_SSPGPIO	(PPAR_SPR*1)	</span><span class="cm">/*   SSP on GPIO [10:13]           */</span><span class="cp"></span>

<span class="cp">#define PSDR_OutL	0       	</span><span class="cm">/* Output Low in sleep mode        */</span><span class="cp"></span>
<span class="cp">#define PSDR_Flt	1       	</span><span class="cm">/* Floating (input) in sleep mode  */</span><span class="cp"></span>

<span class="cp">#define PPFR_LCD	0x00000001	</span><span class="cm">/* LCD controller                  */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP1TX	0x00001000	</span><span class="cm">/* Ser. Port 1 SDLC/UART Transmit  */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP1RX	0x00002000	</span><span class="cm">/* Ser. Port 1 SDLC/UART Receive   */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP2TX	0x00004000	</span><span class="cm">/* Ser. Port 2 ICP Transmit        */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP2RX	0x00008000	</span><span class="cm">/* Ser. Port 2 ICP Receive         */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP3TX	0x00010000	</span><span class="cm">/* Ser. Port 3 UART Transmit       */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP3RX	0x00020000	</span><span class="cm">/* Ser. Port 3 UART Receive        */</span><span class="cp"></span>
<span class="cp">#define PPFR_SP4	0x00040000	</span><span class="cm">/* Ser. Port 4 MCP/SSP             */</span><span class="cp"></span>
<span class="cp">#define PPFR_PerEn	0       	</span><span class="cm">/* Peripheral Enabled              */</span><span class="cp"></span>
<span class="cp">#define PPFR_PPCEn	1       	</span><span class="cm">/* PPC Enabled                     */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Dynamic Random-Access Memory (DRAM) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    MDCNFG    	Memory system: Dynamic Random-Access Memory (DRAM)</span>
<span class="cm"> *              	CoNFiGuration register (read/write).</span>
<span class="cm"> *    MDCAS0    	Memory system: Dynamic Random-Access Memory (DRAM)</span>
<span class="cm"> *              	Column Address Strobe (CAS) shift register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    MDCAS1    	Memory system: Dynamic Random-Access Memory (DRAM)</span>
<span class="cm"> *              	Column Address Strobe (CAS) shift register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    MDCAS2    	Memory system: Dynamic Random-Access Memory (DRAM)</span>
<span class="cm"> *              	Column Address Strobe (CAS) shift register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> *    fmem, Tmem	Frequency, period of the memory clock (fmem = fcpu/2).</span>
<span class="cm"> *    fcas, Tcas	Frequency, period of the DRAM CAS shift registers.</span>
<span class="cm"> */</span>

<span class="cp">#define MDCNFG		__REG(0xA0000000)  </span><span class="cm">/*  DRAM CoNFiGuration reg. */</span><span class="cp"></span>
<span class="cp">#define MDCAS0		__REG(0xA0000004)  </span><span class="cm">/* DRAM CAS shift reg. 0 */</span><span class="cp"></span>
<span class="cp">#define MDCAS1		__REG(0xA0000008)  </span><span class="cm">/* DRAM CAS shift reg. 1 */</span><span class="cp"></span>
<span class="cp">#define MDCAS2		__REG(0xA000000c)  </span><span class="cm">/* DRAM CAS shift reg. 2 */</span><span class="cp"></span>

<span class="cm">/* SA1100 MDCNFG values */</span>
<span class="cp">#define MDCNFG_DE(Nb)	        	</span><span class="cm">/* DRAM Enable bank [0..3]         */</span><span class="cp"> \</span>
<span class="cp">                	(0x00000001 &lt;&lt; (Nb))</span>
<span class="cp">#define MDCNFG_DE0	MDCNFG_DE (0)	</span><span class="cm">/* DRAM Enable bank 0              */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE1	MDCNFG_DE (1)	</span><span class="cm">/* DRAM Enable bank 1              */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE2	MDCNFG_DE (2)	</span><span class="cm">/* DRAM Enable bank 2              */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DE3	MDCNFG_DE (3)	</span><span class="cm">/* DRAM Enable bank 3              */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DRAC	Fld (2, 4)	</span><span class="cm">/* DRAM Row Address Count - 9      */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_RowAdd(Add)      	</span><span class="cm">/*  Row Address count [9..12]      */</span><span class="cp"> \</span>
<span class="cp">                	(((Add) - 9) &lt;&lt; FShft (MDCNFG_DRAC))</span>
<span class="cp">#define MDCNFG_CDB2	0x00000040	</span><span class="cm">/* shift reg. Clock Divide By 2    */</span><span class="cp"></span>
                	        	<span class="cm">/* (fcas = fcpu/2)                 */</span>
<span class="cp">#define MDCNFG_TRP	Fld (4, 7)	</span><span class="cm">/* Time RAS Pre-charge - 1 [Tmem]  */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_PrChrg(Tcpu)     	</span><span class="cm">/*  Pre-Charge time [2..32 Tcpu]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Tcpu) - 2)/2 &lt;&lt; FShft (MDCNFG_TRP))</span>
<span class="cp">#define MDCNFG_CeilPrChrg(Tcpu) 	</span><span class="cm">/*  Ceil. of PrChrg [2..32 Tcpu]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Tcpu) - 1)/2 &lt;&lt; FShft (MDCNFG_TRP))</span>
<span class="cp">#define MDCNFG_TRASR	Fld (4, 11)	</span><span class="cm">/* Time RAS Refresh - 1 [Tmem]     */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_Ref(Tcpu)        	</span><span class="cm">/*  Refresh time [2..32 Tcpu]      */</span><span class="cp"> \</span>
<span class="cp">                	(((Tcpu) - 2)/2 &lt;&lt; FShft (MDCNFG_TRASR))</span>
<span class="cp">#define MDCNFG_CeilRef(Tcpu)    	</span><span class="cm">/*  Ceil. of Ref [2..32 Tcpu]      */</span><span class="cp"> \</span>
<span class="cp">                	(((Tcpu) - 1)/2 &lt;&lt; FShft (MDCNFG_TRASR))</span>
<span class="cp">#define MDCNFG_TDL	Fld (2, 15)	</span><span class="cm">/* Time Data Latch [Tcpu]          */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_DataLtch(Tcpu)   	</span><span class="cm">/*  Data Latch delay [0..3 Tcpu]   */</span><span class="cp"> \</span>
<span class="cp">                	((Tcpu) &lt;&lt; FShft (MDCNFG_TDL))</span>
<span class="cp">#define MDCNFG_DRI	Fld (15, 17)	</span><span class="cm">/* min. DRAM Refresh Interval/4    */</span><span class="cp"></span>
                	        	<span class="cm">/* [Tmem]                          */</span>
<span class="cp">#define MDCNFG_RefInt(Tcpu)     	</span><span class="cm">/*  min. Refresh Interval          */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [0..262136 Tcpu]               */</span><span class="cp"> \</span>
<span class="cp">                	((Tcpu)/8 &lt;&lt; FShft (MDCNFG_DRI))</span>

<span class="cm">/* SA1110 MDCNFG values */</span>
<span class="cp">#define MDCNFG_SA1110_DE0	0x00000001	</span><span class="cm">/* DRAM Enable bank 0        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DE1	0x00000002 	</span><span class="cm">/* DRAM Enable bank 1        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DTIM0	0x00000004	</span><span class="cm">/* DRAM timing type 0/1      */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DWID0	0x00000008	</span><span class="cm">/* DRAM bus width 0/1        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DRAC0	Fld(3, 4)	</span><span class="cm">/* DRAM row addr bit count   */</span><span class="cp"></span>
                	        		<span class="cm">/* bank 0/1                  */</span>
<span class="cp">#define MDCNFG_SA1110_CDB20	0x00000080	</span><span class="cm">/* Mem Clock divide by 2 0/1 */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_TRP0	Fld(3, 8)	</span><span class="cm">/* RAS precharge 0/1         */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_TDL0	Fld(2, 12)	</span><span class="cm">/* Data input latch after CAS*/</span><span class="cp"></span>
                	        		<span class="cm">/* deassertion 0/1           */</span>
<span class="cp">#define MDCNFG_SA1110_TWR0	Fld(2, 14)	</span><span class="cm">/* SDRAM write recovery 0/1  */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DE2	0x00010000	</span><span class="cm">/* DRAM Enable bank 0        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DE3	0x00020000 	</span><span class="cm">/* DRAM Enable bank 1        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DTIM2	0x00040000	</span><span class="cm">/* DRAM timing type 0/1      */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DWID2	0x00080000	</span><span class="cm">/* DRAM bus width 0/1        */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_DRAC2	Fld(3, 20)	</span><span class="cm">/* DRAM row addr bit count   */</span><span class="cp"></span>
                	        		<span class="cm">/* bank 0/1                  */</span>
<span class="cp">#define MDCNFG_SA1110_CDB22	0x00800000	</span><span class="cm">/* Mem Clock divide by 2 0/1 */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_TRP2	Fld(3, 24)	</span><span class="cm">/* RAS precharge 0/1         */</span><span class="cp"></span>
<span class="cp">#define MDCNFG_SA1110_TDL2	Fld(2, 28)	</span><span class="cm">/* Data input latch after CAS*/</span><span class="cp"></span>
                	        		<span class="cm">/* deassertion 0/1           */</span>
<span class="cp">#define MDCNFG_SA1110_TWR2	Fld(2, 30)	</span><span class="cm">/* SDRAM write recovery 0/1  */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Static memory control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    MSC0      	Memory system: Static memory Control register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *    MSC1      	Memory system: Static memory Control register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> *    fmem, Tmem	Frequency, period of the memory clock (fmem = fcpu/2).</span>
<span class="cm"> */</span>

<span class="cp">#define MSC0		__REG(0xa0000010)  </span><span class="cm">/* Static memory Control reg. 0 */</span><span class="cp"></span>
<span class="cp">#define MSC1		__REG(0xa0000014)  </span><span class="cm">/* Static memory Control reg. 1 */</span><span class="cp"></span>
<span class="cp">#define MSC2		__REG(0xa000002c)  </span><span class="cm">/* Static memory Control reg. 2, not contiguous   */</span><span class="cp"></span>

<span class="cp">#define MSC_Bnk(Nb)	        	</span><span class="cm">/* static memory Bank [0..3]       */</span><span class="cp"> \</span>
<span class="cp">                	Fld (16, ((Nb) Modulo 2)*16)</span>
<span class="cp">#define MSC0_Bnk0	MSC_Bnk (0)	</span><span class="cm">/* static memory Bank 0            */</span><span class="cp"></span>
<span class="cp">#define MSC0_Bnk1	MSC_Bnk (1)	</span><span class="cm">/* static memory Bank 1            */</span><span class="cp"></span>
<span class="cp">#define MSC1_Bnk2	MSC_Bnk (2)	</span><span class="cm">/* static memory Bank 2            */</span><span class="cp"></span>
<span class="cp">#define MSC1_Bnk3	MSC_Bnk (3)	</span><span class="cm">/* static memory Bank 3            */</span><span class="cp"></span>

<span class="cp">#define MSC_RT  	Fld (2, 0)	</span><span class="cm">/* ROM/static memory Type          */</span><span class="cp"></span>
<span class="cp">#define MSC_NonBrst	        	</span><span class="cm">/*  Non-Burst static memory        */</span><span class="cp"> \</span>
<span class="cp">                	(0 &lt;&lt; FShft (MSC_RT))</span>
<span class="cp">#define MSC_SRAM	        	</span><span class="cm">/*  32-bit byte-writable SRAM      */</span><span class="cp"> \</span>
<span class="cp">                	(1 &lt;&lt; FShft (MSC_RT))</span>
<span class="cp">#define MSC_Brst4	        	</span><span class="cm">/*  Burst-of-4 static memory       */</span><span class="cp"> \</span>
<span class="cp">                	(2 &lt;&lt; FShft (MSC_RT))</span>
<span class="cp">#define MSC_Brst8	        	</span><span class="cm">/*  Burst-of-8 static memory       */</span><span class="cp"> \</span>
<span class="cp">                	(3 &lt;&lt; FShft (MSC_RT))</span>
<span class="cp">#define MSC_RBW 	0x0004  	</span><span class="cm">/* ROM/static memory Bus Width     */</span><span class="cp"></span>
<span class="cp">#define MSC_32BitStMem	(MSC_RBW*0)	</span><span class="cm">/*  32-Bit Static Memory           */</span><span class="cp"></span>
<span class="cp">#define MSC_16BitStMem	(MSC_RBW*1)	</span><span class="cm">/*  16-Bit Static Memory           */</span><span class="cp"></span>
<span class="cp">#define MSC_RDF 	Fld (5, 3)	</span><span class="cm">/* ROM/static memory read Delay    */</span><span class="cp"></span>
                	        	<span class="cm">/* First access - 1(.5) [Tmem]     */</span>
<span class="cp">#define MSC_1stRdAcc(Tcpu)      	</span><span class="cm">/*  1st Read Access time (burst    */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  static memory) [3..65 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 3)/2) &lt;&lt; FShft (MSC_RDF))</span>
<span class="cp">#define MSC_Ceil1stRdAcc(Tcpu)  	</span><span class="cm">/*  Ceil. of 1stRdAcc [3..65 Tcpu] */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MSC_RDF))</span>
<span class="cp">#define MSC_RdAcc(Tcpu)	        	</span><span class="cm">/*  Read Access time (non-burst    */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  static memory) [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MSC_RDF))</span>
<span class="cp">#define MSC_CeilRdAcc(Tcpu)     	</span><span class="cm">/*  Ceil. of RdAcc [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MSC_RDF))</span>
<span class="cp">#define MSC_RDN 	Fld (5, 8)	</span><span class="cm">/* ROM/static memory read Delay    */</span><span class="cp"></span>
                	        	<span class="cm">/* Next access - 1 [Tmem]          */</span>
<span class="cp">#define MSC_NxtRdAcc(Tcpu)      	</span><span class="cm">/*  Next Read Access time (burst   */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  static memory) [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MSC_RDN))</span>
<span class="cp">#define MSC_CeilNxtRdAcc(Tcpu)  	</span><span class="cm">/*  Ceil. of NxtRdAcc [2..64 Tcpu] */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MSC_RDN))</span>
<span class="cp">#define MSC_WrAcc(Tcpu)	        	</span><span class="cm">/*  Write Access time (non-burst   */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  static memory) [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MSC_RDN))</span>
<span class="cp">#define MSC_CeilWrAcc(Tcpu)     	</span><span class="cm">/*  Ceil. of WrAcc [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MSC_RDN))</span>
<span class="cp">#define MSC_RRR 	Fld (3, 13)	</span><span class="cm">/* ROM/static memory RecoveRy      */</span><span class="cp"></span>
                	        	<span class="cm">/* time/2 [Tmem]                   */</span>
<span class="cp">#define MSC_Rec(Tcpu)	        	</span><span class="cm">/*  Recovery time [0..28 Tcpu]     */</span><span class="cp"> \</span>
<span class="cp">                	(((Tcpu)/4) &lt;&lt; FShft (MSC_RRR))</span>
<span class="cp">#define MSC_CeilRec(Tcpu)       	</span><span class="cm">/*  Ceil. of Rec [0..28 Tcpu]      */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) + 3)/4) &lt;&lt; FShft (MSC_RRR))</span>


<span class="cm">/*</span>
<span class="cm"> * Personal Computer Memory Card International Association (PCMCIA) control</span>
<span class="cm"> * register</span>
<span class="cm"> *</span>
<span class="cm"> * Register</span>
<span class="cm"> *    MECR      	Memory system: Expansion memory bus (PCMCIA)</span>
<span class="cm"> *              	Configuration Register (read/write).</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> *    fmem, Tmem	Frequency, period of the memory clock (fmem = fcpu/2).</span>
<span class="cm"> *    fbclk, Tbclk	Frequency, period of the PCMCIA clock (BCLK).</span>
<span class="cm"> */</span>

                	        	<span class="cm">/* Memory system:                  */</span>
<span class="cp">#define MECR		__REG(0xA0000018)  </span><span class="cm">/*  Expansion memory bus (PCMCIA) Configuration Reg.             */</span><span class="cp"></span>

<span class="cp">#define MECR_PCMCIA(Nb)	        	</span><span class="cm">/* PCMCIA [0..1]                   */</span><span class="cp"> \</span>
<span class="cp">                	Fld (15, (Nb)*16)</span>
<span class="cp">#define MECR_PCMCIA0	MECR_PCMCIA (0)	</span><span class="cm">/* PCMCIA 0                        */</span><span class="cp"></span>
<span class="cp">#define MECR_PCMCIA1	MECR_PCMCIA (1)	</span><span class="cm">/* PCMCIA 1                        */</span><span class="cp"></span>

<span class="cp">#define MECR_BSIO	Fld (5, 0)	</span><span class="cm">/* BCLK Select I/O - 1 [Tmem]      */</span><span class="cp"></span>
<span class="cp">#define MECR_IOClk(Tcpu)        	</span><span class="cm">/*  I/O Clock [2..64 Tcpu]         */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MECR_BSIO))</span>
<span class="cp">#define MECR_CeilIOClk(Tcpu)    	</span><span class="cm">/*  Ceil. of IOClk [2..64 Tcpu]    */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MECR_BSIO))</span>
<span class="cp">#define MECR_BSA	Fld (5, 5)	</span><span class="cm">/* BCLK Select Attribute - 1       */</span><span class="cp"></span>
                	        	<span class="cm">/* [Tmem]                          */</span>
<span class="cp">#define MECR_AttrClk(Tcpu)      	</span><span class="cm">/*  Attribute Clock [2..64 Tcpu]   */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MECR_BSA))</span>
<span class="cp">#define MECR_CeilAttrClk(Tcpu)  	</span><span class="cm">/*  Ceil. of AttrClk [2..64 Tcpu]  */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MECR_BSA))</span>
<span class="cp">#define MECR_BSM	Fld (5, 10)	</span><span class="cm">/* BCLK Select Memory - 1 [Tmem]   */</span><span class="cp"></span>
<span class="cp">#define MECR_MemClk(Tcpu)       	</span><span class="cm">/*  Memory Clock [2..64 Tcpu]      */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 2)/2) &lt;&lt; FShft (MECR_BSM))</span>
<span class="cp">#define MECR_CeilMemClk(Tcpu)   	</span><span class="cm">/*  Ceil. of MemClk [2..64 Tcpu]   */</span><span class="cp"> \</span>
<span class="cp">                	((((Tcpu) - 1)/2) &lt;&lt; FShft (MECR_BSM))</span>

<span class="cm">/*</span>
<span class="cm"> * On SA1110 only</span>
<span class="cm"> */</span>

<span class="cp">#define MDREFR		__REG(0xA000001C)</span>

<span class="cp">#define MDREFR_TRASR		Fld (4, 0)</span>
<span class="cp">#define MDREFR_DRI		Fld (12, 4)</span>
<span class="cp">#define MDREFR_E0PIN		(1 &lt;&lt; 16)</span>
<span class="cp">#define MDREFR_K0RUN		(1 &lt;&lt; 17)</span>
<span class="cp">#define MDREFR_K0DB2		(1 &lt;&lt; 18)</span>
<span class="cp">#define MDREFR_E1PIN		(1 &lt;&lt; 20)</span>
<span class="cp">#define MDREFR_K1RUN		(1 &lt;&lt; 21)</span>
<span class="cp">#define MDREFR_K1DB2		(1 &lt;&lt; 22)</span>
<span class="cp">#define MDREFR_K2RUN		(1 &lt;&lt; 25)</span>
<span class="cp">#define MDREFR_K2DB2		(1 &lt;&lt; 26)</span>
<span class="cp">#define MDREFR_EAPD		(1 &lt;&lt; 28)</span>
<span class="cp">#define MDREFR_KAPD		(1 &lt;&lt; 29)</span>
<span class="cp">#define MDREFR_SLFRSH		(1 &lt;&lt; 31)</span>


<span class="cm">/*</span>
<span class="cm"> * Direct Memory Access (DMA) control registers</span>
<span class="cm"> */</span>
<span class="cp">#define DMA_SIZE	(6 * 0x20)</span>
<span class="cp">#define DMA_PHYS	0xb0000000</span>


<span class="cm">/*</span>
<span class="cm"> * Liquid Crystal Display (LCD) control registers</span>
<span class="cm"> *</span>
<span class="cm"> * Registers</span>
<span class="cm"> *    LCCR0     	Liquid Crystal Display (LCD) Control Register 0</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[Bits LDM, BAM, and ERM are only implemented in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher of the StrongARM</span>
<span class="cm"> *              	SA-1100.]</span>
<span class="cm"> *    LCSR      	Liquid Crystal Display (LCD) Status Register</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[Bit LDD can be only read in versions 1.0 (rev. = 1)</span>
<span class="cm"> *              	and 1.1 (rev. = 2) of the StrongARM SA-1100, it can be</span>
<span class="cm"> *              	read and written (cleared) in versions 2.0 (rev. = 8)</span>
<span class="cm"> *              	and higher.]</span>
<span class="cm"> *    DBAR1     	Liquid Crystal Display (LCD) Direct Memory Access</span>
<span class="cm"> *              	(DMA) Base Address Register channel 1 (read/write).</span>
<span class="cm"> *    DCAR1     	Liquid Crystal Display (LCD) Direct Memory Access</span>
<span class="cm"> *              	(DMA) Current Address Register channel 1 (read).</span>
<span class="cm"> *    DBAR2     	Liquid Crystal Display (LCD) Direct Memory Access</span>
<span class="cm"> *              	(DMA) Base Address Register channel 2 (read/write).</span>
<span class="cm"> *    DCAR2     	Liquid Crystal Display (LCD) Direct Memory Access</span>
<span class="cm"> *              	(DMA) Current Address Register channel 2 (read).</span>
<span class="cm"> *    LCCR1     	Liquid Crystal Display (LCD) Control Register 1</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[The LCCR1 register can be only written in</span>
<span class="cm"> *              	versions 1.0 (rev. = 1) and 1.1 (rev. = 2) of the</span>
<span class="cm"> *              	StrongARM SA-1100, it can be written and read in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher.]</span>
<span class="cm"> *    LCCR2     	Liquid Crystal Display (LCD) Control Register 2</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[The LCCR1 register can be only written in</span>
<span class="cm"> *              	versions 1.0 (rev. = 1) and 1.1 (rev. = 2) of the</span>
<span class="cm"> *              	StrongARM SA-1100, it can be written and read in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher.]</span>
<span class="cm"> *    LCCR3     	Liquid Crystal Display (LCD) Control Register 3</span>
<span class="cm"> *              	(read/write).</span>
<span class="cm"> *              	[The LCCR1 register can be only written in</span>
<span class="cm"> *              	versions 1.0 (rev. = 1) and 1.1 (rev. = 2) of the</span>
<span class="cm"> *              	StrongARM SA-1100, it can be written and read in</span>
<span class="cm"> *              	versions 2.0 (rev. = 8) and higher. Bit PCP is only</span>
<span class="cm"> *              	implemented in versions 2.0 (rev. = 8) and higher of</span>
<span class="cm"> *              	the StrongARM SA-1100.]</span>
<span class="cm"> *</span>
<span class="cm"> * Clocks</span>
<span class="cm"> *    fcpu, Tcpu	Frequency, period of the CPU core clock (CCLK).</span>
<span class="cm"> *    fmem, Tmem	Frequency, period of the memory clock (fmem = fcpu/2).</span>
<span class="cm"> *    fpix, Tpix	Frequency, period of the pixel clock.</span>
<span class="cm"> *    fln, Tln  	Frequency, period of the line clock.</span>
<span class="cm"> *    fac, Tac  	Frequency, period of the AC bias clock.</span>
<span class="cm"> */</span>

<span class="cp">#define LCD_PEntrySp	2       	</span><span class="cm">/* LCD Palette Entry Space [byte]  */</span><span class="cp"></span>
<span class="cp">#define LCD_4BitPSp	        	</span><span class="cm">/* LCD 4-Bit pixel Palette Space   */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* [byte]                          */</span><span class="cp"> \</span>
<span class="cp">                	(16*LCD_PEntrySp)</span>
<span class="cp">#define LCD_8BitPSp	        	</span><span class="cm">/* LCD 8-Bit pixel Palette Space   */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* [byte]                          */</span><span class="cp"> \</span>
<span class="cp">                	(256*LCD_PEntrySp)</span>
<span class="cp">#define LCD_12_16BitPSp	        	</span><span class="cm">/* LCD 12/16-Bit pixel             */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/* dummy-Palette Space [byte]      */</span><span class="cp"> \</span>
<span class="cp">                	(16*LCD_PEntrySp)</span>

<span class="cp">#define LCD_PGrey	Fld (4, 0)	</span><span class="cm">/* LCD Palette entry Grey value    */</span><span class="cp"></span>
<span class="cp">#define LCD_PBlue	Fld (4, 0)	</span><span class="cm">/* LCD Palette entry Blue value    */</span><span class="cp"></span>
<span class="cp">#define LCD_PGreen	Fld (4, 4)	</span><span class="cm">/* LCD Palette entry Green value   */</span><span class="cp"></span>
<span class="cp">#define LCD_PRed	Fld (4, 8)	</span><span class="cm">/* LCD Palette entry Red value     */</span><span class="cp"></span>
<span class="cp">#define LCD_PBS 	Fld (2, 12)	</span><span class="cm">/* LCD Pixel Bit Size              */</span><span class="cp"></span>
<span class="cp">#define LCD_4Bit	        	</span><span class="cm">/*  LCD 4-Bit pixel mode           */</span><span class="cp"> \</span>
<span class="cp">                	(0 &lt;&lt; FShft (LCD_PBS))</span>
<span class="cp">#define LCD_8Bit	        	</span><span class="cm">/*  LCD 8-Bit pixel mode           */</span><span class="cp"> \</span>
<span class="cp">                	(1 &lt;&lt; FShft (LCD_PBS))</span>
<span class="cp">#define LCD_12_16Bit	        	</span><span class="cm">/*  LCD 12/16-Bit pixel mode       */</span><span class="cp"> \</span>
<span class="cp">                	(2 &lt;&lt; FShft (LCD_PBS))</span>

<span class="cp">#define LCD_Int0_0	0x0     	</span><span class="cm">/* LCD Intensity =   0.0% =  0     */</span><span class="cp"></span>
<span class="cp">#define LCD_Int11_1	0x1     	</span><span class="cm">/* LCD Intensity =  11.1% =  1/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int20_0	0x2     	</span><span class="cm">/* LCD Intensity =  20.0% =  1/5   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int26_7	0x3     	</span><span class="cm">/* LCD Intensity =  26.7% =  4/15  */</span><span class="cp"></span>
<span class="cp">#define LCD_Int33_3	0x4     	</span><span class="cm">/* LCD Intensity =  33.3% =  3/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int40_0	0x5     	</span><span class="cm">/* LCD Intensity =  40.0% =  2/5   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int44_4	0x6     	</span><span class="cm">/* LCD Intensity =  44.4% =  4/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int50_0	0x7     	</span><span class="cm">/* LCD Intensity =  50.0% =  1/2   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int55_6	0x8     	</span><span class="cm">/* LCD Intensity =  55.6% =  5/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int60_0	0x9     	</span><span class="cm">/* LCD Intensity =  60.0% =  3/5   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int66_7	0xA     	</span><span class="cm">/* LCD Intensity =  66.7% =  6/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int73_3	0xB     	</span><span class="cm">/* LCD Intensity =  73.3% = 11/15  */</span><span class="cp"></span>
<span class="cp">#define LCD_Int80_0	0xC     	</span><span class="cm">/* LCD Intensity =  80.0% =  4/5   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int88_9	0xD     	</span><span class="cm">/* LCD Intensity =  88.9% =  8/9   */</span><span class="cp"></span>
<span class="cp">#define LCD_Int100_0	0xE     	</span><span class="cm">/* LCD Intensity = 100.0% =  1     */</span><span class="cp"></span>
<span class="cp">#define LCD_Int100_0A	0xF     	</span><span class="cm">/* LCD Intensity = 100.0% =  1     */</span><span class="cp"></span>
                	        	<span class="cm">/* (Alternative)                   */</span>

<span class="cp">#define LCCR0_LEN	0x00000001	</span><span class="cm">/* LCD ENable                      */</span><span class="cp"></span>
<span class="cp">#define LCCR0_CMS	0x00000002	</span><span class="cm">/* Color/Monochrome display Select */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Color	(LCCR0_CMS*0)	</span><span class="cm">/*  Color display                  */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Mono	(LCCR0_CMS*1)	</span><span class="cm">/*  Monochrome display             */</span><span class="cp"></span>
<span class="cp">#define LCCR0_SDS	0x00000004	</span><span class="cm">/* Single/Dual panel display       */</span><span class="cp"></span>
                	        	<span class="cm">/* Select                          */</span>
<span class="cp">#define LCCR0_Sngl	(LCCR0_SDS*0)	</span><span class="cm">/*  Single panel display           */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Dual	(LCCR0_SDS*1)	</span><span class="cm">/*  Dual panel display             */</span><span class="cp"></span>
<span class="cp">#define LCCR0_LDM	0x00000008	</span><span class="cm">/* LCD Disable done (LDD)          */</span><span class="cp"></span>
                	        	<span class="cm">/* interrupt Mask (disable)        */</span>
<span class="cp">#define LCCR0_BAM	0x00000010	</span><span class="cm">/* Base Address update (BAU)       */</span><span class="cp"></span>
                	        	<span class="cm">/* interrupt Mask (disable)        */</span>
<span class="cp">#define LCCR0_ERM	0x00000020	</span><span class="cm">/* LCD ERror (BER, IOL, IUL, IOU,  */</span><span class="cp"></span>
                	        	<span class="cm">/* IUU, OOL, OUL, OOU, and OUU)    */</span>
                	        	<span class="cm">/* interrupt Mask (disable)        */</span>
<span class="cp">#define LCCR0_PAS	0x00000080	</span><span class="cm">/* Passive/Active display Select   */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Pas	(LCCR0_PAS*0)	</span><span class="cm">/*  Passive display (STN)          */</span><span class="cp"></span>
<span class="cp">#define LCCR0_Act	(LCCR0_PAS*1)	</span><span class="cm">/*  Active display (TFT)           */</span><span class="cp"></span>
<span class="cp">#define LCCR0_BLE	0x00000100	</span><span class="cm">/* Big/Little Endian select        */</span><span class="cp"></span>
<span class="cp">#define LCCR0_LtlEnd	(LCCR0_BLE*0)	</span><span class="cm">/*  Little Endian frame buffer     */</span><span class="cp"></span>
<span class="cp">#define LCCR0_BigEnd	(LCCR0_BLE*1)	</span><span class="cm">/*  Big Endian frame buffer        */</span><span class="cp"></span>
<span class="cp">#define LCCR0_DPD	0x00000200	</span><span class="cm">/* Double Pixel Data (monochrome   */</span><span class="cp"></span>
                	        	<span class="cm">/* display mode)                   */</span>
<span class="cp">#define LCCR0_4PixMono	(LCCR0_DPD*0)	</span><span class="cm">/*  4-Pixel/clock Monochrome       */</span><span class="cp"></span>
                	        	<span class="cm">/*  display                        */</span>
<span class="cp">#define LCCR0_8PixMono	(LCCR0_DPD*1)	</span><span class="cm">/*  8-Pixel/clock Monochrome       */</span><span class="cp"></span>
                	        	<span class="cm">/*  display                        */</span>
<span class="cp">#define LCCR0_PDD	Fld (8, 12)	</span><span class="cm">/* Palette DMA request Delay       */</span><span class="cp"></span>
                	        	<span class="cm">/* [Tmem]                          */</span>
<span class="cp">#define LCCR0_DMADel(Tcpu)      	</span><span class="cm">/*  palette DMA request Delay      */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [0..510 Tcpu]                  */</span><span class="cp"> \</span>
<span class="cp">                	((Tcpu)/2 &lt;&lt; FShft (LCCR0_PDD))</span>

<span class="cp">#define LCSR_LDD	0x00000001	</span><span class="cm">/* LCD Disable Done                */</span><span class="cp"></span>
<span class="cp">#define LCSR_BAU	0x00000002	</span><span class="cm">/* Base Address Update (read)      */</span><span class="cp"></span>
<span class="cp">#define LCSR_BER	0x00000004	</span><span class="cm">/* Bus ERror                       */</span><span class="cp"></span>
<span class="cp">#define LCSR_ABC	0x00000008	</span><span class="cm">/* AC Bias clock Count             */</span><span class="cp"></span>
<span class="cp">#define LCSR_IOL	0x00000010	</span><span class="cm">/* Input FIFO Over-run Lower       */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_IUL	0x00000020	</span><span class="cm">/* Input FIFO Under-run Lower      */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_IOU	0x00000040	</span><span class="cm">/* Input FIFO Over-run Upper       */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_IUU	0x00000080	</span><span class="cm">/* Input FIFO Under-run Upper      */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_OOL	0x00000100	</span><span class="cm">/* Output FIFO Over-run Lower      */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_OUL	0x00000200	</span><span class="cm">/* Output FIFO Under-run Lower     */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_OOU	0x00000400	</span><span class="cm">/* Output FIFO Over-run Upper      */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>
<span class="cp">#define LCSR_OUU	0x00000800	</span><span class="cm">/* Output FIFO Under-run Upper     */</span><span class="cp"></span>
                	        	<span class="cm">/* panel                           */</span>

<span class="cp">#define LCCR1_PPL	Fld (6, 4)	</span><span class="cm">/* Pixels Per Line/16 - 1          */</span><span class="cp"></span>
<span class="cp">#define LCCR1_DisWdth(Pixel)    	</span><span class="cm">/*  Display Width [16..1024 pix.]  */</span><span class="cp"> \</span>
<span class="cp">                	(((Pixel) - 16)/16 &lt;&lt; FShft (LCCR1_PPL))</span>
<span class="cp">#define LCCR1_HSW	Fld (6, 10)	</span><span class="cm">/* Horizontal Synchronization      */</span><span class="cp"></span>
                	        	<span class="cm">/* pulse Width - 1 [Tpix] (L_LCLK) */</span>
<span class="cp">#define LCCR1_HorSnchWdth(Tpix) 	</span><span class="cm">/*  Horizontal Synchronization     */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  pulse Width [1..64 Tpix]       */</span><span class="cp"> \</span>
<span class="cp">                	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_HSW))</span>
<span class="cp">#define LCCR1_ELW	Fld (8, 16)	</span><span class="cm">/* End-of-Line pixel clock Wait    */</span><span class="cp"></span>
                	        	<span class="cm">/* count - 1 [Tpix]                */</span>
<span class="cp">#define LCCR1_EndLnDel(Tpix)    	</span><span class="cm">/*  End-of-Line Delay              */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [1..256 Tpix]                  */</span><span class="cp"> \</span>
<span class="cp">                	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_ELW))</span>
<span class="cp">#define LCCR1_BLW	Fld (8, 24)	</span><span class="cm">/* Beginning-of-Line pixel clock   */</span><span class="cp"></span>
                	        	<span class="cm">/* Wait count - 1 [Tpix]           */</span>
<span class="cp">#define LCCR1_BegLnDel(Tpix)    	</span><span class="cm">/*  Beginning-of-Line Delay        */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [1..256 Tpix]                  */</span><span class="cp"> \</span>
<span class="cp">                	(((Tpix) - 1) &lt;&lt; FShft (LCCR1_BLW))</span>

<span class="cp">#define LCCR2_LPP	Fld (10, 0)	</span><span class="cm">/* Line Per Panel - 1              */</span><span class="cp"></span>
<span class="cp">#define LCCR2_DisHght(Line)     	</span><span class="cm">/*  Display Height [1..1024 lines] */</span><span class="cp"> \</span>
<span class="cp">                	(((Line) - 1) &lt;&lt; FShft (LCCR2_LPP))</span>
<span class="cp">#define LCCR2_VSW	Fld (6, 10)	</span><span class="cm">/* Vertical Synchronization pulse  */</span><span class="cp"></span>
                	        	<span class="cm">/* Width - 1 [Tln] (L_FCLK)        */</span>
<span class="cp">#define LCCR2_VrtSnchWdth(Tln)  	</span><span class="cm">/*  Vertical Synchronization pulse */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  Width [1..64 Tln]              */</span><span class="cp"> \</span>
<span class="cp">                	(((Tln) - 1) &lt;&lt; FShft (LCCR2_VSW))</span>
<span class="cp">#define LCCR2_EFW	Fld (8, 16)	</span><span class="cm">/* End-of-Frame line clock Wait    */</span><span class="cp"></span>
                	        	<span class="cm">/* count [Tln]                     */</span>
<span class="cp">#define LCCR2_EndFrmDel(Tln)    	</span><span class="cm">/*  End-of-Frame Delay             */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [0..255 Tln]                   */</span><span class="cp"> \</span>
<span class="cp">                	((Tln) &lt;&lt; FShft (LCCR2_EFW))</span>
<span class="cp">#define LCCR2_BFW	Fld (8, 24)	</span><span class="cm">/* Beginning-of-Frame line clock   */</span><span class="cp"></span>
                	        	<span class="cm">/* Wait count [Tln]                */</span>
<span class="cp">#define LCCR2_BegFrmDel(Tln)    	</span><span class="cm">/*  Beginning-of-Frame Delay       */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [0..255 Tln]                   */</span><span class="cp"> \</span>
<span class="cp">                	((Tln) &lt;&lt; FShft (LCCR2_BFW))</span>

<span class="cp">#define LCCR3_PCD	Fld (8, 0)	</span><span class="cm">/* Pixel Clock Divisor/2 - 2       */</span><span class="cp"></span>
                	        	<span class="cm">/* [1..255] (L_PCLK)               */</span>
                	        	<span class="cm">/* fpix = fcpu/(2*(PCD + 2))       */</span>
                	        	<span class="cm">/* Tpix = 2*(PCD + 2)*Tcpu         */</span>
<span class="cp">#define LCCR3_PixClkDiv(Div)    	</span><span class="cm">/*  Pixel Clock Divisor [6..514]   */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 4)/2 &lt;&lt; FShft (LCCR3_PCD))</span>
                	        	<span class="cm">/*  fpix = fcpu/(2*Floor (Div/2))  */</span>
                	        	<span class="cm">/*  Tpix = 2*Floor (Div/2)*Tcpu    */</span>
<span class="cp">#define LCCR3_CeilPixClkDiv(Div)	</span><span class="cm">/*  Ceil. of PixClkDiv [6..514]    */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 3)/2 &lt;&lt; FShft (LCCR3_PCD))</span>
                	        	<span class="cm">/*  fpix = fcpu/(2*Ceil (Div/2))   */</span>
                	        	<span class="cm">/*  Tpix = 2*Ceil (Div/2)*Tcpu     */</span>
<span class="cp">#define LCCR3_ACB	Fld (8, 8)	</span><span class="cm">/* AC Bias clock half period - 1   */</span><span class="cp"></span>
                	        	<span class="cm">/* [Tln] (L_BIAS)                  */</span>
<span class="cp">#define LCCR3_ACBsDiv(Div)      	</span><span class="cm">/*  AC Bias clock Divisor [2..512] */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 2)/2 &lt;&lt; FShft (LCCR3_ACB))</span>
                	        	<span class="cm">/*  fac = fln/(2*Floor (Div/2))    */</span>
                	        	<span class="cm">/*  Tac = 2*Floor (Div/2)*Tln      */</span>
<span class="cp">#define LCCR3_CeilACBsDiv(Div)  	</span><span class="cm">/*  Ceil. of ACBsDiv [2..512]      */</span><span class="cp"> \</span>
<span class="cp">                	(((Div) - 1)/2 &lt;&lt; FShft (LCCR3_ACB))</span>
                	        	<span class="cm">/*  fac = fln/(2*Ceil (Div/2))     */</span>
                	        	<span class="cm">/*  Tac = 2*Ceil (Div/2)*Tln       */</span>
<span class="cp">#define LCCR3_API	Fld (4, 16)	</span><span class="cm">/* AC bias Pin transitions per     */</span><span class="cp"></span>
                	        	<span class="cm">/* Interrupt                       */</span>
<span class="cp">#define LCCR3_ACBsCntOff        	</span><span class="cm">/*  AC Bias clock transition Count */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  Off                            */</span><span class="cp"> \</span>
<span class="cp">                	(0 &lt;&lt; FShft (LCCR3_API))</span>
<span class="cp">#define LCCR3_ACBsCnt(Trans)    	</span><span class="cm">/*  AC Bias clock transition Count */</span><span class="cp"> \</span>
<span class="cp">                	        	</span><span class="cm">/*  [1..15]                        */</span><span class="cp"> \</span>
<span class="cp">                	((Trans) &lt;&lt; FShft (LCCR3_API))</span>
<span class="cp">#define LCCR3_VSP	0x00100000	</span><span class="cm">/* Vertical Synchronization pulse  */</span><span class="cp"></span>
                	        	<span class="cm">/* Polarity (L_FCLK)               */</span>
<span class="cp">#define LCCR3_VrtSnchH	(LCCR3_VSP*0)	</span><span class="cm">/*  Vertical Synchronization pulse */</span><span class="cp"></span>
                	        	<span class="cm">/*  active High                    */</span>
<span class="cp">#define LCCR3_VrtSnchL	(LCCR3_VSP*1)	</span><span class="cm">/*  Vertical Synchronization pulse */</span><span class="cp"></span>
                	        	<span class="cm">/*  active Low                     */</span>
<span class="cp">#define LCCR3_HSP	0x00200000	</span><span class="cm">/* Horizontal Synchronization      */</span><span class="cp"></span>
                	        	<span class="cm">/* pulse Polarity (L_LCLK)         */</span>
<span class="cp">#define LCCR3_HorSnchH	(LCCR3_HSP*0)	</span><span class="cm">/*  Horizontal Synchronization     */</span><span class="cp"></span>
                	        	<span class="cm">/*  pulse active High              */</span>
<span class="cp">#define LCCR3_HorSnchL	(LCCR3_HSP*1)	</span><span class="cm">/*  Horizontal Synchronization     */</span><span class="cp"></span>
                	        	<span class="cm">/*  pulse active Low               */</span>
<span class="cp">#define LCCR3_PCP	0x00400000	</span><span class="cm">/* Pixel Clock Polarity (L_PCLK)   */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PixRsEdg	(LCCR3_PCP*0)	</span><span class="cm">/*  Pixel clock Rising-Edge        */</span><span class="cp"></span>
<span class="cp">#define LCCR3_PixFlEdg	(LCCR3_PCP*1)	</span><span class="cm">/*  Pixel clock Falling-Edge       */</span><span class="cp"></span>
<span class="cp">#define LCCR3_OEP	0x00800000	</span><span class="cm">/* Output Enable Polarity (L_BIAS, */</span><span class="cp"></span>
                	        	<span class="cm">/* active display mode)            */</span>
<span class="cp">#define LCCR3_OutEnH	(LCCR3_OEP*0)	</span><span class="cm">/*  Output Enable active High      */</span><span class="cp"></span>
<span class="cp">#define LCCR3_OutEnL	(LCCR3_OEP*1)	</span><span class="cm">/*  Output Enable active Low       */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
