Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Mon Jan 11 14:23:37 2016
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file kc705_ethernet_rgmii_example_design_timing_summary_routed.rpt -pb kc705_ethernet_rgmii_example_design_timing_summary_routed.pb
| Design       : kc705_ethernet_rgmii_example_design
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 6 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 2 ports with no output delay but has a clock definition. (MEDIUM)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.611     -932.354                    114                47155       -4.917     -309.303                     64                47108        0.000        0.000                       0                 17897  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
VIRTUAL_clkout1                    {0.000 5.000}        10.000          100.000         
VIRTUAL_iserdes_clk_8              {2.344 3.594}        2.500           400.000         
VIRTUAL_oserdes_clk_15             {0.000 1.250}        2.500           400.000         
clk_in_p                           {0.000 2.500}        5.000           200.000         
  clkfbout                         {0.000 2.500}        5.000           200.000         
  clkout0                          {0.000 4.000}        8.000           125.000         
    clkfbout_1                     {0.000 4.000}        8.000           125.000         
    clkout0_1                      {0.000 4.000}        8.000           125.000         
    clkout1_1                      {2.000 6.000}        8.000           125.000         
      rgmii_tx_clk                 {2.000 6.000}        8.000           125.000         
  clkout1                          {0.000 5.000}        10.000          100.000         
  clkout2                          {0.000 2.500}        5.000           200.000         
kc705_ethernet_rgmii_rgmii_rx_clk  {0.000 4.000}        8.000           125.000         
rgmii_rxc                          {0.000 4.000}        8.000           125.000         
sys_clk_p                          {0.000 2.500}        5.000           200.000         
  auxout_clk_i_1                   {2.344 4.844}        5.000           200.000         
  freq_refclk_1                    {2.344 3.594}        2.500           400.000         
    iserdes_clk_10                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_10            {2.344 4.844}        5.000           200.000         
    iserdes_clk_11                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_11            {2.344 4.844}        5.000           200.000         
    iserdes_clk_12                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_12            {2.344 4.844}        5.000           200.000         
    iserdes_clk_13                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_13            {2.344 4.844}        5.000           200.000         
    iserdes_clk_14                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_14            {2.344 4.844}        5.000           200.000         
    iserdes_clk_15                 {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_15            {2.344 4.844}        5.000           200.000         
    iserdes_clk_8                  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_8             {2.344 4.844}        5.000           200.000         
    iserdes_clk_9                  {2.344 3.594}        2.500           400.000         
      iserdes_clkdiv_9             {2.344 4.844}        5.000           200.000         
  mem_refclk_1                     {0.000 1.250}        2.500           400.000         
    oserdes_clk_11                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_11            {0.000 2.500}        5.000           200.000         
    oserdes_clk_12                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_12            {0.000 2.500}        5.000           200.000         
    oserdes_clk_13                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_13            {0.000 2.500}        5.000           200.000         
    oserdes_clk_14                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_14            {0.000 2.500}        5.000           200.000         
    oserdes_clk_15                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_15            {0.000 5.000}        10.000          100.000         
    oserdes_clk_16                 {0.000 1.250}        2.500           400.000         
      ddr3_ck_p[0]                 {1.250 2.500}        2.500           400.000         
      oserdes_clkdiv_16            {0.000 5.000}        10.000          100.000         
    oserdes_clk_17                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_17            {0.000 5.000}        10.000          100.000         
    oserdes_clk_18                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_18            {0.000 2.500}        5.000           200.000         
    oserdes_clk_19                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_19            {0.000 2.500}        5.000           200.000         
    oserdes_clk_20                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_20            {0.000 2.500}        5.000           200.000         
    oserdes_clk_21                 {0.000 1.250}        2.500           400.000         
      oserdes_clkdiv_21            {0.000 2.500}        5.000           200.000         
  pll_clk3_out_1                   {0.000 5.000}        10.000          100.000         
    clk_pll_i_1                    {0.000 5.000}        10.000          100.000         
  pll_clkfbout_1                   {0.000 2.500}        5.000           200.000         
  sync_pulse_1                     {1.094 3.594}        40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p                       4.298        0.000                      0                   10        0.130        0.000                      0                   10        1.100        0.000                       0                    18  
  clkfbout                                                                                                                                                                 3.929        0.000                       0                     2  
  clkout0                      2.971        0.000                      0                 1271        0.092        0.000                      0                 1271        2.000        0.000                       0                   555  
    clkfbout_1                                                                                                                                                             6.929        0.000                       0                     2  
    clkout0_1                  1.974        0.000                      0                 1466        0.086        0.000                      0                 1466        3.358        0.000                       0                   660  
    clkout1_1                  5.218        0.000                      0                   47        0.121        0.000                      0                   47        3.600        0.000                       0                    39  
  clkout1                      3.994        0.000                      0                 2047        0.072        0.000                      0                 2047        4.232        0.000                       0                   908  
  clkout2                      2.784        0.000                      0                   30        0.138        0.000                      0                   30        0.264        0.000                       0                    22  
rgmii_rxc                      4.491        0.000                      0                 1354        0.076        0.000                      0                 1354        3.232        0.000                       0                   603  
sys_clk_p                      2.171        0.000                      0                  118        0.153        0.000                      0                  118        0.264        0.000                       0                    68  
  auxout_clk_i_1                                                                                                                                                           3.929        0.000                       0                     1  
  freq_refclk_1                                                                                                                                                            0.000        0.000                       0                    23  
    iserdes_clk_10                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_10                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_11                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_11                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_12                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_12                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_13                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_13                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_14                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_14                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_15                                                                                                                                                         1.430        0.000                       0                    16  
      iserdes_clkdiv_15                                                                                                                                                    1.586        0.000                       0                     9  
    iserdes_clk_8                                                                                                                                                          1.430        0.000                       0                    16  
      iserdes_clkdiv_8                                                                                                                                                     1.586        0.000                       0                     9  
    iserdes_clk_9                                                                                                                                                          1.430        0.000                       0                    16  
      iserdes_clkdiv_9                                                                                                                                                     1.586        0.000                       0                     9  
  mem_refclk_1                 1.486        0.000                      0                    3        0.196        0.000                      0                    3        0.715        0.000                       0                    23  
    oserdes_clk_11             1.436        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_11                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_12             1.423        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_12                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_13             1.431        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_13                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_14             1.443        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_14                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_15                                                                                                                                                         1.430        0.000                       0                    12  
      oserdes_clkdiv_15                                                                                                                                                    4.086        0.000                       0                    13  
    oserdes_clk_16                                                                                                                                                         1.430        0.000                       0                     7  
      oserdes_clkdiv_16                                                                                                                                                    4.086        0.000                       0                     7  
    oserdes_clk_17                                                                                                                                                         1.430        0.000                       0                     5  
      oserdes_clkdiv_17                                                                                                                                                    4.086        0.000                       0                     6  
    oserdes_clk_18             1.436        0.000                      0                    4        0.369        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_18                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_19             1.423        0.000                      0                    4        0.375        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_19                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_20             1.431        0.000                      0                    4        0.371        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_20                                                                                                                                                    1.586        0.000                       0                    11  
    oserdes_clk_21             1.443        0.000                      0                    4        0.364        0.000                      0                    4        1.430        0.000                       0                    12  
      oserdes_clkdiv_21                                                                                                                                                    1.586        0.000                       0                    11  
  pll_clk3_out_1                                                                                                                                                           3.000        0.000                       0                     4  
    clk_pll_i_1                0.975        0.000                      0                40529        0.056        0.000                      0                40529        3.750        0.000                       0                 14523  
  pll_clkfbout_1                                                                                                                                                           3.929        0.000                       0                     2  
  sync_pulse_1                                                                                                                                                             1.428        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1                            VIRTUAL_clkout1                         82.263        0.000                      0                    1        5.106        0.000                      0                    1  
clk_pll_i_1                        VIRTUAL_clkout1                         -4.180       -9.604                      3                    3        3.063        0.000                      0                    3  
oserdes_clk_11                     VIRTUAL_oserdes_clk_15                 -11.599      -93.733                     11                   11        5.216        0.000                      0                   11  
oserdes_clk_12                     VIRTUAL_oserdes_clk_15                 -11.601      -93.780                     11                   11        5.206        0.000                      0                   11  
oserdes_clk_13                     VIRTUAL_oserdes_clk_15                 -11.604      -93.614                     11                   11        5.140        0.000                      0                   11  
oserdes_clk_14                     VIRTUAL_oserdes_clk_15                 -11.611      -93.606                     11                   11        5.207        0.000                      0                   11  
oserdes_clk_15                     VIRTUAL_oserdes_clk_15                  -7.621      -91.130                     12                   12        5.393        0.000                      0                   12  
oserdes_clk_16                     VIRTUAL_oserdes_clk_15                  -7.569      -45.357                      6                    6        5.375        0.000                      0                    6  
oserdes_clk_17                     VIRTUAL_oserdes_clk_15                  -7.549      -37.711                      5                    5        5.358        0.000                      0                    5  
oserdes_clk_18                     VIRTUAL_oserdes_clk_15                 -11.559      -93.113                     11                   11        5.219        0.000                      0                   11  
oserdes_clk_19                     VIRTUAL_oserdes_clk_15                 -11.590      -93.509                     11                   11        5.209        0.000                      0                   11  
oserdes_clk_20                     VIRTUAL_oserdes_clk_15                 -11.598      -93.624                     11                   11        5.143        0.000                      0                   11  
oserdes_clk_21                     VIRTUAL_oserdes_clk_15                 -11.600      -93.575                     11                   11        5.210        0.000                      0                   11  
clkout0_1                          clkout0                                  5.131        0.000                      0                   15                                                                        
rgmii_rxc                          clkout0                                  5.473        0.000                      0                    2                                                                        
clkout0                            clkout0_1                                5.402        0.000                      0                    3                                                                        
clkout1_1                          clkout0_1                                4.804        0.000                      0                    3        1.726        0.000                      0                    3  
rgmii_rxc                          clkout0_1                                5.557        0.000                      0                   18                                                                        
clkout0_1                          clkout1_1                                1.053        0.000                      0                    1        5.705        0.000                      0                    1  
clkout0_1                          rgmii_tx_clk                             0.477        0.000                      0                    5        0.469        0.000                      0                    5  
input port clock                   clkout1                                  2.232        0.000                      0                    1                                                                        
clkout0                            rgmii_rxc                                5.107        0.000                      0                    7                                                                        
clkout1                            rgmii_rxc                                5.155        0.000                      0                    2                                                                        
kc705_ethernet_rgmii_rgmii_rx_clk  rgmii_rxc                                0.587        0.000                      0                    5        0.405        0.000                      0                    5  
clk_pll_i_1                        sys_clk_p                                7.148        0.000                      0                    1                                                                        
VIRTUAL_iserdes_clk_8              iserdes_clk_10                           0.862        0.000                      0                    8       -4.829      -38.523                      8                    8  
clk_pll_i_1                        iserdes_clk_10                           7.223        0.000                      0                    8       38.932        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_11                           0.870        0.000                      0                    8       -4.838      -38.627                      8                    8  
clk_pll_i_1                        iserdes_clk_11                           6.503        0.000                      0                    8       39.528        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_12                           0.941        0.000                      0                    8       -4.917      -39.210                      8                    8  
clk_pll_i_1                        iserdes_clk_12                           7.897        0.000                      0                    8       38.682        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_13                           0.881        0.000                      0                    8       -4.848      -38.634                      8                    8  
clk_pll_i_1                        iserdes_clk_13                           8.739        0.000                      0                    8       38.141        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_14                           0.868        0.000                      0                    8       -4.825      -38.497                      8                    8  
clk_pll_i_1                        iserdes_clk_14                           9.742        0.000                      0                    8       37.764        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_15                           0.882        0.000                      0                    8       -4.842      -38.636                      8                    8  
clk_pll_i_1                        iserdes_clk_15                          10.437        0.000                      0                    8       37.288        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_8                            0.872        0.000                      0                    8       -4.864      -38.751                      8                    8  
clk_pll_i_1                        iserdes_clk_8                            8.992        0.000                      0                    8       37.954        0.000                      0                    8  
VIRTUAL_iserdes_clk_8              iserdes_clk_9                            0.839        0.000                      0                    8       -4.822      -38.424                      8                    8  
clk_pll_i_1                        iserdes_clk_9                            8.290        0.000                      0                    8       38.548        0.000                      0                    8  
sync_pulse_1                       mem_refclk_1                             0.905        0.000                      0                    3        0.609        0.000                      0                    3  
sys_clk_p                          clk_pll_i_1                              4.303        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i_1        clk_pll_i_1              5.599        0.000                      0                    4        1.351        0.000                      0                    4  
**async_default**  rgmii_rxc          rgmii_rxc                7.289        0.000                      0                    1        0.275        0.000                      0                    1  
**default**        clk_pll_i_1                                 1.402        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :            0  Failing Endpoints,  Worst Slack        4.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 example_clocks/lock_sync/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/lock_sync/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_in_p rise@5.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.850%)  route 0.365ns (64.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 9.450 - 5.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.299     3.205    example_clocks/clkin1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.298 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.527     4.825    example_clocks/lock_sync/clk
    SLICE_X150Y109                                                    r  example_clocks/lock_sync/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y109       FDRE (Prop_fdre_C_Q)         0.204     5.029 r  example_clocks/lock_sync/data_sync_reg2/Q
                         net (fo=1, routed)           0.365     5.394    example_clocks/lock_sync/data_sync2
    SLICE_X150Y109       FDRE                                         r  example_clocks/lock_sync/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           2.173     7.976    example_clocks/clkin1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.059 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          1.391     9.450    example_clocks/lock_sync/clk
    SLICE_X150Y109                                                    r  example_clocks/lock_sync/data_sync_reg3/C
                         clock pessimism              0.374     9.825    
                         clock uncertainty           -0.043     9.781    
    SLICE_X150Y109       FDRE (Setup_fdre_C_D)       -0.090     9.691    example_clocks/lock_sync/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          9.691    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 example_clocks/lock_sync/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            example_clocks/dcm_locked_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_in_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in_p rise@0.000ns - clk_in_p rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.083     1.471    example_clocks/clkin1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.497 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.675     2.172    example_clocks/lock_sync/clk
    SLICE_X150Y109                                                    r  example_clocks/lock_sync/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y109       FDRE (Prop_fdre_C_Q)         0.091     2.263 r  example_clocks/lock_sync/data_sync_reg4/Q
                         net (fo=2, routed)           0.054     2.317    example_clocks/dcm_locked_sync
    SLICE_X151Y109       FDRE                                         r  example_clocks/dcm_locked_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.154     1.624    example_clocks/clkin1
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.654 r  example_clocks/bufg_clkin1/O
                         net (fo=12, routed)          0.895     2.549    example_clocks/clkin1_bufg
    SLICE_X151Y109                                                    r  example_clocks/dcm_locked_reg_reg/C
                         clock pessimism             -0.365     2.183    
    SLICE_X151Y109       FDRE (Hold_fdre_C_D)         0.004     2.187    example_clocks/dcm_locked_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.187    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFGCTRL/I0        n/a            1.408     5.000   3.592   BUFGCTRL_X0Y7    example_clocks/bufg_clkin1/I0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 example_resets/gtx_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basic_pat_gen_inst/axi_pat_gen_inst/overhead_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 0.330ns (7.149%)  route 4.286ns (92.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.442ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.454     5.442    example_resets/I1
    SLICE_X43Y108                                                     r  example_resets/gtx_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.204     5.646 f  example_resets/gtx_resetn_reg/Q
                         net (fo=28, routed)          0.610     6.255    example_resets/tx_fifo_resetn
    SLICE_X36Y117        LUT1 (Prop_lut1_I0_O)        0.126     6.381 r  example_resets/mem_reg_i_3/O
                         net (fo=168, routed)         3.677    10.058    basic_pat_gen_inst/axi_pat_gen_inst/SR[0]
    SLICE_X13Y124        FDRE                                         r  basic_pat_gen_inst/axi_pat_gen_inst/overhead_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.321    12.972    basic_pat_gen_inst/axi_pat_gen_inst/CLK_OUT1
    SLICE_X13Y124                                                     r  basic_pat_gen_inst/axi_pat_gen_inst/overhead_count_reg[4]/C
                         clock pessimism              0.424    13.397    
                         clock uncertainty           -0.064    13.332    
    SLICE_X13Y124        FDRE (Setup_fdre_C_R)       -0.304    13.028    basic_pat_gen_inst/axi_pat_gen_inst/overhead_count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  2.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rx_stats_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rx_stats_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.128ns (28.904%)  route 0.315ns (71.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.643     2.402    n_1_example_clocks
    SLICE_X19Y100                                                     r  rx_stats_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y100        FDRE (Prop_fdre_C_Q)         0.100     2.502 r  rx_stats_shift_reg[16]/Q
                         net (fo=1, routed)           0.315     2.817    rx_stats_shift[16]
    SLICE_X20Y97         LUT4 (Prop_lut4_I1_O)        0.028     2.845 r  rx_stats_shift[17]_i_1/O
                         net (fo=1, routed)           0.000     2.845    n_0_rx_stats_shift[17]_i_1
    SLICE_X20Y97         FDRE                                         r  rx_stats_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.935     2.905    n_1_example_clocks
    SLICE_X20Y97                                                      r  rx_stats_shift_reg[17]/C
                         clock pessimism             -0.238     2.666    
    SLICE_X20Y97         FDRE (Hold_fdre_C_D)         0.087     2.753    rx_stats_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     8.000   6.161   RAMB36_X2Y21     trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000     4.000   2.000   MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/R
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0_1 rise@8.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 0.204ns (3.885%)  route 5.047ns (96.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.703ns = ( 15.703 - 8.000 ) 
    Source Clock Delay      (SCD):    8.568ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         1.526     8.568    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X4Y106                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDSE (Prop_fdse_C_Q)         0.204     8.772 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=323, routed)         5.047    13.818    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/I1
    OLOGIC_X0Y171        ODDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         1.276    15.703    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                         clock pessimism              0.627    16.331    
                         clock uncertainty           -0.075    16.255    
    OLOGIC_X0Y171        ODDR (Setup_oddr_C_R)       -0.463    15.792    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out
  -------------------------------------------------------------------
                         required time                         15.792    
                         arrival time                         -13.818    
  -------------------------------------------------------------------
                         slack                                  1.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.393ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     2.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574     2.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.671     3.684    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X3Y116                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.100     3.784 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/txd_reg2_reg[5]/Q
                         net (fo=1, routed)           0.056     3.840    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/txd_reg2[5]
    SLICE_X2Y116         LUT5 (Prop_lut5_I2_O)        0.028     3.868 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy[1]_i_1/O
                         net (fo=1, routed)           0.000     3.868    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/n_0_gmii_txd_to_phy[1]_i_1
    SLICE_X2Y116         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.889     4.393    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/tx_axi_clk
    SLICE_X2Y116                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]/C
                         clock pessimism             -0.697     3.695    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.087     3.782    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_tx_gen/gmii_txd_to_phy_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform:           { 0 4 }
Period:             8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839     8.000   6.161    RAMB36_X1Y22     trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X14Y113    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642     4.000   3.358    SLICE_X14Y113    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/txgen/BYTECNTSRL/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/D1
                            (rising edge-triggered cell ODDR clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1_1 rise@10.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        1.990ns  (logic 0.223ns (11.205%)  route 1.767ns (88.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.706ns = ( 17.706 - 10.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 10.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.509    10.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X3Y124                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.223    10.774 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/clk_div5_shift_reg/Q
                         net (fo=1, routed)           1.767    12.541    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/clk_div5_shift
    OLOGIC_X0Y181        ODDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018    11.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    13.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    14.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    16.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.279    17.706    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/C
                         clock pessimism              0.627    18.334    
                         clock uncertainty           -0.075    18.258    
    OLOGIC_X0Y181        ODDR (Setup_oddr_C_D1)      -0.500    17.758    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr
  -------------------------------------------------------------------
                         required time                         17.758    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  5.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@2.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.531%)  route 0.064ns (33.470%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.384ns = ( 6.384 - 2.000 ) 
    Source Clock Delay      (SCD):    3.675ns = ( 5.675 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.662     5.675    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.100     5.775 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2_reg/Q
                         net (fo=2, routed)           0.064     5.840    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/div_2
    SLICE_X5Y126         LUT2 (Prop_lut2_I1_O)        0.028     5.868 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000     5.868    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int0
    SLICE_X5Y126         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.880     6.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X5Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism             -0.697     5.686    
    SLICE_X5Y126         FDRE (Hold_fdre_C_D)         0.060     5.746    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         -5.746    
                         arrival time                           5.868    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform:           { 2 6 }
Period:             8.000
Sources:            { trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.408     8.000   6.591    BUFGCTRL_X0Y4    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y3  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X5Y127     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X5Y127     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 mdio
                            (input port clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_in_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.815ns (33.961%)  route 1.585ns (66.039%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 12.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
  -------------------------------------------------------------------    -------------------
                         input delay                  5.000     6.122    
    J21                                               0.000     6.122 r  mdio
                         net (fo=1, unset)            0.000     6.122    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.815     6.937 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/IBUF/O
                         net (fo=1, routed)           1.585     8.522    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_in
    SLICE_X12Y98         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_in_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk_in_p
                         net (fo=0)                   0.000    10.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    10.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542    10.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    10.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    11.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=906, routed)         0.696    12.455    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/bus2ip_clk
    SLICE_X12Y98                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_in_reg1_reg/C
                         clock pessimism              0.141    12.597    
                         clock uncertainty           -0.066    12.530    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.014    12.516    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_in_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  3.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.613%)  route 0.115ns (53.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=906, routed)         0.729     2.488    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/bus2ip_clk
    SLICE_X3Y97                                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     2.588 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/cpu_data_shift_reg[1]/Q
                         net (fo=4, routed)           0.115     2.703    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X2Y97          RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=906, routed)         0.969     2.939    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y97                                                       r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.439     2.499    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            1.408     10.000  8.592    BUFGCTRL_X0Y6    example_clocks/clock_generator/clkout2_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232    SLICE_X2Y99      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     5.000   4.232    SLICE_X2Y99      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        2.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout2 rise@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.660ns (30.051%)  route 1.536ns (69.949%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 10.034 - 5.000 ) 
    Source Clock Delay      (SCD):    5.505ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.517     5.505    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X3Y131                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.204     5.709 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=6, routed)           0.567     6.276    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_onehot_idelay_reset_cnt_reg[9]
    SLICE_X4Y131         LUT4 (Prop_lut4_I3_O)        0.129     6.405 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[13]_i_2/O
                         net (fo=5, routed)           0.342     6.746    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_onehot_idelay_reset_cnt[13]_i_2
    SLICE_X2Y131         LUT4 (Prop_lut4_I0_O)        0.146     6.892 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_2/O
                         net (fo=2, routed)           0.252     7.145    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/n_0_idelayctrl_reset_i_2
    SLICE_X2Y130         LUT3 (Prop_lut3_I0_O)        0.138     7.283 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.375     7.658    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_onehot_idelay_reset_cnt[7]_i_2
    SLICE_X2Y130         LUT5 (Prop_lut5_I4_O)        0.043     7.701 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.701    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_onehot_idelay_reset_cnt[4]_i_1
    SLICE_X2Y130         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in_p
                         net (fo=0)                   0.000     5.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     6.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.674     8.568    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.651 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          1.383    10.034    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/CLK
    SLICE_X2Y130                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.447    10.482    
                         clock uncertainty           -0.060    10.421    
    SLICE_X2Y130         FDRE (Setup_fdre_C_D)        0.064    10.485    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.485    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  2.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     0.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.753     1.733    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.759 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.663     2.422    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X2Y125                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDPE (Prop_fdpe_C_Q)         0.107     2.529 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.054     2.583    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X2Y125         FDPE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout2
    BUFGCTRL_X0Y5        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout3_buf/O
                         net (fo=20, routed)          0.880     2.850    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X2Y125                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.427     2.422    
    SLICE_X2Y125         FDPE (Hold_fdpe_C_D)         0.023     2.445    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { example_clocks/clock_generator/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y2  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y2  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Fast    FDRE/C             n/a            0.400     2.500   2.100  SLICE_X2Y130     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
High Pulse Width  Fast    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X2Y125     trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/pause_opcode_early_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.269ns (8.700%)  route 2.823ns (91.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 10.365 - 8.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.576     2.569    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_mac_aclk
    SLICE_X1Y112                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.223     2.792 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg/Q
                         net (fo=241, routed)         2.224     5.016    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/rx_enable
    SLICE_X22Y104        LUT4 (Prop_lut4_I3_O)        0.046     5.062 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/rxgen/pause_opcode_early[7]_i_1/O
                         net (fo=14, routed)          0.599     5.661    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/SR[0]
    SLICE_X21Y104        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/pause_opcode_early_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.587    10.365    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/rx_axi_clk
    SLICE_X21Y104                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/pause_opcode_early_reg[0]/C
                         clock pessimism              0.215    10.580    
                         clock uncertainty           -0.035    10.545    
    SLICE_X21Y104        FDRE (Setup_fdre_C_R)       -0.393    10.152    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx/pause_opcode_early_reg[0]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.118ns (29.056%)  route 0.288ns (70.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.309     1.256    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X12Y101                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.118     1.374 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.288     1.662    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X10Y101        RAMD64E                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.345     1.495    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X10Y101                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.203     1.292    
    SLICE_X10Y101        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.294     1.586    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform:           { 0 4 }
Period:             8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851     8.000   6.149  BUFR_X0Y9      trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/I
Low Pulse Width   Fast    RAMD64E/CLK  n/a            0.768     4.000   3.232  SLICE_X10Y102  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768     4.000   3.232  SLICE_X12Y102  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.622%)  route 2.238ns (89.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 9.199 - 5.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.050ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.299     3.196    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.289 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=61, routed)          1.211     4.500    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/I1
    SLICE_X72Y166                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y166        FDRE (Prop_fdre_C_Q)         0.223     4.723 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=30, routed)          1.818     6.541    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r2
    SLICE_X37Y179        LUT2 (Prop_lut2_I0_O)        0.043     6.584 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.421     7.004    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sample_timer0
    SLICE_X37Y182        FDRE                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AE11                                              0.000     5.000 r  sys_clk_p
                         net (fo=0)                   0.000     5.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     5.795 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           2.173     7.968    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     8.051 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=61, routed)          1.148     9.199    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/I1
    SLICE_X37Y182                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.324     9.523    
                         clock uncertainty           -0.043     9.480    
    SLICE_X37Y182        FDRE (Setup_fdre_C_R)       -0.304     9.176    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          9.176    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  2.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.083     1.463    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.489 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=61, routed)          0.535     2.024    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/I1
    SLICE_X72Y166                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y166        FDRE (Prop_fdre_C_Q)         0.091     2.115 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     2.170    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/rst_r1
    SLICE_X72Y166        FDRE                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.154     1.615    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/mmcm_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.645 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref/O
                         net (fo=61, routed)          0.733     2.378    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/I1
    SLICE_X72Y166                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.354     2.024    
    SLICE_X72Y166        FDRE (Hold_fdre_C_D)        -0.006     2.018    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     5.000   1.000  XADC_X0Y0        u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y1   u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            1.400     2.500   1.100  PLLE2_ADV_X1Y1   u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  auxout_clk_i_1
  To Clock:  auxout_clk_i_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         auxout_clk_i_1
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.071     5.000   3.929    PLLE2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk_1
  To Clock:  freq_refclk_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk_1
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required  Actual  Slack  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.072     2.500   1.428  PHASER_OUT_PHY_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500     2.500   0.000  PHASER_OUT_PHY_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.482     1.250   0.768  PHASER_REF_X1Y2      u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.482     1.250   0.768  PHASER_IN_PHY_X1Y8   u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_10
  To Clock:  iserdes_clk_10

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_10
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y127  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_10
  To Clock:  iserdes_clkdiv_10

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_10
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_11
  To Clock:  iserdes_clk_11

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_11
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y139  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_11
  To Clock:  iserdes_clkdiv_11

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_11
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_12
  To Clock:  iserdes_clk_12

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_12
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location     Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_12
  To Clock:  iserdes_clkdiv_12

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_12
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_13
  To Clock:  iserdes_clk_13

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_13
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y15  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_13
  To Clock:  iserdes_clkdiv_13

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_13
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_14
  To Clock:  iserdes_clk_14

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_14
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y27  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_14
  To Clock:  iserdes_clkdiv_14

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_14
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_15
  To Clock:  iserdes_clk_15

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_15
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y39  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_15
  To Clock:  iserdes_clkdiv_15

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_15
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_8
  To Clock:  iserdes_clk_8

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_8
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y101  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_8
  To Clock:  iserdes_clkdiv_8

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_8
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clk_9
  To Clock:  iserdes_clk_9

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clk_9
Waveform:           { 2.34375 3.59375 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ISERDESE2/CLK  n/a            1.070     2.500   1.430  ILOGIC_X1Y115  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_9
  To Clock:  iserdes_clkdiv_9

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_9
Waveform:           { 2.34375 4.84375 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK  n/a            2.126     5.000   2.874  IN_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.914     2.500   1.586  IN_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk_1
  To Clock:  mem_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk_1 rise@2.500ns - mem_refclk_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.576ns (60.632%)  route 0.374ns (39.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 5.234 - 2.500 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.968     3.040    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.576     3.616 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=3, routed)           0.374     3.990    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_ctl_empty
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      2.500     2.500 r  
    AE11                                              0.000     2.500 r  sys_clk_p
                         net (fo=0)                   0.000     2.500    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     3.295 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.296    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.369 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.865     5.234    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.306     5.540    
                         clock uncertainty           -0.056     5.484    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.008     5.476    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.476    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  1.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk_1 rise@0.000ns - mem_refclk_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.340ns (68.687%)  route 0.155ns (31.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.664ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.401     1.334    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.340     1.674 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=3, routed)           0.155     1.829    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_ctl_mstr_empty
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.015    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.068 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596     1.664    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.164     1.500    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.133     1.633    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk_1
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                Reference Pin  Required  Actual  Slack    Location          Pin
Min Period        n/a     PLLE2_ADV/CLKOUT1      n/a            1.071     2.500   1.429    PLLE2_ADV_X1Y1    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1      n/a            160.000   2.500   157.500  PLLE2_ADV_X1Y1    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535     1.250   0.715    PHY_CONTROL_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK  n/a            0.535     1.250   0.715    PHY_CONTROL_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_11
  To Clock:  oserdes_clk_11

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_11'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_11'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_11
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_11 fall@3.750ns - oserdes_clk_11 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.176ns = ( 12.926 - 3.750 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 10.602 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_11 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     4.520    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.090 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.602 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.352    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y108        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_11 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     6.689    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.182 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.625 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301    12.926    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.477    13.403    
                         clock uncertainty           -0.056    13.347    
    OLOGIC_X1Y108        ODDR (Setup_oddr_C_D1)      -0.558    12.789    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_11'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_11'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_11
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_11 fall@1.250ns - oserdes_clk_11 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.520ns = ( 8.770 - 1.250 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 8.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_11 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     2.710    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.917 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.240 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.586 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.723    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y108        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_11 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596     2.914    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.184 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.570 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     8.770    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.330     8.440    
    OLOGIC_X1Y108        ODDR (Hold_oddr_C_D1)       -0.087     8.353    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.353    
                         arrival time                           8.723    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_11
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y108  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_11
  To Clock:  oserdes_clkdiv_11

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_11
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_12
  To Clock:  oserdes_clk_12

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_12'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_12'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_12 fall@3.750ns - oserdes_clk_12 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.154ns = ( 12.904 - 3.750 ) 
    Source Clock Delay      (SCD):    9.342ns = ( 10.592 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_12 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     4.510    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.080 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.592 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.051 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.342    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y120        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_12 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     6.680    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.173 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.616 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288    12.904    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.476    13.380    
                         clock uncertainty           -0.056    13.324    
    OLOGIC_X1Y120        ODDR (Setup_oddr_C_D1)      -0.558    12.766    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_12'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_12'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_12 fall@1.250ns - oserdes_clk_12 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.504ns = ( 8.754 - 1.250 ) 
    Source Clock Delay      (SCD):    6.981ns = ( 8.231 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_12 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     2.701    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.908 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.231 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.577 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.714    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y120        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_12 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586     2.904    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.174 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.560 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     8.754    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.329     8.425    
    OLOGIC_X1Y120        ODDR (Hold_oddr_C_D1)       -0.087     8.338    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.338    
                         arrival time                           8.714    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_12
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y120  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_12
  To Clock:  oserdes_clkdiv_12

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_12
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y9  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_13
  To Clock:  oserdes_clk_13

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_13'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_13'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_13
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_13 fall@3.750ns - oserdes_clk_13 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.171ns = ( 12.921 - 3.750 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 10.602 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_13 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     4.520    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.090 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.602 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.352    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y132        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_13 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.070     6.689    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.182 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.625 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296    12.921    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.477    13.398    
                         clock uncertainty           -0.056    13.342    
    OLOGIC_X1Y132        ODDR (Setup_oddr_C_D1)      -0.558    12.784    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_13'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_13'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_13
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_13 fall@1.250ns - oserdes_clk_13 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 8.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_13 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     2.710    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.917 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.240 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.586 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.723    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y132        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_13 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.596     2.914    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.184 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.570 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     8.768    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.330     8.438    
    OLOGIC_X1Y132        ODDR (Hold_oddr_C_D1)       -0.087     8.351    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.351    
                         arrival time                           8.723    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_13
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y132  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_13
  To Clock:  oserdes_clkdiv_13

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_13
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y10  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_14
  To Clock:  oserdes_clk_14

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_14'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_14'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_14
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_14 fall@3.750ns - oserdes_clk_14 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.174ns = ( 12.924 - 3.750 ) 
    Source Clock Delay      (SCD):    9.342ns = ( 10.592 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_14 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     4.510    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.080 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.592 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.051 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.342    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y144        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_14 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.061     6.680    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.173 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.616 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308    12.924    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.476    13.400    
                         clock uncertainty           -0.056    13.344    
    OLOGIC_X1Y144        ODDR (Setup_oddr_C_D1)      -0.558    12.786    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_14'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_14'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_14
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_14 fall@1.250ns - oserdes_clk_14 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.515ns = ( 8.765 - 1.250 ) 
    Source Clock Delay      (SCD):    6.981ns = ( 8.231 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_14 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     2.701    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.908 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.231 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.577 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.714    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y144        ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_14 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.586     2.904    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.174 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.560 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     8.765    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.329     8.436    
    OLOGIC_X1Y144        ODDR (Hold_oddr_C_D1)       -0.087     8.349    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.349    
                         arrival time                           8.714    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_14
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y144  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_14
  To Clock:  oserdes_clkdiv_14

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_14
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y11  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_15
  To Clock:  oserdes_clk_15

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_15
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y51  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_15
  To Clock:  oserdes_clkdiv_15

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_15
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     10.000  7.874  OUT_FIFO_X1Y4  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y4  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y4  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_16
  To Clock:  oserdes_clk_16

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_16
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y63  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_16
  To Clock:  oserdes_clkdiv_16

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_16
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     10.000  7.874  OUT_FIFO_X1Y5  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y5  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y5  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_17
  To Clock:  oserdes_clk_17

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_17
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.070     2.500   1.430  OLOGIC_X1Y81  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_17
  To Clock:  oserdes_clkdiv_17

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        4.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_17
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     10.000  7.874  OUT_FIFO_X1Y6  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y6  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     5.000   4.086  OUT_FIFO_X1Y6  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_18
  To Clock:  oserdes_clk_18

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_18'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_18'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_18
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_18 fall@3.750ns - oserdes_clk_18 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.175ns = ( 12.925 - 3.750 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 10.602 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_18 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     4.520    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.090 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.602 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.352    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y8          ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_18 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     6.688    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.181 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.624 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.301    12.925    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8                                                       r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.478    13.403    
                         clock uncertainty           -0.056    13.347    
    OLOGIC_X1Y8          ODDR (Setup_oddr_C_D1)      -0.558    12.789    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_18'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_18'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_18
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_18 fall@1.250ns - oserdes_clk_18 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.523ns = ( 8.773 - 1.250 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 8.243 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_18 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     2.713    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.920 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.243 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.589 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.726    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y8          ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_18 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599     2.917    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.187 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.573 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.200     8.773    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8                                                       r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.330     8.443    
    OLOGIC_X1Y8          ODDR (Hold_oddr_C_D1)       -0.087     8.356    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.356    
                         arrival time                           8.726    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_18
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location     Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_18
  To Clock:  oserdes_clkdiv_18

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_18
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y0  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_19
  To Clock:  oserdes_clk_19

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_19'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_19'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_19
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_19 fall@3.750ns - oserdes_clk_19 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.153ns = ( 12.903 - 3.750 ) 
    Source Clock Delay      (SCD):    9.342ns = ( 10.592 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_19 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     4.510    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.080 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.592 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.051 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.342    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y20         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_19 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     6.679    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.172 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.615 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.288    12.903    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y20                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.477    13.380    
                         clock uncertainty           -0.056    13.324    
    OLOGIC_X1Y20         ODDR (Setup_oddr_C_D1)      -0.558    12.766    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_19'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_19'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_19
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_19 fall@1.250ns - oserdes_clk_19 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.507ns = ( 8.757 - 1.250 ) 
    Source Clock Delay      (SCD):    6.984ns = ( 8.234 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_19 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     2.704    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.911 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.234 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.580 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.717    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y20         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_19 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589     2.907    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.177 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.563 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.194     8.757    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y20                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.329     8.428    
    OLOGIC_X1Y20         ODDR (Hold_oddr_C_D1)       -0.087     8.341    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.341    
                         arrival time                           8.717    
  -------------------------------------------------------------------
                         slack                                  0.375    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_19
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y20  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_19
  To Clock:  oserdes_clkdiv_19

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_19
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_20
  To Clock:  oserdes_clk_20

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_20'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_20'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_20
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_20 fall@3.750ns - oserdes_clk_20 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.170ns = ( 12.920 - 3.750 ) 
    Source Clock Delay      (SCD):    9.352ns = ( 10.602 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_20 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     4.520    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.090 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.602 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.352    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y32         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_20 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.069     6.688    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.181 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.624 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.296    12.920    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.478    13.398    
                         clock uncertainty           -0.056    13.342    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.558    12.784    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                  1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_20'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_20'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_20
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_20 fall@1.250ns - oserdes_clk_20 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.521ns = ( 8.771 - 1.250 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 8.243 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_20 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     2.713    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.920 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.243 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.589 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.726    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y32         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_20 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.599     2.917    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.187 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.573 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.198     8.771    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.330     8.441    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D1)       -0.087     8.354    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.354    
                         arrival time                           8.726    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_20
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y32  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_20
  To Clock:  oserdes_clkdiv_20

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_20
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_21
  To Clock:  oserdes_clk_21

Setup :            0  Failing Endpoints,  Worst Slack        1.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_21'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_21'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_21
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_21 fall@3.750ns - oserdes_clk_21 fall@1.250ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.176%)  route 0.291ns (38.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.173ns = ( 12.923 - 3.750 ) 
    Source Clock Delay      (SCD):    9.342ns = ( 10.592 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_21 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     2.147 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.322 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     4.510    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     8.080 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512    10.592 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.459    11.051 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.291    11.342    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqsts[0]
    OLOGIC_X1Y44         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_21 fall edge)
                                                      3.750     3.750 f  
    AE11                                              0.000     3.750 f  sys_clk_p
                         net (fo=0)                   0.000     3.750    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     4.545 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     5.546    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     5.619 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.060     6.679    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.493    10.172 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.444    12.615 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.308    12.923    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.477    13.400    
                         clock uncertainty           -0.056    13.344    
    OLOGIC_X1Y44         ODDR (Setup_oddr_C_D1)      -0.558    12.786    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                         -11.342    
  -------------------------------------------------------------------
                         slack                                  1.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_21'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_21'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_21
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_21 fall@1.250ns - oserdes_clk_21 fall@1.250ns)
  Data Path Delay:        0.482ns  (logic 0.346ns (71.752%)  route 0.136ns (28.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.518ns = ( 8.768 - 1.250 ) 
    Source Clock Delay      (SCD):    6.984ns = ( 8.234 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_21 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     1.630 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     2.133    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.183 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     2.704    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     5.911 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.324     8.234 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     8.580 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.136     8.717    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqs[0]
    OLOGIC_X1Y44         ODDR                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_21 fall edge)
                                                      1.250     1.250 f  
    AE11                                              0.000     1.250 f  sys_clk_p
                         net (fo=0)                   0.000     1.250    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     1.711 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     2.265    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.318 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.589     2.907    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.270     6.177 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.386     8.563 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.205     8.768    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.329     8.439    
    OLOGIC_X1Y44         ODDR (Hold_oddr_C_D1)       -0.087     8.352    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -8.352    
                         arrival time                           8.717    
  -------------------------------------------------------------------
                         slack                                  0.364    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_21
Waveform:           { 0 1.25 }
Period:             2.500
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.070     2.500   1.430  OLOGIC_X1Y44  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_21
  To Clock:  oserdes_clkdiv_21

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_21
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin         Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK  n/a            2.126     5.000   2.874  OUT_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK  n/a            0.914     2.500   1.586  OUT_FIFO_X1Y3  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out_1
  To Clock:  pll_clk3_out_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     BUFH/I             n/a            1.408     10.000  8.592   BUFHCE_X1Y12     u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[463]/D
                            (rising edge-triggered cell FDSE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_1 rise@10.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 0.266ns (2.905%)  route 8.891ns (97.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.767ns = ( 13.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.563     3.919    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/clk
    SLICE_X100Y74                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_fdre_C_Q)         0.223     4.142 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_stg1_done_reg/Q
                         net (fo=494, routed)         8.891    13.033    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/I4
    SLICE_X132Y35        LUT5 (Prop_lut5_I0_O)        0.043    13.076 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_prbs_gen/wrdq_div1_4to1_wrcal_first.phy_wrdata[463]_i_1/O
                         net (fo=1, routed)           0.000    13.076    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I378
    SLICE_X132Y35        FDSE                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     10.000    10.000 r  
    AE11                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    10.795 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.796    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.869 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    12.912    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    12.978 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    13.700    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    10.006 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    12.011    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.094 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.673    13.767    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I1
    SLICE_X132Y35                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[463]/C
                         clock pessimism              0.279    14.046    
                         clock uncertainty           -0.060    13.986    
    SLICE_X132Y35        FDSE (Setup_fdse_C_D)        0.065    14.051    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[463]
  -------------------------------------------------------------------
                         required time                         14.051    
                         arrival time                         -13.076    
  -------------------------------------------------------------------
                         slack                                  0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.282%)  route 0.094ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     1.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     1.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     0.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     0.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.685     1.669    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/I1
    SLICE_X135Y72                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y72        FDRE (Prop_fdre_C_Q)         0.091     1.760 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_reg[99]/Q
                         net (fo=1, routed)           0.094     1.853    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/I8[99]
    SLICE_X134Y72        SRLC32E                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.015    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.068 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     1.511    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.556 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     2.069    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     0.074 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     1.081    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.111 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.923     2.034    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/I9
    SLICE_X134Y72                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32/CLK
                         clock pessimism             -0.354     1.680    
    SLICE_X134Y72        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.798    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location          Pin
Min Period        n/a     PHY_CONTROL/PHYCLK  n/a            2.500     10.000  7.500   PHY_CONTROL_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y1   u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Low Pulse Width   Fast    PHY_CONTROL/PHYCLK  n/a            1.250     5.000   3.750   PHY_CONTROL_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/PHYCLK
High Pulse Width  Slow    PHY_CONTROL/PHYCLK  n/a            1.250     5.000   3.750   PHY_CONTROL_X1Y2  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout_1
  To Clock:  pll_clkfbout_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.071     5.000   3.929   PLLE2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    5.000   47.633  PLLE2_ADV_X1Y1  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_1
  To Clock:  sync_pulse_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse_1
Waveform:           { 1.09375 3.59375 }
Period:             40.000
Sources:            { u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location            Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2     n/a            1.071     40.000  38.929   PLLE2_ADV_X1Y1      u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2     n/a            160.000   40.000  120.000  PLLE2_ADV_X1Y1      u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN  n/a            1.072     2.500   1.428    PHASER_IN_PHY_X1Y8  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  VIRTUAL_clkout1

Setup :            0  Failing Endpoints,  Worst Slack       82.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.263ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio
                            (output port clocked by VIRTUAL_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clkout1
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (VIRTUAL_clkout1 rise@100.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 2.898ns (41.674%)  route 4.056ns (58.326%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -5.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MultiCycle Path   Setup -end   10    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=906, routed)         1.643     5.631    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/bus2ip_clk
    SLICE_X15Y92                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDRE (Prop_fdre_C_Q)         0.223     5.854 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_out_reg/Q
                         net (fo=2, routed)           4.056     9.910    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/I
    J21                  OBUFT (Prop_obuft_I_O)       2.675    12.585 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.585    mdio
    J21                                                               r  mdio
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clkout1 rise edge)
                                                    100.000   100.000 r  
                         ideal clock network latency
                                                      0.000   100.000    
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.151    99.849    
                         output delay                -5.000    94.849    
  -------------------------------------------------------------------
                         required time                         94.849    
                         arrival time                         -12.585    
  -------------------------------------------------------------------
                         slack                                 82.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.106ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_tristate_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio
                            (output port clocked by VIRTUAL_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clkout1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clkout1 rise@90.000ns - clkout1 rise@90.000ns)
  Data Path Delay:        2.803ns  (logic 0.463ns (16.517%)  route 2.340ns (83.483%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       MultiCycle Path   Setup -end   10    Hold  -start 9  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   90.000    90.000 r  
    AD12                                              0.000    90.000 r  clk_in_p
                         net (fo=0)                   0.000    90.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388    90.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542    90.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    90.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753    91.733    example_clocks/clock_generator/clkout1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    91.759 r  example_clocks/clock_generator/clkout2_buf/O
                         net (fo=906, routed)         0.695    92.454    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/bus2ip_clk
    SLICE_X16Y93                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_tristate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y93         FDRE (Prop_fdre_C_Q)         0.118    92.572 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/man_block.managen/phy/mdio_tristate_reg/Q
                         net (fo=2, routed)           2.340    94.913    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/T
    J21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.345    95.258 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    95.258    mdio
    J21                                                               r  mdio
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clkout1 rise edge)
                                                     90.000    90.000 r  
                         ideal clock network latency
                                                      0.000    90.000    
                         clock pessimism              0.000    90.000    
                         clock uncertainty            0.151    90.151    
                         output delay                -0.000    90.151    
  -------------------------------------------------------------------
                         required time                        -90.151    
                         arrival time                          95.258    
  -------------------------------------------------------------------
                         slack                                  5.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  VIRTUAL_clkout1

Setup :            3  Failing Endpoints,  Worst Slack       -4.180ns,  Total Violation       -9.604ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.180ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/read_err_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tg_compare_error
                            (output port clocked by VIRTUAL_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clkout1
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (VIRTUAL_clkout1 rise@10.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 3.110ns (58.533%)  route 2.203ns (41.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.343     3.699    u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/clk
    SLICE_X2Y213                                                      r  u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/read_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y213         FDRE (Prop_fdre_C_Q)         0.259     3.958 r  u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/read_err_reg/Q
                         net (fo=2, routed)           0.373     4.331    u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/read_err
    SLICE_X2Y213         LUT3 (Prop_lut3_I2_O)        0.047     4.378 r  u_mig_example_top/u_axi4_tg_inst/traffic_gen_inst/tg_compare_error_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.830     6.208    n_35_u_mig_example_top
    E18                  OBUF (Prop_obuf_I_O)         2.804     9.012 r  tg_compare_error_OBUF_inst/O
                         net (fo=0)                   0.000     9.012    tg_compare_error
    E18                                                               r  tg_compare_error
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clkout1 rise edge)
                                                     10.000    10.000 r  
                         ideal clock network latency
                                                      0.000    10.000    
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.168     9.832    
                         output delay                -5.000     4.832    
  -------------------------------------------------------------------
                         required time                          4.832    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                 -4.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.063ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr3_reset_n
                            (output port clocked by VIRTUAL_clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             VIRTUAL_clkout1
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clkout1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 1.082ns (68.708%)  route 0.493ns (31.292%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     1.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     1.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     0.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     0.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.672     1.656    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/I1
    SLICE_X149Y111                                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y111       FDRE (Prop_fdre_C_Q)         0.100     1.756 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep/Q
                         net (fo=42, routed)          0.176     1.931    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I53
    SLICE_X151Y112       LUT2 (Prop_lut2_I0_O)        0.030     1.961 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/u_ddr_mc_phy_wrapper_i_685/O
                         net (fo=1, routed)           0.317     2.279    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mux_reset_n
    AK3                  OBUF (Prop_obuf_I_O)         0.952     3.231 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_reset_obuf.u_reset_obuf/O
                         net (fo=0)                   0.000     3.231    ddr3_reset_n
    AK3                                                               r  ddr3_reset_n
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clkout1 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.168     0.168    
                         output delay                -0.000     0.168    
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  3.063    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_11
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.599ns,  Total Violation      -93.733ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.599ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_11'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[4]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_11 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 1.506ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_11 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     3.270    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.840 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.352 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.343     9.695    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y108                                                     f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.366    10.061 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.061    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AJ7                  INV (Prop_inv_I_O)           0.000    10.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.061    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AJ7                  OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.140    11.201 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.201    ddr3_dqs_n[4]
    AJ7                                                               r  ddr3_dqs_n[4]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                -11.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.216ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_11  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[33]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_11 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.479ns (68.693%)  route 0.218ns (31.306%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_11 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     1.460    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.667 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y8  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.804 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.946    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y107        OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.946 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.076     5.022    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y105        OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.022 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.022    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq/T
    AK6                  OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.364 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[33].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.364    ddr3_dq[33]
    AK6                                                               r  ddr3_dq[33]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  5.216    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_12
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.601ns,  Total Violation      -93.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.601ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_12'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[5]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_12 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 1.533ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_12 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     3.260    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.830 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.342 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.328     9.670    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y120                                                     f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y120        ODDR (Prop_oddr_C_Q)         0.366    10.036 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.036    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AH1                  INV (Prop_inv_I_O)           0.000    10.036 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.036    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AH1                  OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.167    11.203 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.203    ddr3_dqs_n[5]
    AH1                                                               r  ddr3_dqs_n[5]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                -11.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.206ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_12  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[42]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_12 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.479ns (68.792%)  route 0.217ns (31.208%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_12 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     1.451    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.658 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y9  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.795 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.937    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y119        OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.937 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.075     5.012    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y117        OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.012 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.012    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq/T
    AJ2                  OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.354 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[42].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.354    ddr3_dq[42]
    AJ2                                                               r  ddr3_dq[42]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.354    
  -------------------------------------------------------------------
                         slack                                  5.206    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_13
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.604ns,  Total Violation      -93.614ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.604ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_13'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[6]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_13 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 1.516ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_13 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     3.270    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.840 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.352 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.337     9.689    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y132                                                     f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y132        ODDR (Prop_oddr_C_Q)         0.366    10.055 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.055    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AG3                  INV (Prop_inv_I_O)           0.000    10.055 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.055    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AG3                  OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.150    11.205 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.205    ddr3_dqs_n[6]
    AG3                                                               r  ddr3_dqs_n[6]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.205    
  -------------------------------------------------------------------
                         slack                                -11.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_13  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dm[6]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_13 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.479ns (77.096%)  route 0.142ns (22.904%))
  Logic Levels:           3  (OBUFT=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_13 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.527     1.460    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.667 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y10 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.804 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.946    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y131        OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.946 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.000     4.946    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     4.946 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     4.946    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p_3_in
    AF6                  OBUFT (TriStatD_obuft_T_O)
                                                      0.342     5.288 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dm_obuf.loop_dm[6].u_dm_obuf/O
                         net (fo=0)                   0.000     5.288    ddr3_dm[6]
    AF6                                                               r  ddr3_dm[6]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.288    
  -------------------------------------------------------------------
                         slack                                  5.140    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_14
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.611ns,  Total Violation      -93.606ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.611ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_14'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[7]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_14 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 1.520ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_14 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     3.260    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.830 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.342 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.351     9.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y144                                                     f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y144        ODDR (Prop_oddr_C_Q)         0.366    10.059 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.059    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AD1                  INV (Prop_inv_I_O)           0.000    10.059 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.059    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AD1                  OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.154    11.213 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.213    ddr3_dqs_n[7]
    AD1                                                               r  ddr3_dqs_n[7]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                -11.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.207ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_14  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[58]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_14 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.479ns (68.693%)  route 0.218ns (31.306%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_14 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.518     1.451    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.658 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y11 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.795 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.937    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y143        OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.937 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.076     5.013    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y141        OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.013 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.013    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq/T
    AC4                  OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.355 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[58].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.355    ddr3_dq[58]
    AC4                                                               r  ddr3_dq[58]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.355    
  -------------------------------------------------------------------
                         slack                                  5.207    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_15
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           12  Failing Endpoints,  Worst Slack       -7.621ns,  Total Violation      -91.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.621ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_addr[9]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (VIRTUAL_oserdes_clk_15 rise@2.500ns - oserdes_clk_15 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 1.528ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -6.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.500 - 2.500 ) 
    Source Clock Delay      (SCD):    6.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.962     3.034    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.604 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                         net (fo=12, routed)          0.340     6.944    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y60                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y60         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366     7.310 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     7.310    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p_8_in
    AK14                 OBUF (Prop_obuf_I_O)         1.162     8.473 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[9].u_addr_obuf/O
                         net (fo=0)                   0.000     8.473    ddr3_addr[9]
    AK14                                                              r  ddr3_addr[9]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      2.500     2.500 r  
                         ideal clock network latency
                                                      0.000     2.500    
                         clock pessimism              0.000     2.500    
                         clock uncertainty           -0.148     2.352    
                         output delay                -1.500     0.852    
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                 -7.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.393ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_addr[2]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_15 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.825ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.404     1.337    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.544 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                         net (fo=12, routed)          0.173     4.717    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y53                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y53         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.909 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     4.909    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p_22_in
    AG12                 OBUF (Prop_obuf_I_O)         0.633     5.542 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[2].u_addr_obuf/O
                         net (fo=0)                   0.000     5.542    ddr3_addr[2]
    AG12                                                              r  ddr3_addr[2]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.542    
  -------------------------------------------------------------------
                         slack                                  5.393    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_16
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :            6  Failing Endpoints,  Worst Slack       -7.569ns,  Total Violation      -45.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.569ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_16  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_addr[12]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (VIRTUAL_oserdes_clk_15 rise@2.500ns - oserdes_clk_16 rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 1.495ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -6.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.500 - 2.500 ) 
    Source Clock Delay      (SCD):    6.925ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_16 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.952     3.024    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.594 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                         net (fo=7, routed)           0.331     6.925    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y63                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y63         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366     7.291 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     7.291    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p_2_in
    AJ11                 OBUF (Prop_obuf_I_O)         1.129     8.420 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_addr_obuf[12].u_addr_obuf/O
                         net (fo=0)                   0.000     8.420    ddr3_addr[12]
    AJ11                                                              r  ddr3_addr[12]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      2.500     2.500 r  
                         ideal clock network latency
                                                      0.000     2.500    
                         clock pessimism              0.000     2.500    
                         clock uncertainty           -0.148     2.352    
                         output delay                -1.500     0.852    
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                 -7.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.375ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_16  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_cke[0]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_16 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.821ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_16 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.395     1.328    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.535 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                         net (fo=7, routed)           0.168     4.703    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y71                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y71         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.895 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     4.895    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/out_cke
    AF10                 OBUF (Prop_obuf_I_O)         0.629     5.523 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf/O
                         net (fo=0)                   0.000     5.523    ddr3_cke[0]
    AF10                                                              r  ddr3_cke[0]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  5.375    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_17
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :            5  Failing Endpoints,  Worst Slack       -7.549ns,  Total Violation      -37.711ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.549ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_17  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_we_n
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (VIRTUAL_oserdes_clk_15 rise@2.500ns - oserdes_clk_17 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 1.472ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -6.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.500 - 2.500 ) 
    Source Clock Delay      (SCD):    6.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_17 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.962     3.034    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.604 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                         net (fo=5, routed)           0.325     6.929    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y79                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.366     7.295 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     7.295    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/out_we_n
    AE9                  OBUF (Prop_obuf_I_O)         1.106     8.401 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_we_n_obuf/O
                         net (fo=0)                   0.000     8.401    ddr3_we_n
    AE9                                                               r  ddr3_we_n
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      2.500     2.500 r  
                         ideal clock network latency
                                                      0.000     2.500    
                         clock pessimism              0.000     2.500    
                         clock uncertainty           -0.148     2.352    
                         output delay                -1.500     0.852    
  -------------------------------------------------------------------
                         required time                          0.852    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                 -7.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.358ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clk_17  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_odt[0]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_17 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.793ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_17 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.404     1.337    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.544 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                         net (fo=5, routed)           0.169     4.713    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk
    OLOGIC_X1Y84                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.905 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/OQ
                         net (fo=1, routed)           0.000     4.905    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/out_odt
    AD8                  OBUF (Prop_obuf_I_O)         0.601     5.506 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf/O
                         net (fo=0)                   0.000     5.506    ddr3_odt[0]
    AD8                                                               r  ddr3_odt[0]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  5.358    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_18
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.559ns,  Total Violation      -93.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.559ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_18'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_p[0]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_18 rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 1.465ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_18 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     3.270    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.840 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.352 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.343     9.695    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y8                                                       f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          ODDR (Prop_oddr_C_Q)         0.366    10.061 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.061    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AC16                 OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.099    11.160 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/P/O
                         net (fo=2, unset)            0.000    11.160    ddr3_dqs_p[0]
    AC16                                                              r  ddr3_dqs_p[0]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                -11.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.219ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_18  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[2]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_18 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.479ns (68.693%)  route 0.218ns (31.306%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_18 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     1.463    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.670 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.807 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.949    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y7          OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.949 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.076     5.025    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.025 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.025    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq/T
    AC14                 OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.367 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.367    ddr3_dq[2]
    AC14                                                              r  ddr3_dq[2]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.367    
  -------------------------------------------------------------------
                         slack                                  5.219    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_19
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.590ns,  Total Violation      -93.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.590ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_19'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_p[1]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_19 rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 1.522ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_19 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     3.260    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.830 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.342 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.328     9.670    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y20                                                      f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y20         ODDR (Prop_oddr_C_Q)         0.366    10.036 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.036    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    Y19                  OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.156    11.192 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/P/O
                         net (fo=2, unset)            0.000    11.192    ddr3_dqs_p[1]
    Y19                                                               r  ddr3_dqs_p[1]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.192    
  -------------------------------------------------------------------
                         slack                                -11.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.209ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_19  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[12]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_19 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.479ns (68.792%)  route 0.217ns (31.208%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_19 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     1.454    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.661 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.798 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.940    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y19         OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.940 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.075     5.015    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.015 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.015    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/T
    AA18                 OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.357 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.357    ddr3_dq[12]
    AA18                                                              r  ddr3_dq[12]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  5.209    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_20
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.598ns,  Total Violation      -93.624ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.598ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_20'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[2]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_20 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 1.511ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_20 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.198     3.270    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.840 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.352 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.337     9.689    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32                                                      f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y32         ODDR (Prop_oddr_C_Q)         0.366    10.055 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.055    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AK18                 INV (Prop_inv_I_O)           0.000    10.055 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.055    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AK18                 OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.145    11.200 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.200    ddr3_dqs_n[2]
    AK18                                                              r  ddr3_dqs_n[2]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.200    
  -------------------------------------------------------------------
                         slack                                -11.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.143ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_20  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dm[2]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_20 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.479ns (77.096%)  route 0.142ns (22.904%))
  Logic Levels:           3  (OBUFT=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_20 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.530     1.463    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.670 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.807 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.949    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y31         OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.949 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.000     4.949    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     4.949 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     4.949    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/p_15_in
    AF17                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     5.291 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dm_obuf.loop_dm[2].u_dm_obuf/O
                         net (fo=0)                   0.000     5.291    ddr3_dm[2]
    AF17                                                              r  ddr3_dm[2]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.291    
  -------------------------------------------------------------------
                         slack                                  5.143    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_21
  To Clock:  VIRTUAL_oserdes_clk_15

Setup :           11  Failing Endpoints,  Worst Slack      -11.600ns,  Total Violation      -93.575ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.600ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                            (falling edge-triggered cell ODDR clocked by oserdes_clk_21'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dqs_n[3]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Max at Slow Process Corner
  Requirement:            1.250ns  (VIRTUAL_oserdes_clk_15 fall@1.250ns - oserdes_clk_21 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 1.509ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (INV=1 OBUFTDS_DCIEN=1)
  Output Delay:           1.500ns
  Clock Path Skew:        -9.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1.250 - 1.250 ) 
    Source Clock Delay      (SCD):    9.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_21 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.188     3.260    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.570     6.830 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      2.512     9.342 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.351     9.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44                                                      f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         ODDR (Prop_oddr_C_Q)         0.366    10.059 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/Q
                         net (fo=2, routed)           0.000    10.059    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I
    AJ16                 INV (Prop_inv_I_O)           0.000    10.059 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/INV/O
                         net (fo=1, routed)           0.000    10.059    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/I_B
    AJ16                 OBUFTDS_DCIEN (Prop_obuftds_dcien_I_O)
                                                      1.143    11.202 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs/OBUFTDS/N/O
                         net (fo=2, unset)            0.000    11.202    ddr3_dqs_n[3]
    AJ16                                                              r  ddr3_dqs_n[3]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 fall edge)
                                                      1.250     1.250 f  
                         ideal clock network latency
                                                      0.000     1.250    
                         clock pessimism              0.000     1.250    
                         clock uncertainty           -0.148     1.102    
                         output delay                -1.500    -0.398    
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                -11.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.210ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_21  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ddr3_dq[27]
                            (output port clocked by VIRTUAL_oserdes_clk_15  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             VIRTUAL_oserdes_clk_15
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_oserdes_clk_15 rise@0.000ns - oserdes_clk_21 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.479ns (68.693%)  route 0.218ns (31.306%))
  Logic Levels:           3  (OBUFT_DCIEN=1 OSERDESE2=2)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_21 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          0.521     1.454    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      3.207     4.661 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     4.798 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.142     4.940    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dqts[0]
    OLOGIC_X1Y43         OSERDESE2 (Prop_oserdese2_T1_TBYTEOUT)
                                                      0.000     4.940 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/TBYTEOUT
                         net (fo=10, routed)          0.076     5.016    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/tbyte_out
    OLOGIC_X1Y42         OSERDESE2 (Prop_oserdese2_TBYTEIN_TQ)
                                                      0.000     5.016 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/TQ
                         net (fo=1, routed)           0.000     5.016    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq/T
    AF15                 OBUFT_DCIEN (TriStatD_obuft_dcien_T_O)
                                                      0.342     5.358 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[27].u_iobuf_dq/OBUFT/O
                         net (fo=1, unset)            0.000     5.358    ddr3_dq[27]
    AF15                                                              r  ddr3_dq[27]
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_oserdes_clk_15 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.148     0.148    
                         output delay                -0.000     0.148    
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           5.358    
  -------------------------------------------------------------------
                         slack                                  5.210    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.131ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1)
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.862ns  (logic 0.259ns (30.061%)  route 0.603ns (69.939%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y101                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
    SLICE_X22Y101        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           0.603     0.862    trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X21Y111        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y111        FDRE (Setup_fdre_C_D)       -0.007     5.993    trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.993    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                  5.131    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.473ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 rx_stats_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc)
  Destination:            rx_stats_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.164%)  route 0.294ns (56.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y101                                     0.000     0.000 r  rx_stats_toggle_reg/C
    SLICE_X21Y101        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  rx_stats_toggle_reg/Q
                         net (fo=2, routed)           0.294     0.517    rx_stats_sync/data_in
    SLICE_X21Y98         FDRE                                         r  rx_stats_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y98         FDRE (Setup_fdre_C_D)       -0.010     5.990    rx_stats_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  5.473    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.402ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.402ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1)
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.433%)  route 0.301ns (59.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y114                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
    SLICE_X19Y114        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.301     0.505    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X19Y115        FDRE                                         r  trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y115        FDRE (Setup_fdre_C_D)       -0.093     5.907    trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  5.402    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0_1 rise@8.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.729ns  (logic 0.223ns (30.589%)  route 0.506ns (69.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.805ns = ( 15.805 - 8.000 ) 
    Source Clock Delay      (SCD):    8.551ns = ( 10.551 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     2.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     4.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     5.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     7.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     7.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465     8.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.509    10.551    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X4Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y126         FDRE (Prop_fdre_C_Q)         0.223    10.774 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.506    11.280    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_fall
    SLICE_X1Y126         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     9.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674    11.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265    12.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355    14.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         1.378    15.805    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X1Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.494    16.300    
                         clock uncertainty           -0.194    16.106    
    SLICE_X1Y126         FDRE (Setup_fdre_C_D)       -0.022    16.084    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         16.084    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                  4.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@2.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.265%)  route 0.137ns (57.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.384ns
    Source Clock Delay      (SCD):    3.675ns = ( 5.675 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.662     5.675    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk90
    SLICE_X5Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     5.775 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.137     5.912    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_int
    SLICE_X6Y126         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.880     4.384    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gtx_clk
    SLICE_X6Y126                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.423     3.960    
                         clock uncertainty            0.194     4.154    
    SLICE_X6Y126         FDRE (Hold_fdre_C_D)         0.032     4.186    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.186    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  1.726    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.557ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc)
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1)
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.454ns  (logic 0.223ns (49.144%)  route 0.231ns (50.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103                                     0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.231     0.454    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X18Y103        FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y103        FDRE (Setup_fdre_C_D)        0.011     6.011    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  5.557    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1_1 rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.204ns (50.485%)  route 0.200ns (49.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.817ns = ( 9.817 - 2.000 ) 
    Source Clock Delay      (SCD):    8.568ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.121     2.027    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.104 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.791     3.895    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.988 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.419     5.407    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.484 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465     6.949    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.042 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         1.526     8.568    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X4Y106                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDSE (Prop_fdse_C_Q)         0.204     8.772 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=323, routed)         0.200     8.972    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_in
    SLICE_X4Y107         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           1.018     3.821    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     3.894 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.674     5.568    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     5.651 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         1.265     6.916    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.989 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     8.344    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.427 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.390     9.817    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X4Y107                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.494    10.312    
                         clock uncertainty           -0.194    10.118    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)       -0.093    10.025    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  1.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.705ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1_1 rise@2.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.647%)  route 0.104ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 6.398 - 2.000 ) 
    Source Clock Delay      (SCD):    3.687ns = ( 11.687 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     8.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     9.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604    10.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    10.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.674    11.687    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/tx_axi_clk
    SLICE_X4Y106                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDSE (Prop_fdse_C_Q)         0.091    11.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=323, routed)         0.104    11.883    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_in
    SLICE_X4Y107         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      2.000     2.000 r  
    AD12                                              0.000     2.000 r  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     2.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     3.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     3.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     4.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     5.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.894     6.398    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/clk
    SLICE_X4Y107                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.423     5.974    
                         clock uncertainty            0.194     6.168    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.009     6.177    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -6.177    
                         arrival time                          11.883    
  -------------------------------------------------------------------
                         slack                                  5.705    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[3]
                            (output port clocked by rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (rgmii_tx_clk rise@2.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.876ns  (logic 1.876ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.223ns = ( 7.223 - 2.000 ) 
    Source Clock Delay      (SCD):    4.348ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in_p
                         net (fo=0)                   0.000     0.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     1.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     1.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     2.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637     3.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.844     4.348    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y171                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        ODDR (Prop_oddr_C_Q)         0.221     4.569 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.569    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_0_out
    L28                  OBUF (Prop_obuf_I_O)         1.655     6.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.223    rgmii_txd[3]
    L28                                                               r  rgmii_txd[3]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AD12                                              0.000     2.000 f  clk_in_p
                         net (fo=0)                   0.000     2.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     2.388 f  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     2.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.980 f  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     3.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.759 f  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604     4.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.413 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574     4.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.013 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.639     5.652    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     5.844 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.844    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.379     7.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.223    rgmii_txc
    K30                                                               r  rgmii_txc
                         clock pessimism              0.423     7.647    
                         clock uncertainty           -0.196     7.451    
                         output delay                -0.750     6.701    
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_txd[1]
                            (output port clocked by rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (rgmii_tx_clk fall@6.000ns - clkout0_1 rise@8.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.240ns = ( 12.240 - 6.000 ) 
    Source Clock Delay      (SCD):    3.654ns = ( 11.654 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk_in_p
                         net (fo=0)                   0.000     8.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     8.388 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.542     8.930    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.980 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     9.733    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.759 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.604    10.363    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.413 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    10.987    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.013 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=658, routed)         0.641    11.654    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y164                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        ODDR (Prop_oddr_C_Q)         0.192    11.846 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.846    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_2_out
    N25                  OBUF (Prop_obuf_I_O)         1.335    13.181 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.181    rgmii_txd[1]
    N25                                                               r  rgmii_txd[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AD12                                              0.000     6.000 r  clk_in_p
                         net (fo=0)                   0.000     6.000    example_clocks/clk_in_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     6.470 r  example_clocks/clkin1_buf/O
                         net (fo=2, routed)           0.599     7.069    example_clocks/clock_generator/CLK_IN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.122 r  example_clocks/clock_generator/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.818     7.940    example_clocks/clock_generator/clkout0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.970 r  example_clocks/clock_generator/clkout1_buf/O
                         net (fo=551, routed)         0.814     8.784    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/I1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.837 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637     9.474    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.504 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.847    10.351    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221    10.572 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.572    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf
    K30                  OBUF (Prop_obuf_I_O)         1.668    12.240 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.240    rgmii_txc
    K30                                                               f  rgmii_txc
                         clock pessimism             -0.423    11.817    
                         clock uncertainty            0.196    12.013    
                         output delay                 0.700    12.713    
  -------------------------------------------------------------------
                         required time                        -12.713    
                         arrival time                          13.181    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.232ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 update_speed
                            (input port)
  Destination:            axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1)
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.779ns  (logic 0.777ns (43.680%)  route 1.002ns (56.320%))
  Logic Levels:           1  (IBUF=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  update_speed
                         net (fo=0)                   0.000     0.000    update_speed
    G12                  IBUF (Prop_ibuf_I_O)         0.777     0.777 r  update_speed_IBUF_inst/O
                         net (fo=1, routed)           1.002     1.779    axi_lite_controller/update_speed_sync_inst/data_in
    SLICE_X12Y345        FDRE                                         r  axi_lite_controller/update_speed_sync_inst/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X12Y345        FDRE (Setup_fdre_C_D)        0.011     4.011    axi_lite_controller/update_speed_sync_inst/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                  2.232    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.107ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc)
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.874ns  (logic 0.223ns (25.511%)  route 0.651ns (74.489%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107                                     0.000     0.000 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.651     0.874    trimac_fifo_block/user_side_FIFO/rx_fifo_i/n_0_rd_addr_reg[8]
    SLICE_X48Y104        FDRE                                         r  trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.019     5.981    trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  5.107    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1)
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc)
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.835ns  (logic 0.223ns (26.704%)  route 0.612ns (73.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95                                       0.000     0.000 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.612     0.835    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X7Y101         FDRE                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y101         FDRE (Setup_fdre_C_D)       -0.010     5.990    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  5.155    





---------------------------------------------------------------------------------------------------
From Clock:  kc705_ethernet_rgmii_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.405ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rgmii_rxd[0]
                            (input port clocked by kc705_ethernet_rgmii_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - kc705_ethernet_rgmii_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 2.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 9.428 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kc705_ethernet_rgmii_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    U30                                               0.000    -1.500 r  rgmii_rxd[0]
                         net (fo=0)                   0.000    -1.500    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830    -0.670 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.670    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_6_in
    IDELAY_X0Y119        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.813 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.813    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y119        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.828    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       0.482     1.310 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     1.428    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y119                                                     r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.428    
                         clock uncertainty           -0.025     1.403    
    ILOGIC_X0Y119        IDDR (Setup_iddr_C_D)       -0.003     1.400    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.400    
                         arrival time                          -0.813    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 rgmii_rxd[1]
                            (input port clocked by kc705_ethernet_rgmii_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc fall@-4.000ns - kc705_ethernet_rgmii_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 2.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 7.078 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock kc705_ethernet_rgmii_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    U25                                               0.000    -2.800 r  rgmii_rxd[1]
                         net (fo=0)                   0.000    -2.800    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxd[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.124    -1.676 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.676    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/p_4_in
    IDELAY_X0Y121        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.356 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y121        IDDR                                         r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                     -4.000    -4.000 f  
    U27                                               0.000    -4.000 f  rgmii_rxc
                         net (fo=0)                   0.000    -4.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251    -2.749 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.395    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y9           BUFIO (Prop_bufio_I_O)       1.140    -1.255 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -0.922    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y121                                                     f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.025    -0.897    
    ILOGIC_X0Y121        IDDR (Hold_iddr_C_D)         0.135    -0.762    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.762    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        7.148ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.148ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1)
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p)
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.842ns  (logic 0.223ns (7.847%)  route 2.619ns (92.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y88                                      0.000     0.000 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24/C
    SLICE_X99Y88         FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24/Q
                         net (fo=47, routed)          2.619     2.842    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/I2
    SLICE_X72Y166        FDRE                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y166        FDRE (Setup_fdre_C_D)       -0.010     9.990    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  7.148    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        0.862ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.829ns,  Total Violation      -38.523ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 ddr3_dq[48]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_10  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_10
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_10 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.815ns  (logic 0.815ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 7.230 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AF1                                               0.000     5.344 r  ddr3_dq[48]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq/IO
    AF1                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.484     5.828 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[48].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.828    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y133        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.159 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.159    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y133        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_10 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.526     5.053    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.055 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.175     7.230    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y133                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.230    
                         clock uncertainty           -0.148     7.082    
    ILOGIC_X1Y133        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.021    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.829ns  (arrival time - required time)
  Source:                 ddr3_dq[55]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_10  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_10
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_10 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.312ns  (logic 1.312ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 8.222 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AE5                                               0.000     2.344 r  ddr3_dq[55]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq/IO
    AE5                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.737     3.081 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[55].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.081    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.656 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.656    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y128        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_10 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.192     5.608    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.882 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340     8.222    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y128                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.222    
                         clock uncertainty            0.148     8.370    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.485    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           3.656    
  -------------------------------------------------------------------
                         slack                                 -4.829    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_10

Setup :            0  Failing Endpoints,  Worst Slack        7.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.932ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_10  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_10 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 2.342ns (30.095%)  route 5.440ns (69.905%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 6.570 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         5.440     9.606    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq/IBUFDISABLE
    AF3                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453    11.059 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[52].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.059    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    11.725 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.725    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y136        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_10 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.065    16.528    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.768 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.302    19.070    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y136                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.273    
                         clock uncertainty           -0.210    19.063    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.948    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                  7.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.932ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_10  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_10 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        3.657ns  (logic 1.093ns (29.892%)  route 2.564ns (70.108%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.732 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.564    64.307    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq/IBUFDISABLE
    AF5                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    65.036 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[53].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.036    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y127        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    65.300 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.300    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y127        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_10 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.595    24.007    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y10  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.033 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.199    26.232    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y127                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.097    
                         clock uncertainty            0.210    26.307    
    ILOGIC_X1Y127        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.368    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.368    
                         arrival time                          65.300    
  -------------------------------------------------------------------
                         slack                                 38.932    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_11

Setup :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.838ns,  Total Violation      -38.627ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 ddr3_dq[56]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_11  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_11
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_11 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.807ns  (logic 0.807ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.636ns = ( 7.230 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AC1                                               0.000     5.344 r  ddr3_dq[56]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq/IO
    AC1                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.476     5.820 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[56].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.820    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.151 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.151    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y145        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_11 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.519     5.046    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.048 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182     7.230    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y145                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.230    
                         clock uncertainty           -0.148     7.082    
    ILOGIC_X1Y145        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.021    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  0.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.838ns  (arrival time - required time)
  Source:                 ddr3_dq[59]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_11  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_11
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_11 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.310ns  (logic 1.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.885ns = ( 8.229 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AC5                                               0.000     2.344 r  ddr3_dq[59]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq/IO
    AC5                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.735     3.079 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[59].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.079    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y142        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.654 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.654    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y142        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_11 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.184     5.600    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.874 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.355     8.229    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y142                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.229    
                         clock uncertainty            0.148     8.377    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.492    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.492    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                 -4.838    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_11

Setup :            0  Failing Endpoints,  Worst Slack        6.503ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       39.528ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.503ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_11  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_11
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_11 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 2.342ns (27.532%)  route 6.164ns (72.468%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 6.575 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         6.164    10.330    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq/IBUFDISABLE
    AD4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453    11.783 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[63].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    11.783    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y148        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    12.449 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    12.449    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y148        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_11 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.057    16.520    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.760 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    19.075    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y148                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.278    
                         clock uncertainty           -0.210    19.068    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.953    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.953    
                         arrival time                         -12.449    
  -------------------------------------------------------------------
                         slack                                  6.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.528ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_11  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_11
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_11 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        4.252ns  (logic 1.093ns (25.706%)  route 3.159ns (74.294%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 13.732 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.159    64.903    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq/IBUFDISABLE
    AE6                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    65.632 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[60].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    65.632    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y139        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    65.896 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.896    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y139        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_11 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.588    24.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y11  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.026 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.206    26.232    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y139                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.097    
                         clock uncertainty            0.210    26.307    
    ILOGIC_X1Y139        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.368    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.368    
                         arrival time                          65.896    
  -------------------------------------------------------------------
                         slack                                 39.528    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_12

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.917ns,  Total Violation      -39.210ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 ddr3_dq[4]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_12  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_12
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_12 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.755ns  (logic 0.755ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.655ns = ( 7.249 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AA17                                              0.000     5.344 r  ddr3_dq[4]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IO
    AA17                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.424     5.768 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.768    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y4          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.099 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.099    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y4          ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_12 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.539     5.066    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.068 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.181     7.249    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y4                                                       r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.249    
                         clock uncertainty           -0.148     7.101    
    ILOGIC_X1Y4          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.040    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.099    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.917ns  (arrival time - required time)
  Source:                 ddr3_dq[5]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_12  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_12
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_12 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.254ns  (logic 1.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 8.252 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AB15                                              0.000     2.344 r  ddr3_dq[5]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq/IO
    AB15                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.679     3.023 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.023    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y9          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.598 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.598    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y9          ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_12 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.205     5.621    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.895 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.357     8.252    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y9                                                       r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.252    
                         clock uncertainty            0.148     8.400    
    ILOGIC_X1Y9          ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.515    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.515    
                         arrival time                           3.598    
  -------------------------------------------------------------------
                         slack                                 -4.917    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_12

Setup :            0  Failing Endpoints,  Worst Slack        7.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_12  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_12
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_12 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 2.342ns (32.858%)  route 4.786ns (67.142%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.496ns = ( 6.590 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         4.786     8.951    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    Y15                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453    10.404 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.404    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y1          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    11.070 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.070    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y1          ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_12 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075    16.538    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.778 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.312    19.090    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y1                                                       r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.293    
                         clock uncertainty           -0.210    19.083    
    ILOGIC_X1Y1          ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.968    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.968    
                         arrival time                         -11.070    
  -------------------------------------------------------------------
                         slack                                  7.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.682ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_12  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_12
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_12 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        3.430ns  (logic 1.093ns (31.865%)  route 2.337ns (68.135%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 13.756 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.337    64.081    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    AE15                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.810 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.810    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y12         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    65.074 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    65.074    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y12         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_12 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.609    24.021    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y0   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.047 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.209    26.256    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y12                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.121    
                         clock uncertainty            0.210    26.331    
    ILOGIC_X1Y12         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.392    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.392    
                         arrival time                          65.074    
  -------------------------------------------------------------------
                         slack                                 38.682    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_13

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.848ns,  Total Violation      -38.634ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 ddr3_dq[12]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_13  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_13
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_13 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.807ns  (logic 0.807ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 7.241 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AA18                                              0.000     5.344 r  ddr3_dq[12]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/IO
    AA18                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.476     5.820 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.820    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.151 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.151    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[5].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y18         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_13 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.538     5.065    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y1   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.067 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.174     7.241    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y18                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.241    
                         clock uncertainty           -0.148     7.093    
    ILOGIC_X1Y18         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.032    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -6.151    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.848ns  (arrival time - required time)
  Source:                 ddr3_dq[11]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_13  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_13
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_13 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.311ns  (logic 1.311ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.240 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AD17                                              0.000     2.344 r  ddr3_dq[11]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IO
    AD17                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.736     3.080 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.080    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.655 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.655    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y22         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_13 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.204     5.620    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y1   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.894 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.346     8.240    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y22                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.240    
                         clock uncertainty            0.148     8.388    
    ILOGIC_X1Y22         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.503    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.503    
                         arrival time                           3.655    
  -------------------------------------------------------------------
                         slack                                 -4.848    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_13

Setup :            0  Failing Endpoints,  Worst Slack        8.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_13  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_13
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_13 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.342ns (37.339%)  route 3.930ns (62.661%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 6.577 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.930     8.096    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    AC19                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     9.549 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.549    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y15         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    10.215 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.215    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y15         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_13 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.074    16.537    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y1   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.777 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.300    19.077    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y15                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.280    
                         clock uncertainty           -0.210    19.070    
    ILOGIC_X1Y15         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.955    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.955    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  8.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.141ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_13  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_13
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_13 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.883ns  (logic 1.093ns (37.916%)  route 1.790ns (62.084%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.749 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.790    63.534    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    AD18                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.262 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.262    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.526 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.526    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y24         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_13 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.608    24.020    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y1   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.046 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.203    26.249    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y24                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.114    
                         clock uncertainty            0.210    26.324    
    ILOGIC_X1Y24         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.385    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.385    
                         arrival time                          64.527    
  -------------------------------------------------------------------
                         slack                                 38.141    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_14

Setup :            0  Failing Endpoints,  Worst Slack        0.868ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.825ns,  Total Violation      -38.497ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 ddr3_dq[20]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_14  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_14
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_14 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.812ns  (logic 0.812ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 7.233 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AH19                                              0.000     5.344 r  ddr3_dq[20]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq/IO
    AH19                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.481     5.825 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[20].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.825    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.156 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.156    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[6].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y33         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_14 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.529     5.056    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.058 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.175     7.233    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y33                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.233    
                         clock uncertainty           -0.148     7.085    
    ILOGIC_X1Y33         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.024    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                  0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.825ns  (arrival time - required time)
  Source:                 ddr3_dq[18]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_14  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_14
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_14 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.316ns  (logic 1.316ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 8.222 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AG18                                              0.000     2.344 r  ddr3_dq[18]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IO
    AG18                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.741     3.085 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.085    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.660 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.660    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y27         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_14 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.192     5.608    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.882 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.340     8.222    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y27                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.222    
                         clock uncertainty            0.148     8.370    
    ILOGIC_X1Y27         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.485    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           3.660    
  -------------------------------------------------------------------
                         slack                                 -4.825    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_14

Setup :            0  Failing Endpoints,  Worst Slack        9.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_14  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_14
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_14 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.342ns (44.544%)  route 2.916ns (55.456%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 6.565 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.916     7.082    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IBUFDISABLE
    AG18                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     8.535 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[18].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.535    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     9.201 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.201    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y27         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_14 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.064    16.527    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.767 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.298    19.065    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y27                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.268    
                         clock uncertainty           -0.210    19.058    
    ILOGIC_X1Y27         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  9.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.764ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_14  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_14
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_14 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.494ns  (logic 1.093ns (43.823%)  route 1.401ns (56.177%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.738 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.401    63.145    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq/IBUFDISABLE
    AJ19                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.874 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[21].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.874    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.138 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.138    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y36         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_14 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.598    24.010    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.036 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.202    26.238    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y36                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.103    
                         clock uncertainty            0.210    26.313    
    ILOGIC_X1Y36         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.374    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.374    
                         arrival time                          64.138    
  -------------------------------------------------------------------
                         slack                                 37.764    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_15

Setup :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.842ns,  Total Violation      -38.636ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 ddr3_dq[24]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_15  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_15
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_15 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.800ns  (logic 0.800ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 7.235 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AK16                                              0.000     5.344 r  ddr3_dq[24]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IO
    AK16                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.469     5.813 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[24].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.813    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y48         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.144 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.144    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y48         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_15 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.522     5.049    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.051 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184     7.235    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y48                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.235    
                         clock uncertainty           -0.148     7.087    
    ILOGIC_X1Y48         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.026    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  0.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.842ns  (arrival time - required time)
  Source:                 ddr3_dq[26]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_15  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_15
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_15 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.310ns  (logic 1.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.890ns = ( 8.234 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AG15                                              0.000     2.344 r  ddr3_dq[26]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq/IO
    AG15                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.735     3.079 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[26].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.079    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.654 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.654    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y46         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_15 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.184     5.600    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.874 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.360     8.234    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y46                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.234    
                         clock uncertainty            0.148     8.382    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.497    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.497    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                 -4.842    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_15

Setup :            0  Failing Endpoints,  Worst Slack       10.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.437ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_15  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_15
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_15 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.342ns (51.268%)  route 2.226ns (48.732%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.736ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 6.570 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.226     6.392    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq/IBUFDISABLE
    AJ17                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     7.845 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[25].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.845    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     8.511 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.511    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y39         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_15 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.056    16.519    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.759 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.311    19.070    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y39                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.273    
                         clock uncertainty           -0.210    19.063    
    ILOGIC_X1Y39         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.948    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.948    
                         arrival time                          -8.511    
  -------------------------------------------------------------------
                         slack                                 10.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.288ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_15  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_15
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_15 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.018ns  (logic 1.093ns (54.160%)  route 0.925ns (45.840%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns = ( 13.738 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         0.925    62.669    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUFDISABLE
    AK15                 IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    63.398 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[31].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.398    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[8]
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    63.662 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.662    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/n_0_input_[8].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y47         ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_15 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.591    24.003    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.029 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.209    26.238    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y47                                                      r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.103    
                         clock uncertainty            0.210    26.313    
    ILOGIC_X1Y47         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.374    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.374    
                         arrival time                          63.662    
  -------------------------------------------------------------------
                         slack                                 37.288    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_8

Setup :            0  Failing Endpoints,  Worst Slack        0.872ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.864ns,  Total Violation      -38.751ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 ddr3_dq[37]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_8
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_8 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.820ns  (logic 0.820ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.651ns = ( 7.245 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AK4                                               0.000     5.344 r  ddr3_dq[37]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IO
    AK4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.489     5.833 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.833    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.164 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.164    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y101        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_8 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.536     5.063    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.065 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180     7.245    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y101                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.245    
                         clock uncertainty           -0.148     7.097    
    ILOGIC_X1Y101        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.036    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.036    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.864ns  (arrival time - required time)
  Source:                 ddr3_dq[35]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_8
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_8 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.310ns  (logic 1.310ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 8.255 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AF7                                               0.000     2.344 r  ddr3_dq[35]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq/IO
    AF7                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.735     3.079 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[35].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.079    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y110        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.654 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.654    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y110        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.205     5.621    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.895 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.360     8.255    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y110                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.255    
                         clock uncertainty            0.148     8.403    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.518    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.518    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                 -4.864    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_8

Setup :            0  Failing Endpoints,  Worst Slack        8.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       37.954ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_8 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 2.342ns (38.798%)  route 3.694ns (61.202%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.500ns = ( 6.594 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         3.694     7.860    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq/IBUFDISABLE
    AF8                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453     9.313 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[36].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.313    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y112        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     9.979 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.979    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y112        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_8 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.076    16.539    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.779 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.315    19.094    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y112                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.297    
                         clock uncertainty           -0.210    19.087    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.972    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.972    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  8.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.954ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_8 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.695ns  (logic 1.093ns (40.549%)  route 1.602ns (59.451%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.749 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         1.602    63.346    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IBUFDISABLE
    AK4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.075 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[37].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.075    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y101        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.339 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/n_0_input_[0].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y101        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_8 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.606    24.018    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y8   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.044 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.205    26.249    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y101                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.114    
                         clock uncertainty            0.210    26.324    
    ILOGIC_X1Y101        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.385    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.385    
                         arrival time                          64.339    
  -------------------------------------------------------------------
                         slack                                 37.954    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_iserdes_clk_8
  To Clock:  iserdes_clk_9

Setup :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -4.822ns,  Total Violation      -38.424ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 ddr3_dq[47]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_9  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_9
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (iserdes_clk_9 fall@3.594ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            3.000ns
  Clock Path Skew:        3.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.645ns = ( 7.239 - 3.594 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  3.000     5.344    
    AJ1                                               0.000     5.344 r  ddr3_dq[47]
                         net (fo=1, unset)            0.000     5.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq/IO
    AJ1                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.516     5.860 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[47].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.860    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y116        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     6.191 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.191    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[3].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y116        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_9 fall edge)
                                                      3.594     3.594 f  
    AE11                                              0.000     3.594 f  sys_clk_p
                         net (fo=0)                   0.000     3.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     3.974 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     4.477    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.527 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.535     5.062    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.003     7.064 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.175     7.239    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y116                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     7.239    
                         clock uncertainty           -0.148     7.091    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.061     7.030    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  0.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.822ns  (arrival time - required time)
  Source:                 ddr3_dq[41]
                            (input port clocked by VIRTUAL_iserdes_clk_8  {rise@2.344ns fall@3.594ns period=2.500ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_9  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_9
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (iserdes_clk_9 rise@2.344ns - VIRTUAL_iserdes_clk_8 rise@2.344ns)
  Data Path Delay:        1.337ns  (logic 1.337ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 8.240 - 2.344 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 2.344 - 2.344 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_iserdes_clk_8 rise edge)
                                                      2.344     2.344 r  
                         ideal clock network latency
                                                      0.000     2.344    
                         input delay                  0.000     2.344    
    AH6                                               0.000     2.344 r  ddr3_dq[41]
                         net (fo=1, unset)            0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq/IO
    AH6                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_I_O)
                                                      0.762     3.106 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[41].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     3.106    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.681 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     3.681    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[7].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y122        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_9 rise edge)
                                                      2.344     2.344 r  
    AE11                                              0.000     2.344 r  sys_clk_p
                         net (fo=0)                   0.000     2.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     3.241 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     4.339    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.416 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.204     5.620    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.274     7.894 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.346     8.240    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y122                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.000     8.240    
                         clock uncertainty            0.148     8.388    
    ILOGIC_X1Y122        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.115     8.503    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         -8.503    
                         arrival time                           3.681    
  -------------------------------------------------------------------
                         slack                                 -4.822    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  iserdes_clk_9

Setup :            0  Failing Endpoints,  Worst Slack        8.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.548ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.290ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by iserdes_clk_9  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_9
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.594ns  (iserdes_clk_9 fall@13.594ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.726ns  (logic 2.342ns (34.821%)  route 4.384ns (65.179%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.487ns = ( 6.581 - 1.094 ) 
    Source Clock Delay      (SCD):    3.943ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.587     3.943    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.223     4.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         4.384     8.550    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq/IBUFDISABLE
    AH4                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      1.453    10.003 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[44].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.003    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[9]
    IDELAY_X1Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    10.669 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.669    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[9].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y124        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_9 fall edge)
                                                     13.594    13.594 f  
    AE11                                              0.000    13.594 f  sys_clk_p
                         net (fo=0)                   0.000    13.594    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    14.389 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    15.390    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    15.463 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          1.075    16.538    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.240    18.778 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.303    19.081    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y124                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.203    19.284    
                         clock uncertainty           -0.210    19.074    
    ILOGIC_X1Y124        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.115    18.959    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         18.959    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  8.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.548ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clk_9  {rise@2.344ns fall@3.594ns period=2.500ns})
  Path Group:             iserdes_clk_9
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.656ns  (iserdes_clk_9 rise@22.344ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        3.283ns  (logic 1.093ns (33.289%)  route 2.190ns (66.711%))
  Logic Levels:           2  (IBUF_IBUFDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 13.743 - 9.844 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    AE11                                              0.000    60.000 r  sys_clk_p
                         net (fo=0)                   0.000    60.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380    60.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503    60.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385    61.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023    61.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352    61.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675    60.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940    60.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.660    61.644    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/I1
    SLICE_X105Y56                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.100    61.744 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=160, routed)         2.190    63.934    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq/IBUFDISABLE
    AK1                  IBUF_IBUFDISABLE (Prop_ibuf_ibufdisable_IBUFDISABLE_O)
                                                      0.729    64.663 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[46].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    64.663    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y115        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264    64.927 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.927    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/n_0_input_[2].iserdes_dq_.idelay_dq.idelaye2
    ILOGIC_X1Y115        ISERDESE2                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clk_9 rise edge)
                                                     22.344    22.344 r  
    AE11                                              0.000    22.344 r  sys_clk_p
                         net (fo=0)                   0.000    22.344    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461    22.805 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554    23.359    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    23.412 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=22, routed)          0.605    24.017    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/freq_refclk
    PHASER_IN_PHY_X1Y9   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      2.027    26.043 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.200    26.243    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/iserdes_clk
    ILOGIC_X1Y115                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.135    26.108    
                         clock uncertainty            0.210    26.318    
    ILOGIC_X1Y115        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.061    26.379    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -26.379    
                         arrival time                          64.927    
  -------------------------------------------------------------------
                         slack                                 38.548    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_1
  To Clock:  mem_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_1'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk_1 rise@2.500ns - sync_pulse_1 rise@1.094ns)
  Data Path Delay:        1.204ns  (logic 0.000ns (0.000%)  route 1.204ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 5.443 - 2.500 ) 
    Source Clock Delay      (SCD):    2.072ns = ( 3.166 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_1 rise edge)
                                                      1.094     1.094 r  
    AE11                                              0.000     1.094 r  sys_clk_p
                         net (fo=0)                   0.000     1.094    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     1.991 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     3.089    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.166 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=22, routed)          1.204     4.370    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      2.500     2.500 r  
    AE11                                              0.000     2.500 r  sys_clk_p
                         net (fo=0)                   0.000     2.500    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     3.295 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     4.296    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     4.369 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.074     5.443    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.203     5.646    
                         clock uncertainty           -0.204     5.442    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.168     5.274    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_1'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk_1 rise@0.000ns - sync_pulse_1 rise@1.094ns)
  Data Path Delay:        1.074ns  (logic 0.000ns (0.000%)  route 1.074ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.276ns
    Source Clock Delay      (SCD):    1.869ns = ( 2.963 - 1.094 ) 
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_1 rise edge)
                                                      1.094     1.094 r  
    AE11                                              0.000     1.094 r  sys_clk_p
                         net (fo=0)                   0.000     1.094    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795     1.889 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001     2.890    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.963 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=22, routed)          1.074     4.037    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=22, routed)          1.204     3.276    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0                                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.203     3.073    
                         clock uncertainty            0.204     3.276    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.151     3.427    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -3.427    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.609    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack        4.303ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p)
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1)
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.479%)  route 0.464ns (67.521%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y172                                     0.000     0.000 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X39Y172        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.464     0.687    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/temperature[9]
    SLICE_X43Y169        FDRE                                         r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X43Y169        FDRE (Setup_fdre_C_D)       -0.010     4.990    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  4.303    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i_1
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack        5.599ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i_1 rise@10.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.223ns (5.660%)  route 3.717ns (94.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns = ( 13.476 - 10.000 ) 
    Source Clock Delay      (SCD):    3.941ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.897     0.897 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.098     1.995    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.072 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.155     3.227    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.103     3.330 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.790     4.120    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.987     0.133 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.130     2.263    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.356 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.585     3.941    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1
    SLICE_X107Y88                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDPE (Prop_fdpe_C_Q)         0.223     4.164 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=205, routed)         3.717     7.881    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst
    SLICE_X149Y119       FDCE                                         f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     10.000    10.000 r  
    AE11                                              0.000    10.000 r  sys_clk_p
                         net (fo=0)                   0.000    10.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.795    10.795 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           1.001    11.796    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073    11.869 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.043    12.912    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.066    12.978 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.722    13.700    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    10.006 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           2.005    12.011    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.094 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       1.382    13.476    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_clk
    SLICE_X149Y119                                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.277    13.753    
                         clock uncertainty           -0.060    13.693    
    SLICE_X149Y119       FDCE (Recov_fdce_C_CLR)     -0.212    13.481    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         13.481    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  5.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.351ns  (arrival time - required time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.118ns (7.909%)  route 1.374ns (92.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.503     0.883    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.933 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.385     1.318    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.023     1.341 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.352     1.693    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.675     0.018 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.940     0.958    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.984 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.656     1.640    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/O1
    SLICE_X106Y86                                                     r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDPE (Prop_fdpe_C_Q)         0.118     1.758 f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16/Q
                         net (fo=50, routed)          1.374     3.132    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I15[0]
    SLICE_X147Y107       FDCE                                         f  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    AE11                                              0.000     0.000 r  sys_clk_p
                         net (fo=0)                   0.000     0.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/sys_clk_p
    AE11                 IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/O
                         net (fo=2, routed)           0.554     1.015    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.068 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.443     1.511    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.045     1.556 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.513     2.069    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.995     0.074 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.007     1.081    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.111 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=14521, routed)       0.894     2.005    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/I1
    SLICE_X147Y107                                                    r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.155     1.850    
    SLICE_X147Y107       FDCE (Remov_fdce_C_CLR)     -0.069     1.781    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  1.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.259ns (52.050%)  route 0.239ns (47.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.298ns = ( 10.298 - 8.000 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.679    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     1.993 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.576     2.569    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y111                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.259     2.828 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.239     3.067    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/n_0_sfd_enable_reg
    SLICE_X2Y110         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  rgmii_rxc
                         net (fo=0)                   0.000     8.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.489    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     9.778 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.520    10.298    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y110                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.247    10.545    
                         clock uncertainty           -0.035    10.510    
    SLICE_X2Y110         FDCE (Recov_fdce_C_CLR)     -0.154    10.356    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.356    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  7.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.118ns (49.456%)  route 0.121ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.857    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     0.947 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.274     1.221    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y111                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.118     1.339 f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.121     1.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/n_0_sfd_enable_reg
    SLICE_X2Y110         FDCE                                         f  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  rgmii_rxc
                         net (fo=0)                   0.000     0.000    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.057    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.150 r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=596, routed)         0.310     1.460    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y110                                                      r  trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.225     1.235    
    SLICE_X2Y110         FDCE (Remov_fdce_C_CLR)     -0.050     1.185    trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/kc705_ethernet_rgmii_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.402ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1)
  Destination:            u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.598ns  (logic 0.223ns (6.197%)  route 3.375ns (93.803%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88                                     0.000     0.000 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/C
    SLICE_X107Y88        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg/Q
                         net (fo=205, routed)         3.375     3.598    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rst
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y0     PHY_CONTROL                  0.000     5.000    u_mig_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  1.402    





