{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714749413330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714749413331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ERV24 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ERV24\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714749413337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714749413380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714749413380 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714749413497 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714749413501 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714749413593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714749413593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714749413593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714749413593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714749413595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714749413595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714749413595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714749413595 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714749413595 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714749413595 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714749413597 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[31\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[31\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[31] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413777 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[30\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[30\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[30] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413777 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[29\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[29\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[29] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413777 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[28\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[28\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[28] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[27\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[27\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[27] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[26\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[26\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[26] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[25\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[25\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[25] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[24\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[24\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[24] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[23\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[23\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[23] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[22\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[22\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[22] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[21\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[21\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[21] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[20\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[20\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[20] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[19\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[19\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[19] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[18\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[18\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[18] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[17\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[17\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[17] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[16\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[16\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[16] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[15\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[15\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[15] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[14\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[14\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[14] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[13\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[13\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[13] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[12\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[12\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[12] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[11\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[11\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[11] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[10\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[10\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[10] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[9\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[9\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[9] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[8\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[8\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[8] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[7\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[7\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[7] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[6\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[6\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[6] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[5\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[5\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[5] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[4\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[4\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[4] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[3\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[3\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[3] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[2\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[2\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[2] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[1\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[1\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[1] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Warning" "WFIOMGR_AUTO_CONVERT_IOSTD" "PORTA\[0\] 3.3-V PCI 3.0-V PCI " "I/O standard 3.3-V PCI converted to I/O standard 3.0-V PCI for pin PORTA\[0\]" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { PORTA[0] } } } { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 504 -104 72 520 "PORTA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169165 "I/O standard %2!s! converted to I/O standard %3!s! for pin %1!s!" 0 0 "Fitter" 0 -1 1714749413778 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "132 132 " "No exact pin location assignment(s) for 132 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714749413865 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ERV24.sdc " "Synopsys Design Constraints File file not found: 'ERV24.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714749414048 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714749414048 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714749414051 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1714749414051 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714749414052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714749414092 ""}  } { { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 368 -112 64 384 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714749414092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPIO_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node GPIO_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714749414092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO:inst4\|q\[31\]~32 " "Destination node GPIO:inst4\|q\[31\]~32" {  } { { "custom_peripherals/GPIO/GPIO.v" "" { Text "C:/Users/sbruz/E5-ERV24/project/custom_peripherals/GPIO/GPIO.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1714749414092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1714749414092 ""}  } { { "ERV24.bdf" "" { Schematic "C:/Users/sbruz/E5-ERV24/project/ERV24.bdf" { { 440 -104 64 456 "GPIO_reset" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714749414092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714749414269 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714749414270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714749414270 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714749414271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714749414272 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714749414273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714749414273 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714749414274 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714749414276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714749414277 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714749414277 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.0V 0 0 32 " "Number of I/O pins in group: 32 (unused VREF, 3.0V VCCIO, 0 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.0-V PCI. " "I/O standards used: 3.0-V PCI." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714749414280 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 2.5V 66 32 0 " "Number of I/O pins in group: 98 (unused VREF, 2.5V VCCIO, 66 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714749414280 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714749414280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714749414280 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714749414280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714749414280 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714749414280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714749414375 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714749414377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714749414891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714749414951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714749414964 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714749418252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714749418252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714749418511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "C:/Users/sbruz/E5-ERV24/project/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714749419097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714749419097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714749419478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714749419478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714749419480 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714749419566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714749419576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714749419716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714749419716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714749419826 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714749420167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sbruz/E5-ERV24/project/output_files/ERV24.fit.smsg " "Generated suppressed messages file C:/Users/sbruz/E5-ERV24/project/output_files/ERV24.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714749420457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6493 " "Peak virtual memory: 6493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714749420668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  3 12:17:00 2024 " "Processing ended: Fri May  3 12:17:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714749420668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714749420668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714749420668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714749420668 ""}
