$comment
	File created using the following command:
		vcd file lab8part2.msim.vcd -direction
$end
$date
	Wed Oct 19 18:59:52 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab8part2_vhd_vec_tst $end
$var wire 1 ! hex0 [0] $end
$var wire 1 " hex0 [1] $end
$var wire 1 # hex0 [2] $end
$var wire 1 $ hex0 [3] $end
$var wire 1 % hex0 [4] $end
$var wire 1 & hex0 [5] $end
$var wire 1 ' hex0 [6] $end
$var wire 1 ( hex2 [0] $end
$var wire 1 ) hex2 [1] $end
$var wire 1 * hex2 [2] $end
$var wire 1 + hex2 [3] $end
$var wire 1 , hex2 [4] $end
$var wire 1 - hex2 [5] $end
$var wire 1 . hex2 [6] $end
$var wire 1 / hex4 [0] $end
$var wire 1 0 hex4 [1] $end
$var wire 1 1 hex4 [2] $end
$var wire 1 2 hex4 [3] $end
$var wire 1 3 hex4 [4] $end
$var wire 1 4 hex4 [5] $end
$var wire 1 5 hex4 [6] $end
$var wire 1 6 hex5 [0] $end
$var wire 1 7 hex5 [1] $end
$var wire 1 8 hex5 [2] $end
$var wire 1 9 hex5 [3] $end
$var wire 1 : hex5 [4] $end
$var wire 1 ; hex5 [5] $end
$var wire 1 < hex5 [6] $end
$var wire 1 = key0 $end
$var wire 1 > sw [9] $end
$var wire 1 ? sw [8] $end
$var wire 1 @ sw [7] $end
$var wire 1 A sw [6] $end
$var wire 1 B sw [5] $end
$var wire 1 C sw [4] $end
$var wire 1 D sw [3] $end
$var wire 1 E sw [2] $end
$var wire 1 F sw [1] $end
$var wire 1 G sw [0] $end

$scope module i1 $end
$var wire 1 H gnd $end
$var wire 1 I vcc $end
$var wire 1 J unknown $end
$var wire 1 K devoe $end
$var wire 1 L devclrn $end
$var wire 1 M devpor $end
$var wire 1 N ww_devoe $end
$var wire 1 O ww_devclrn $end
$var wire 1 P ww_devpor $end
$var wire 1 Q ww_sw [9] $end
$var wire 1 R ww_sw [8] $end
$var wire 1 S ww_sw [7] $end
$var wire 1 T ww_sw [6] $end
$var wire 1 U ww_sw [5] $end
$var wire 1 V ww_sw [4] $end
$var wire 1 W ww_sw [3] $end
$var wire 1 X ww_sw [2] $end
$var wire 1 Y ww_sw [1] $end
$var wire 1 Z ww_sw [0] $end
$var wire 1 [ ww_key0 $end
$var wire 1 \ ww_hex5 [0] $end
$var wire 1 ] ww_hex5 [1] $end
$var wire 1 ^ ww_hex5 [2] $end
$var wire 1 _ ww_hex5 [3] $end
$var wire 1 ` ww_hex5 [4] $end
$var wire 1 a ww_hex5 [5] $end
$var wire 1 b ww_hex5 [6] $end
$var wire 1 c ww_hex4 [0] $end
$var wire 1 d ww_hex4 [1] $end
$var wire 1 e ww_hex4 [2] $end
$var wire 1 f ww_hex4 [3] $end
$var wire 1 g ww_hex4 [4] $end
$var wire 1 h ww_hex4 [5] $end
$var wire 1 i ww_hex4 [6] $end
$var wire 1 j ww_hex2 [0] $end
$var wire 1 k ww_hex2 [1] $end
$var wire 1 l ww_hex2 [2] $end
$var wire 1 m ww_hex2 [3] $end
$var wire 1 n ww_hex2 [4] $end
$var wire 1 o ww_hex2 [5] $end
$var wire 1 p ww_hex2 [6] $end
$var wire 1 q ww_hex0 [0] $end
$var wire 1 r ww_hex0 [1] $end
$var wire 1 s ww_hex0 [2] $end
$var wire 1 t ww_hex0 [3] $end
$var wire 1 u ww_hex0 [4] $end
$var wire 1 v ww_hex0 [5] $end
$var wire 1 w ww_hex0 [6] $end
$var wire 1 x \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 y \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 z \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 { \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 | \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 } \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 ~ \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 !! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 "! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 #! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 $! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 %! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 &! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 '! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 (! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 )! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 *! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 +! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 ,! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 -! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 .! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 /! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 0! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 1! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 2! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 3! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 4! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 5! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 6! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 7! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 8! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 9! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 :! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 ;! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 <! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 =! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 >! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 ?! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 @! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 A! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 B! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 C! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 D! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 E! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 F! \u0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 G! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 H! \sw[8]~input_o\ $end
$var wire 1 I! \sw[6]~input_o\ $end
$var wire 1 J! \sw[4]~input_o\ $end
$var wire 1 K! \sw[7]~input_o\ $end
$var wire 1 L! \sw[5]~input_o\ $end
$var wire 1 M! \u3|hex[5]~0_combout\ $end
$var wire 1 N! \u3|hex[4]~1_combout\ $end
$var wire 1 O! \u3|hex[3]~2_combout\ $end
$var wire 1 P! \u3|hex[2]~3_combout\ $end
$var wire 1 Q! \u3|hex[1]~4_combout\ $end
$var wire 1 R! \u3|hex[0]~5_combout\ $end
$var wire 1 S! \sw[2]~input_o\ $end
$var wire 1 T! \sw[0]~input_o\ $end
$var wire 1 U! \sw[1]~input_o\ $end
$var wire 1 V! \sw[3]~input_o\ $end
$var wire 1 W! \u4|hex[5]~0_combout\ $end
$var wire 1 X! \u4|hex[4]~1_combout\ $end
$var wire 1 Y! \u4|hex[3]~2_combout\ $end
$var wire 1 Z! \u4|hex[2]~3_combout\ $end
$var wire 1 [! \u4|hex[1]~4_combout\ $end
$var wire 1 \! \u4|hex[0]~5_combout\ $end
$var wire 1 ]! \sw[9]~input_o\ $end
$var wire 1 ^! \key0~input_o\ $end
$var wire 1 _! \key0~inputCLKENA0_outclk\ $end
$var wire 1 `! \u1|hex[5]~0_combout\ $end
$var wire 1 a! \u1|hex[4]~1_combout\ $end
$var wire 1 b! \u1|hex[3]~2_combout\ $end
$var wire 1 c! \u1|hex[2]~3_combout\ $end
$var wire 1 d! \u1|hex[1]~4_combout\ $end
$var wire 1 e! \u1|hex[0]~5_combout\ $end
$var wire 1 f! \u1|hex\ [0] $end
$var wire 1 g! \u1|hex\ [1] $end
$var wire 1 h! \u1|hex\ [2] $end
$var wire 1 i! \u1|hex\ [3] $end
$var wire 1 j! \u1|hex\ [4] $end
$var wire 1 k! \u1|hex\ [5] $end
$var wire 1 l! \u1|hex\ [6] $end
$var wire 1 m! \u0|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 n! \u0|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 o! \u0|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 p! \u0|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 q! \u4|hex\ [0] $end
$var wire 1 r! \u4|hex\ [1] $end
$var wire 1 s! \u4|hex\ [2] $end
$var wire 1 t! \u4|hex\ [3] $end
$var wire 1 u! \u4|hex\ [4] $end
$var wire 1 v! \u4|hex\ [5] $end
$var wire 1 w! \u4|hex\ [6] $end
$var wire 1 x! \u3|hex\ [0] $end
$var wire 1 y! \u3|hex\ [1] $end
$var wire 1 z! \u3|hex\ [2] $end
$var wire 1 {! \u3|hex\ [3] $end
$var wire 1 |! \u3|hex\ [4] $end
$var wire 1 }! \u3|hex\ [5] $end
$var wire 1 ~! \u3|hex\ [6] $end
$var wire 1 !" \u0|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 "" \u0|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 #" \u0|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 $" \u0|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 %" \ALT_INV_key0~inputCLKENA0_outclk\ $end
$var wire 1 &" \ALT_INV_sw[0]~input_o\ $end
$var wire 1 '" \ALT_INV_sw[3]~input_o\ $end
$var wire 1 (" \ALT_INV_sw[2]~input_o\ $end
$var wire 1 )" \ALT_INV_sw[1]~input_o\ $end
$var wire 1 *" \ALT_INV_sw[4]~input_o\ $end
$var wire 1 +" \ALT_INV_sw[7]~input_o\ $end
$var wire 1 ," \ALT_INV_sw[6]~input_o\ $end
$var wire 1 -" \ALT_INV_sw[5]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1=
0H
1I
xJ
1K
1L
1M
1N
1O
1P
1[
xG!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
06
07
08
09
0:
0;
1<
0/
00
01
02
03
04
15
0(
0)
0*
0+
0,
0-
1.
0!
0"
0#
0$
0%
0&
1'
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0\
0]
0^
0_
0`
0a
1b
0c
0d
0e
0f
0g
0h
1i
0j
0k
0l
0m
0n
0o
1p
0q
0r
0s
0t
0u
0v
1w
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
xf!
xg!
xh!
xi!
xj!
xk!
1l!
0m!
0n!
0o!
0p!
xq!
xr!
xs!
xt!
xu!
xv!
1w!
xx!
xy!
xz!
x{!
x|!
x}!
1~!
1!"
1""
1#"
1$"
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
$end
#20000
1B
1D
1E
1F
1G
1Z
1Y
1X
1W
1U
1L!
1V!
1S!
1U!
1T!
0&"
0)"
0("
0'"
0-"
11!
1-!
1,!
1+!
1*!
0~!
1M!
1P!
0w!
1Y!
1Z!
1[!
1k
1l
1m
0p
1e
1h
0i
0.
1+
1*
1)
05
14
11
#30000
1>
1Q
1]!
#40000
0=
0[
0^!
0_!
1%"
#40001
1C!
1D!
1E!
1F!
1m!
1n!
1o!
1p!
0$"
0#"
0""
0!"
0l!
1b!
1c!
1d!
1r
1s
1t
0w
0'
1$
1#
1"
#60000
0>
0Q
0]!
#70000
0B
0U
0L!
1-"
01!
1~!
0M!
0P!
0e
0h
1i
15
04
01
#80000
1=
1[
1^!
1_!
0%"
#90000
0D
0E
0F
0G
0Z
0Y
0X
0W
0V!
0S!
0U!
0T!
1&"
1)"
1("
1'"
0-!
0,!
0+!
0*!
1w!
0Y!
0Z!
0[!
0k
0l
0m
1p
1.
0+
0*
0)
#110000
1B
1U
1L!
0-"
11!
0~!
1M!
1P!
1e
1h
0i
05
14
11
#120000
0=
0[
0^!
0_!
1%"
#130000
0B
0U
0L!
1-"
01!
1~!
0M!
0P!
0e
0h
1i
15
04
01
#160000
1=
1[
1^!
1_!
0%"
#190000
1B
1F
1>
1?
1@
1A
1C
1Y
1V
1U
1T
1S
1R
1Q
1]!
1H!
1K!
1I!
1L!
1J!
1U!
0)"
0*"
0-"
0,"
0+"
12!
11!
10!
1/!
1.!
1,!
0~!
1O!
1P!
1Q!
0w!
1W!
1Z!
1a
1`
1_
1\
1;
1:
19
16
1l
1o
0p
1d
1e
1f
0i
0.
1-
1*
05
12
11
10
#200000
0=
0[
0^!
0_!
1%"
#200001
0C!
0D!
0F!
0m!
0n!
0p!
1$"
1""
1!"
1`!
0b!
0d!
0r
0t
1v
1&
0$
0"
#210000
0F
0>
0Y
0Q
0]!
0U!
1)"
0,!
1w!
0W!
0Z!
0l
0o
1p
1.
0-
0*
#240000
1=
1[
1^!
1_!
0%"
#280000
0=
0[
0^!
0_!
1%"
#290000
0B
0?
0@
0A
0C
0V
0U
0T
0S
0R
0H!
0K!
0I!
0L!
0J!
1*"
1-"
1,"
1+"
02!
01!
00!
0/!
0.!
1~!
0O!
0P!
0Q!
0a
0`
0_
0\
0;
0:
09
06
0d
0e
0f
1i
15
02
01
00
#320000
1=
1[
1^!
1_!
0%"
#350000
1B
1U
1L!
0-"
11!
0~!
1M!
1P!
1e
1h
0i
05
14
11
#360000
0=
0[
0^!
0_!
1%"
#360001
1C!
1D!
1F!
1m!
1n!
1p!
0$"
0""
0!"
0`!
1b!
1d!
1r
1t
0v
0&
1$
1"
#370000
0B
0U
0L!
1-"
01!
1~!
0M!
0P!
0e
0h
1i
15
04
01
#400000
1=
1[
1^!
1_!
0%"
#440000
0=
0[
0^!
0_!
1%"
#440001
0C!
0D!
0E!
0F!
0m!
0n!
0o!
0p!
1$"
1#"
1""
1!"
1l!
0b!
0c!
0d!
0r
0s
0t
1w
1'
0$
0#
0"
#480000
1=
1[
1^!
1_!
0%"
#520000
0=
0[
0^!
0_!
1%"
#560000
1=
1[
1^!
1_!
0%"
#600000
0=
0[
0^!
0_!
1%"
#640000
1=
1[
1^!
1_!
0%"
#680000
0=
0[
0^!
0_!
1%"
#720000
1=
1[
1^!
1_!
0%"
#760000
0=
0[
0^!
0_!
1%"
#800000
1=
1[
1^!
1_!
0%"
#840000
0=
0[
0^!
0_!
1%"
#880000
1=
1[
1^!
1_!
0%"
#920000
0=
0[
0^!
0_!
1%"
#960000
1=
1[
1^!
1_!
0%"
#1000000
