MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 562  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_aclken_converter_wrapper was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 613  7
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 1051  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_data_fifo_v1_1_21_axis_data_fifo."
MESSAGE "$root top modules: axis_data_fifo_v1_1_21_axis_data_fifo."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
