
%config CONFIG_CPU_AVR32_AP7
  desc Atmel AVR32 AP7 cores
  flags harddep
  parent CONFIG_CPU_AVR32
  depend CONFIG_ARCH_ATMEL
  provide CONFIG_CPU_CACHE
  provide CONFIG_CPU_NAME=ap7
  provide CONFIG_CPU_ARCHNAME=avr32b
  provide CONFIG_CPU_RESET_ADDR=0xa0000000
%config end

%config CONFIG_CPU_AVR32_UC3
  desc Atmel AVR32 UC3 cores
  flags harddep
  parent CONFIG_CPU_AVR32
  depend CONFIG_ARCH_ATMEL
  provide CONFIG_CPU_CACHE
  provide CONFIG_CPU_NAME=uc3
  provide CONFIG_CPU_ARCHNAME=avr32a
  provide CONFIG_CPU_RESET_ADDR=0x80000000
  exclude CONFIG_HEXO_FPU
  depend CONFIG_COMPILE_SOFTFLOAT
%config end

%config CONFIG_DRIVER_CPU_AVR32
  desc Enable AVR32 processor device driver
  parent CONFIG_CPU_AVR32
  depend CONFIG_DEVICE_CPU
  when CONFIG_CPU_AVR32 CONFIG_DEVICE
%config end

%config CONFIG_CPU_AVR32
  desc Avr32 processors support
  provide CONFIG_CPU_META
  flags internal private

  when CONFIG_CPU_AVR32_AP7
  when CONFIG_CPU_AVR32_UC3

  module cpu Processors
  depend CONFIG_ARCH_ATMEL
  provide CONFIG_CPU_ENDIAN_BIG
  provide CONFIG_CPU_EXCEPTION_RELOCATABLE
  provide CONFIG_CPU_RESET_SIZE=12
  provide CONFIG_CPU_EXCEPTION_ADDR=0xa0000004
  provide CONFIG_CPU_EXCEPTION_SIZE=0x00000104
  provide CONFIG_CPU_EXCEPTION_ALIGN=0x00000004
  exclude CONFIG_HEXO_CONTEXT_NESTED
  exclude CONFIG_HEXO_CONTEXT_STACK_IRQ
  provide CONFIG_CPU_HARDWARE_MUL=64
  provide CONFIG_CPU_HARDWARE_DIVMOD=32
  provide CONFIG_CPU_NONALIGNED_ACCESS=1
%config end

%config CONFIG_CPU_AVR32_TIMER_CYCLECOUNTER
  desc Enable timer driver for Avr32 cycle counter
  parent CONFIG_CPU_AVR32
  depend CONFIG_DEVICE_TIMER
  default defined
%config end

