[03/10 14:38:00      0] 
[03/10 14:38:00      0] Cadence Innovus(TM) Implementation System.
[03/10 14:38:00      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/10 14:38:00      0] 
[03/10 14:38:00      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/10 14:38:00      0] Options:	
[03/10 14:38:00      0] Date:		Mon Mar 10 14:38:00 2025
[03/10 14:38:00      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/10 14:38:00      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/10 14:38:00      0] 
[03/10 14:38:00      0] License:
[03/10 14:38:00      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/10 14:38:00      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/10 14:38:01      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 14:38:01      0] 
[03/10 14:38:01      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 14:38:01      0] 
[03/10 14:38:01      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/10 14:38:01      0] 
[03/10 14:38:09      7] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/10 14:38:09      7] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/10 14:38:09      7] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/10 14:38:09      7] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/10 14:38:09      7] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/10 14:38:09      7] @(#)CDS: CPE v15.23-s045
[03/10 14:38:09      7] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/10 14:38:09      7] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/10 14:38:09      7] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/10 14:38:09      7] @(#)CDS: RCDB 11.7
[03/10 14:38:09      7] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/10 14:38:09      7] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL.

[03/10 14:38:10      8] 
[03/10 14:38:10      8] **INFO:  MMMC transition support version v31-84 
[03/10 14:38:10      8] 
[03/10 14:38:10      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/10 14:38:10      8] <CMD> suppressMessage ENCEXT-2799
[03/10 14:38:10      8] <CMD> getDrawView
[03/10 14:38:10      8] <CMD> loadWorkspace -name Physical
[03/10 14:38:10      8] <CMD> win
[03/10 14:38:41     12] <CMD> set init_pwr_net VDD
[03/10 14:38:41     12] <CMD> set init_gnd_net VSS
[03/10 14:38:41     12] <CMD> set init_verilog ./netlist/mac_array.v
[03/10 14:38:41     12] <CMD> set init_design_netlisttype Verilog
[03/10 14:38:41     12] <CMD> set init_design_settop 1
[03/10 14:38:41     12] <CMD> set init_top_cell mac_array
[03/10 14:38:41     12] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/10 14:38:41     12] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/10 14:38:41     12] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/10 14:38:41     12] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/10 14:38:41     12] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/10 14:38:41     12] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/10 14:38:41     12] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/10 14:38:41     12] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/10 14:38:41     12] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/10 14:38:41     12] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/10 14:38:41     12] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/10 14:38:41     12] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 14:38:41     12] 
[03/10 14:38:41     12] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 14:38:41     12] 
[03/10 14:38:41     12] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/10 14:38:41     12] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 14:38:41     12] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 14:38:41     12] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 14:38:41     12] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 14:38:41     12] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 14:38:41     12] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 14:38:41     12] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 14:38:41     12] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 14:38:41     12] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 14:38:41     12] The LEF parser will ignore this statement.
[03/10 14:38:41     12] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 14:38:41     12] Set DBUPerIGU to M2 pitch 400.
[03/10 14:38:41     12] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 14:38:41     12] Type 'man IMPLF-200' for more detail.
[03/10 14:38:41     12] 
[03/10 14:38:41     12] viaInitial starts at Mon Mar 10 14:38:41 2025
viaInitial ends at Mon Mar 10 14:38:41 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/10 14:38:41     12] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/10 14:38:41     12] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/10 14:38:42     13] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 14:38:42     13] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 14:38:43     14] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 14:38:43     14] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.72min, fe_mem=473.2M) ***
[03/10 14:38:43     14] *** Begin netlist parsing (mem=473.2M) ***
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 14:38:43     14] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 14:38:43     14] To increase the message display limit, refer to the product command reference manual.
[03/10 14:38:43     14] Created 811 new cells from 2 timing libraries.
[03/10 14:38:43     14] Reading netlist ...
[03/10 14:38:43     14] Backslashed names will retain backslash and a trailing blank character.
[03/10 14:38:43     14] Reading verilog netlist './netlist/mac_array.v'
[03/10 14:38:43     14] 
[03/10 14:38:43     14] *** Memory Usage v#1 (Current mem = 473.246M, initial mem = 149.258M) ***
[03/10 14:38:43     14] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=473.2M) ***
[03/10 14:38:43     14] Set top cell to mac_array.
[03/10 14:38:44     15] Hooked 1622 DB cells to tlib cells.
[03/10 14:38:44     15] Starting recursive module instantiation check.
[03/10 14:38:44     15] No recursion found.
[03/10 14:38:44     15] Building hierarchical netlist for Cell mac_array ...
[03/10 14:38:44     15] *** Netlist is unique.
[03/10 14:38:44     15] ** info: there are 1660 modules.
[03/10 14:38:44     15] ** info: there are 3261 stdCell insts.
[03/10 14:38:44     15] 
[03/10 14:38:44     15] *** Memory Usage v#1 (Current mem = 525.578M, initial mem = 149.258M) ***
[03/10 14:38:44     15] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 14:38:44     15] Type 'man IMPFP-3961' for more detail.
[03/10 14:38:44     15] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 14:38:44     15] Type 'man IMPFP-3961' for more detail.
[03/10 14:38:44     15] Set Default Net Delay as 1000 ps.
[03/10 14:38:44     15] Set Default Net Load as 0.5 pF. 
[03/10 14:38:44     15] Set Default Input Pin Transition as 0.1 ps.
[03/10 14:38:44     15] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 14:38:44     15] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 14:38:44     15] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 14:38:44     15] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 14:38:44     15] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 14:38:44     15] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 14:38:44     15] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 14:38:44     15] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 14:38:44     15] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 14:38:44     15] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 14:38:44     15] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 14:38:44     15] Importing multi-corner RC tables ... 
[03/10 14:38:44     15] Summary of Active RC-Corners : 
[03/10 14:38:44     15]  
[03/10 14:38:44     15]  Analysis View: WC_VIEW
[03/10 14:38:44     15]     RC-Corner Name        : Cmax
[03/10 14:38:44     15]     RC-Corner Index       : 0
[03/10 14:38:44     15]     RC-Corner Temperature : 125 Celsius
[03/10 14:38:44     15]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 14:38:44     15]     RC-Corner PreRoute Res Factor         : 1
[03/10 14:38:44     15]     RC-Corner PreRoute Cap Factor         : 1
[03/10 14:38:44     15]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 14:38:44     15]  
[03/10 14:38:44     15]  Analysis View: BC_VIEW
[03/10 14:38:44     15]     RC-Corner Name        : Cmin
[03/10 14:38:44     15]     RC-Corner Index       : 1
[03/10 14:38:44     15]     RC-Corner Temperature : -40 Celsius
[03/10 14:38:44     15]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 14:38:44     15]     RC-Corner PreRoute Res Factor         : 1
[03/10 14:38:44     15]     RC-Corner PreRoute Cap Factor         : 1
[03/10 14:38:44     15]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 14:38:44     15]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 14:38:44     15]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 14:38:44     15] *Info: initialize multi-corner CTS.
[03/10 14:38:44     15] Reading timing constraints file './constraints/mac_array.sdc' ...
[03/10 14:38:44     15] Current (total cpu=0:00:15.7, real=0:00:44.0, peak res=273.1M, current mem=645.2M)
[03/10 14:38:44     15] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/mac_array.sdc, Line 10).
[03/10 14:38:44     15] 
[03/10 14:38:44     15] INFO (CTE): Reading of timing constraints file ./constraints/mac_array.sdc completed, with 1 WARNING
[03/10 14:38:44     15] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=288.3M, current mem=661.4M)
[03/10 14:38:44     15] Current (total cpu=0:00:15.8, real=0:00:44.0, peak res=288.3M, current mem=661.4M)
[03/10 14:38:44     15] Summary for sequential cells idenfication: 
[03/10 14:38:44     15] Identified SBFF number: 199
[03/10 14:38:44     15] Identified MBFF number: 0
[03/10 14:38:44     15] Not identified SBFF number: 0
[03/10 14:38:44     15] Not identified MBFF number: 0
[03/10 14:38:44     15] Number of sequential cells which are not FFs: 104
[03/10 14:38:44     15] 
[03/10 14:38:44     15] Total number of combinational cells: 492
[03/10 14:38:44     15] Total number of sequential cells: 303
[03/10 14:38:44     15] Total number of tristate cells: 11
[03/10 14:38:44     15] Total number of level shifter cells: 0
[03/10 14:38:44     15] Total number of power gating cells: 0
[03/10 14:38:44     15] Total number of isolation cells: 0
[03/10 14:38:44     15] Total number of power switch cells: 0
[03/10 14:38:44     15] Total number of pulse generator cells: 0
[03/10 14:38:44     15] Total number of always on buffers: 0
[03/10 14:38:44     15] Total number of retention cells: 0
[03/10 14:38:44     15] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 14:38:44     15] Total number of usable buffers: 18
[03/10 14:38:44     15] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 14:38:44     15] Total number of unusable buffers: 9
[03/10 14:38:44     15] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 14:38:44     15] Total number of usable inverters: 18
[03/10 14:38:44     15] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 14:38:44     15] Total number of unusable inverters: 9
[03/10 14:38:44     15] List of identified usable delay cells:
[03/10 14:38:44     15] Total number of identified usable delay cells: 0
[03/10 14:38:44     15] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 14:38:44     15] Total number of identified unusable delay cells: 9
[03/10 14:38:44     15] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 14:38:44     15] 
[03/10 14:38:44     15] *** Summary of all messages that are not suppressed in this session:
[03/10 14:38:44     15] Severity  ID               Count  Summary                                  
[03/10 14:38:44     15] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 14:38:44     15] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 14:38:44     15] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 14:38:44     15] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 14:38:44     15] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 14:38:44     15] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 14:38:44     15] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 14:38:44     15] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/10 14:38:44     15] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/10 14:38:44     15] *** Message Summary: 1633 warning(s), 2 error(s)
[03/10 14:38:44     15] 
[03/10 14:38:44     15] <CMD> set_interactive_constraint_modes {CON}
[03/10 14:38:44     15] <CMD> setDesignMode -process 65
[03/10 14:38:44     15] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 14:38:44     15] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 14:38:44     15] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 14:38:44     15] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 14:38:44     15] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 14:38:44     15] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 14:41:48     42] <CMD> floorPlan -site core -r 1 0.5 10 10 10 10
[03/10 14:41:48     42] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/10 14:41:48     42] <CMD> timeDesign -preplace -prefix preplace
[03/10 14:41:48     42] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/10 14:41:48     42] Set Using Default Delay Limit as 101.
[03/10 14:41:48     42] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/10 14:41:48     42] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/10 14:41:48     42] Set Default Net Delay as 0 ps.
[03/10 14:41:48     42] Set Default Net Load as 0 pF. 
[03/10 14:41:48     42] Effort level <high> specified for reg2reg path_group
[03/10 14:41:48     42] #################################################################################
[03/10 14:41:48     42] # Design Stage: PreRoute
[03/10 14:41:48     42] # Design Name: mac_array
[03/10 14:41:48     42] # Design Mode: 65nm
[03/10 14:41:48     42] # Analysis Mode: MMMC Non-OCV 
[03/10 14:41:48     42] # Parasitics Mode: No SPEF/RCDB
[03/10 14:41:48     42] # Signoff Settings: SI Off 
[03/10 14:41:48     42] #################################################################################
[03/10 14:41:48     42] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:41:48     42] Calculate delays in BcWc mode...
[03/10 14:41:48     42] Topological Sorting (CPU = 0:00:00.0, MEM = 852.9M, InitMEM = 852.9M)
[03/10 14:41:49     43] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:41:49     43] End delay calculation. (MEM=987.988 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:41:49     43] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 988.0M) ***
[03/10 14:41:49     43] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:43.9 mem=991.0M)
[03/10 14:41:49     44] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.068  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/10 14:41:49     44] Resetting back High Fanout Nets as non-ideal
[03/10 14:41:49     44] Set Default Net Delay as 1000 ps.
[03/10 14:41:49     44] Set Default Net Load as 0.5 pF. 
[03/10 14:41:49     44] Reported timing to dir ./timingReports
[03/10 14:41:49     44] Total CPU time: 1.47 sec
[03/10 14:41:49     44] Total Real time: 1.0 sec
[03/10 14:41:49     44] Total Memory Usage: 964.019531 Mbytes
[03/10 14:41:49     44] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/10 14:41:49     44] 3261 new pwr-pin connections were made to global net 'VDD'.
[03/10 14:41:49     44] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/10 14:41:49     44] 3261 new gnd-pin connections were made to global net 'VSS'.
[03/10 14:41:49     44] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/10 14:41:49     44] 
[03/10 14:41:49     44] Ring generation is complete; vias are now being generated.
[03/10 14:41:49     44] The power planner created 8 wires.
[03/10 14:41:49     44] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 964.0M) ***
[03/10 14:41:49     44] <CMD> setAddStripeMode -break_at block_ring
[03/10 14:41:49     44] Stripe will break at block ring.
[03/10 14:41:49     44] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 10
[03/10 14:41:49     44] 
[03/10 14:41:49     44] Starting stripe generation ...
[03/10 14:41:49     44] Non-Default setAddStripeOption Settings :
[03/10 14:41:49     44]   NONE
[03/10 14:41:49     44] Stripe generation is complete; vias are now being generated.
[03/10 14:41:49     44] The power planner created 20 wires.
[03/10 14:41:49     44] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 964.0M) ***
[03/10 14:41:49     44] <CMD> sroute
[03/10 14:41:50     44] *** Begin SPECIAL ROUTE on Mon Mar 10 14:41:50 2025 ***
[03/10 14:41:50     44] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array
[03/10 14:41:50     44] SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/10 14:41:50     44] 
[03/10 14:41:50     44] Begin option processing ...
[03/10 14:41:50     44] srouteConnectPowerBump set to false
[03/10 14:41:50     44] routeSpecial set to true
[03/10 14:41:50     44] srouteConnectConverterPin set to false
[03/10 14:41:50     44] srouteFollowCorePinEnd set to 3
[03/10 14:41:50     44] srouteJogControl set to "preferWithChanges differentLayer"
[03/10 14:41:50     44] sroutePadPinAllPorts set to true
[03/10 14:41:50     44] sroutePreserveExistingRoutes set to true
[03/10 14:41:50     44] srouteRoutePowerBarPortOnBothDir set to true
[03/10 14:41:50     44] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1849.00 megs.
[03/10 14:41:50     44] 
[03/10 14:41:50     44] Reading DB technology information...
[03/10 14:41:50     44] Finished reading DB technology information.
[03/10 14:41:50     44] Reading floorplan and netlist information...
[03/10 14:41:50     44] Finished reading floorplan and netlist information.
[03/10 14:41:50     44] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/10 14:41:50     44] Read in 846 macros, 89 used
[03/10 14:41:50     44] Read in 89 components
[03/10 14:41:50     44]   89 core components: 89 unplaced, 0 placed, 0 fixed
[03/10 14:41:50     44] Read in 91 logical pins
[03/10 14:41:50     44] Read in 91 nets
[03/10 14:41:50     44] Read in 2 special nets, 2 routed
[03/10 14:41:50     44] Read in 178 terminals
[03/10 14:41:50     44] Begin power routing ...
[03/10 14:41:50     44] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/10 14:41:50     44] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 14:41:50     44] Type 'man IMPSR-1256' for more detail.
[03/10 14:41:50     44] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 14:41:50     44] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/10 14:41:50     44] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/10 14:41:50     44] Type 'man IMPSR-1256' for more detail.
[03/10 14:41:50     44] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/10 14:41:50     44] CPU time for FollowPin 0 seconds
[03/10 14:41:50     44] CPU time for FollowPin 0 seconds
[03/10 14:41:50     44]   Number of IO ports routed: 0
[03/10 14:41:50     44]   Number of Block ports routed: 0
[03/10 14:41:50     44]   Number of Stripe ports routed: 0
[03/10 14:41:50     44]   Number of Core ports routed: 164
[03/10 14:41:50     44]   Number of Pad ports routed: 0
[03/10 14:41:50     44]   Number of Power Bump ports routed: 0
[03/10 14:41:50     44]   Number of Followpin connections: 82
[03/10 14:41:50     44] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1865.00 megs.
[03/10 14:41:50     44] 
[03/10 14:41:50     44] 
[03/10 14:41:50     44] 
[03/10 14:41:50     44]  Begin updating DB with routing results ...
[03/10 14:41:50     44]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[03/10 14:41:50     44] Pin and blockage extraction finished
[03/10 14:41:50     44] 
[03/10 14:41:50     44] 
sroute post-processing starts at Mon Mar 10 14:41:50 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/10 14:41:50     44] sroute post-processing ends at Mon Mar 10 14:41:50 2025

sroute post-processing starts at Mon Mar 10 14:41:50 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/10 14:41:50     44] sroute post-processing ends at Mon Mar 10 14:41:50 2025
sroute: Total CPU time used = 0:0:0
[03/10 14:41:50     44] sroute: Total Real time used = 0:0:1
[03/10 14:41:50     44] sroute: Total Memory used = 11.64 megs
[03/10 14:41:50     44] sroute: Total Peak Memory used = 975.66 megs
[03/10 14:42:14     48] <CMD> saveDesign floorplan.enc
[03/10 14:42:14     48] Writing Netlist "floorplan.enc.dat.tmp/mac_array.v.gz" ...
[03/10 14:42:14     48] Saving AAE Data ...
[03/10 14:42:14     48] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/10 14:42:14     48] Saving mode setting ...
[03/10 14:42:14     48] Saving global file ...
[03/10 14:42:14     48] Saving floorplan file ...
[03/10 14:42:14     48] Saving Drc markers ...
[03/10 14:42:14     48] ... No Drc file written since there is no markers found.
[03/10 14:42:14     48] Saving placement file ...
[03/10 14:42:14     48] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=975.7M) ***
[03/10 14:42:14     48] Saving route file ...
[03/10 14:42:14     48] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=975.7M) ***
[03/10 14:42:14     48] Saving DEF file ...
[03/10 14:42:14     48] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 14:42:14     48] 
[03/10 14:42:14     48] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 14:42:14     48] 
[03/10 14:42:14     48] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 14:42:16     49] Generated self-contained design floorplan.enc.dat.tmp
[03/10 14:42:16     49] 
[03/10 14:42:16     49] *** Summary of all messages that are not suppressed in this session:
[03/10 14:42:16     49] Severity  ID               Count  Summary                                  
[03/10 14:42:16     49] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 14:42:16     49] ERROR     IMPOAX-142           2  %s                                       
[03/10 14:42:16     49] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 14:42:16     49] 
[03/10 14:42:16     49] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/10 14:42:16     49] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/10 14:42:16     49] <CMD> place_opt_design
[03/10 14:42:16     49] *** Starting GigaPlace ***
[03/10 14:42:16     49] **INFO: user set placement options
[03/10 14:42:16     49] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 14:42:16     49] **INFO: user set opt options
[03/10 14:42:16     49] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/10 14:42:16     49] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 14:42:16     49] **INFO: Enable pre-place timing setting for timing analysis
[03/10 14:42:16     49] Set Using Default Delay Limit as 101.
[03/10 14:42:16     49] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/10 14:42:16     49] Set Default Net Delay as 0 ps.
[03/10 14:42:16     49] Set Default Net Load as 0 pF. 
[03/10 14:42:16     49] **INFO: Analyzing IO path groups for slack adjustment
[03/10 14:42:16     49] Effort level <high> specified for reg2reg_tmp.2000 path_group
[03/10 14:42:16     50] #################################################################################
[03/10 14:42:16     50] # Design Stage: PreRoute
[03/10 14:42:16     50] # Design Name: mac_array
[03/10 14:42:16     50] # Design Mode: 65nm
[03/10 14:42:16     50] # Analysis Mode: MMMC Non-OCV 
[03/10 14:42:16     50] # Parasitics Mode: No SPEF/RCDB
[03/10 14:42:16     50] # Signoff Settings: SI Off 
[03/10 14:42:16     50] #################################################################################
[03/10 14:42:16     50] Calculate delays in BcWc mode...
[03/10 14:42:16     50] Topological Sorting (CPU = 0:00:00.0, MEM = 1005.6M, InitMEM = 1005.6M)
[03/10 14:42:16     50] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:16     50] End delay calculation. (MEM=1078.99 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:42:16     50] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1079.0M) ***
[03/10 14:42:16     50] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:00.6) (Real : 0:00:00.0) (mem : 1079.0M)
[03/10 14:42:16     50] *** Start deleteBufferTree ***
[03/10 14:42:16     50] *info: Marking 0 level shifter instances dont touch
[03/10 14:42:16     50] *info: Marking 0 always on instances dont touch
[03/10 14:42:16     50] Info: Detect buffers to remove automatically.
[03/10 14:42:16     50] Analyzing netlist ...
[03/10 14:42:16     50] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 14:42:16     50] Updating netlist
[03/10 14:42:16     50] 
[03/10 14:42:16     50] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 56 instances (buffers/inverters) removed
[03/10 14:42:16     50] *       :      1 instance  of type 'INVD3' removed
[03/10 14:42:16     50] *       :      3 instances of type 'INVD2' removed
[03/10 14:42:16     50] *       :      7 instances of type 'INVD1' removed
[03/10 14:42:16     50] *       :      8 instances of type 'INVD0' removed
[03/10 14:42:16     50] *       :      7 instances of type 'CKBD4' removed
[03/10 14:42:16     50] *       :      8 instances of type 'CKBD1' removed
[03/10 14:42:16     50] *       :      1 instance  of type 'BUFFD8' removed
[03/10 14:42:16     50] *       :      1 instance  of type 'BUFFD4' removed
[03/10 14:42:16     50] *       :      2 instances of type 'BUFFD3' removed
[03/10 14:42:16     50] *       :      8 instances of type 'BUFFD2' removed
[03/10 14:42:16     50] *       :      6 instances of type 'BUFFD1' removed
[03/10 14:42:16     50] *       :      4 instances of type 'BUFFD0' removed
[03/10 14:42:16     50] *** Finish deleteBufferTree (0:00:00.1) ***
[03/10 14:42:16     50] **INFO: Disable pre-place timing setting for timing analysis
[03/10 14:42:16     50] Set Using Default Delay Limit as 1000.
[03/10 14:42:16     50] Set Default Net Delay as 1000 ps.
[03/10 14:42:16     50] Set Default Net Load as 0.5 pF. 
[03/10 14:42:16     50] Deleted 0 physical inst  (cell - / prefix -).
[03/10 14:42:16     50] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/10 14:42:16     50] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/10 14:42:16     50] Define the scan chains before using this option.
[03/10 14:42:16     50] Type 'man IMPSP-9042' for more detail.
[03/10 14:42:16     50] #spOpts: N=65 
[03/10 14:42:16     50] #std cell=3208 (0 fixed + 3208 movable) #block=0 (0 floating + 0 preplaced)
[03/10 14:42:16     50] #ioInst=0 #net=3420 #term=10859 #term/net=3.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=91
[03/10 14:42:16     50] stdCell: 3208 single + 0 double + 0 multi
[03/10 14:42:16     50] Total standard cell length = 5.9256 (mm), area = 0.0107 (mm^2)
[03/10 14:42:16     50] Core basic site is core
[03/10 14:42:17     50] Estimated cell power/ground rail width = 0.365 um
[03/10 14:42:17     50] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:42:17     50] Apply auto density screen in pre-place stage.
[03/10 14:42:17     50] Auto density screen increases utilization from 0.495 to 0.496
[03/10 14:42:17     50] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1064.9M
[03/10 14:42:17     50] Average module density = 0.496.
[03/10 14:42:17     50] Density for the design = 0.496.
[03/10 14:42:17     50]        = stdcell_area 29628 sites (10666 um^2) / alloc_area 59773 sites (21518 um^2).
[03/10 14:42:17     50] Pin Density = 0.1814.
[03/10 14:42:17     50]             = total # of pins 10859 / total area 59859.
[03/10 14:42:17     50] Initial padding reaches pin density 0.393 for top
[03/10 14:42:17     50] Initial padding increases density from 0.496 to 0.675 for top
[03/10 14:42:17     50] *Internal placement parameters: * | 12 | 0x000155
[03/10 14:42:17     51] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:17     51] End delay calculation. (MEM=1098.07 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:42:17     51] Clock gating cells determined by native netlist tracing.
[03/10 14:42:17     51] Iteration  1: Total net bbox = 7.229e+03 (7.23e+03 0.00e+00)
[03/10 14:42:17     51]               Est.  stn bbox = 8.032e+03 (8.03e+03 0.00e+00)
[03/10 14:42:17     51]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:17     51] Iteration  2: Total net bbox = 1.303e+04 (5.59e+03 7.44e+03)
[03/10 14:42:17     51]               Est.  stn bbox = 1.450e+04 (6.39e+03 8.11e+03)
[03/10 14:42:17     51]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:17     51] Iteration  3: Total net bbox = 1.586e+04 (7.73e+03 8.13e+03)
[03/10 14:42:17     51]               Est.  stn bbox = 1.772e+04 (8.92e+03 8.80e+03)
[03/10 14:42:17     51]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:17     51] Iteration  4: Total net bbox = 1.861e+04 (8.14e+03 1.05e+04)
[03/10 14:42:17     51]               Est.  stn bbox = 2.074e+04 (9.35e+03 1.14e+04)
[03/10 14:42:17     51]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:18     52] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:18     52] End delay calculation. (MEM=1098.07 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:42:18     52] nrCritNet: 1.96% ( 67 / 3420 ) cutoffSlk: -3472.2ps stdDelay: 14.2ps
[03/10 14:42:18     52] Iteration  5: Total net bbox = 4.230e+04 (2.04e+04 2.19e+04)
[03/10 14:42:18     52]               Est.  stn bbox = 4.711e+04 (2.30e+04 2.41e+04)
[03/10 14:42:18     52]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1098.1M
[03/10 14:42:18     52] Iteration  6: Total net bbox = 2.643e+04 (1.16e+04 1.48e+04)
[03/10 14:42:18     52]               Est.  stn bbox = 3.016e+04 (1.36e+04 1.65e+04)
[03/10 14:42:18     52]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:19     52] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:19     52] End delay calculation. (MEM=1098.07 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:42:19     53] nrCritNet: 1.96% ( 67 / 3420 ) cutoffSlk: -3472.2ps stdDelay: 14.2ps
[03/10 14:42:19     53] Iteration  7: Total net bbox = 2.915e+04 (1.38e+04 1.54e+04)
[03/10 14:42:19     53]               Est.  stn bbox = 3.319e+04 (1.61e+04 1.71e+04)
[03/10 14:42:19     53]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1098.1M
[03/10 14:42:19     53] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:19     53] enableMT= 3
[03/10 14:42:19     53] useHNameCompare= 3 (lazy mode)
[03/10 14:42:19     53] doMTMainInit= 1
[03/10 14:42:19     53] doMTFlushLazyWireDelete= 1
[03/10 14:42:19     53] useFastLRoute= 0
[03/10 14:42:19     53] useFastCRoute= 1
[03/10 14:42:19     53] doMTNetInitAdjWires= 1
[03/10 14:42:19     53] wireMPoolNoThreadCheck= 1
[03/10 14:42:19     53] allMPoolNoThreadCheck= 1
[03/10 14:42:19     53] doNotUseMPoolInCRoute= 1
[03/10 14:42:19     53] doMTSprFixZeroViaCodes= 1
[03/10 14:42:19     53] doMTDtrRoute1CleanupA= 1
[03/10 14:42:19     53] doMTDtrRoute1CleanupB= 1
[03/10 14:42:19     53] doMTWireLenCalc= 0
[03/10 14:42:19     53] doSkipQALenRecalc= 1
[03/10 14:42:19     53] doMTMainCleanup= 1
[03/10 14:42:19     53] doMTMoveCellTermsToMSLayer= 1
[03/10 14:42:19     53] doMTConvertWiresToNewViaCode= 1
[03/10 14:42:19     53] doMTRemoveAntenna= 1
[03/10 14:42:19     53] doMTCheckConnectivity= 1
[03/10 14:42:19     53] enableRuntimeLog= 0
[03/10 14:42:19     53] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:19     53] Iteration  8: Total net bbox = 3.271e+04 (1.39e+04 1.89e+04)
[03/10 14:42:19     53]               Est.  stn bbox = 3.712e+04 (1.62e+04 2.09e+04)
[03/10 14:42:19     53]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:20     53] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:20     53] End delay calculation. (MEM=1098.07 CPU=0:00:00.3 REAL=0:00:01.0)
[03/10 14:42:20     53] nrCritNet: 1.96% ( 67 / 3420 ) cutoffSlk: -3472.2ps stdDelay: 14.2ps
[03/10 14:42:20     53] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:20     53] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:20     53] Iteration  9: Total net bbox = 3.488e+04 (1.59e+04 1.89e+04)
[03/10 14:42:20     53]               Est.  stn bbox = 3.943e+04 (1.84e+04 2.10e+04)
[03/10 14:42:20     53]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1098.1M
[03/10 14:42:20     53] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:20     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:20     54] Iteration 10: Total net bbox = 3.680e+04 (1.59e+04 2.09e+04)
[03/10 14:42:20     54]               Est.  stn bbox = 4.147e+04 (1.84e+04 2.31e+04)
[03/10 14:42:20     54]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:21     54] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:21     54] End delay calculation. (MEM=1098.07 CPU=0:00:00.3 REAL=0:00:01.0)
[03/10 14:42:21     54] nrCritNet: 1.96% ( 67 / 3420 ) cutoffSlk: -3472.2ps stdDelay: 14.2ps
[03/10 14:42:21     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:21     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/10 14:42:21     54] Iteration 11: Total net bbox = 3.832e+04 (1.58e+04 2.25e+04)
[03/10 14:42:21     54]               Est.  stn bbox = 4.312e+04 (1.83e+04 2.48e+04)
[03/10 14:42:21     54]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1098.1M
[03/10 14:42:21     54] Iteration 12: Total net bbox = 3.793e+04 (1.59e+04 2.20e+04)
[03/10 14:42:21     54]               Est.  stn bbox = 4.271e+04 (1.84e+04 2.43e+04)
[03/10 14:42:21     54]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:21     54] Iteration 13: Total net bbox = 4.044e+04 (1.83e+04 2.21e+04)
[03/10 14:42:21     54]               Est.  stn bbox = 4.532e+04 (2.09e+04 2.44e+04)
[03/10 14:42:21     54]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1098.1M
[03/10 14:42:21     54] *** cost = 4.044e+04 (1.83e+04 2.21e+04) (cpu for global=0:00:03.7) real=0:00:04.0***
[03/10 14:42:21     54] Info: 0 clock gating cells identified, 0 (on average) moved
[03/10 14:42:21     55] #spOpts: N=65 mergeVia=F 
[03/10 14:42:21     55] Core basic site is core
[03/10 14:42:21     55] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:42:21     55] *** Starting refinePlace (0:00:55.1 mem=990.9M) ***
[03/10 14:42:21     55] Total net bbox length = 4.052e+04 (1.841e+04 2.211e+04) (ext = 2.552e+03)
[03/10 14:42:21     55] Starting refinePlace ...
[03/10 14:42:21     55] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:42:21     55] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:42:21     55] Density distribution unevenness ratio = 11.058%
[03/10 14:42:21     55]   Spread Effort: high, standalone mode, useDDP on.
[03/10 14:42:21     55] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=990.9MB) @(0:00:55.1 - 0:00:55.2).
[03/10 14:42:21     55] Move report: preRPlace moves 2514 insts, mean move: 0.61 um, max move: 3.40 um
[03/10 14:42:21     55] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U1677): (76.60, 76.60) --> (78.20, 74.80)
[03/10 14:42:21     55] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/10 14:42:21     55] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:42:21     55] Placement tweakage begins.
[03/10 14:42:21     55] wire length = 4.835e+04
[03/10 14:42:21     55] wire length = 4.507e+04
[03/10 14:42:21     55] Placement tweakage ends.
[03/10 14:42:21     55] Move report: tweak moves 1171 insts, mean move: 2.40 um, max move: 16.40 um
[03/10 14:42:21     55] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U916): (50.20, 130.60) --> (63.00, 134.20)
[03/10 14:42:21     55] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=990.9MB) @(0:00:55.2 - 0:00:55.5).
[03/10 14:42:21     55] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:42:21     55] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=990.9MB) @(0:00:55.5 - 0:00:55.5).
[03/10 14:42:21     55] Move report: Detail placement moves 2615 insts, mean move: 1.25 um, max move: 17.60 um
[03/10 14:42:21     55] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U916): (49.00, 130.60) --> (63.00, 134.20)
[03/10 14:42:21     55] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 990.9MB
[03/10 14:42:21     55] Statistics of distance of Instance movement in refine placement:
[03/10 14:42:21     55]   maximum (X+Y) =        17.60 um
[03/10 14:42:21     55]   inst (genblk1_0__mac_col_inst/mac_8in_instance/U916) with max move: (49, 130.6) -> (63, 134.2)
[03/10 14:42:21     55]   mean    (X+Y) =         1.25 um
[03/10 14:42:21     55] Total instances flipped for WireLenOpt: 138
[03/10 14:42:21     55] Total instances flipped, including legalization: 433
[03/10 14:42:21     55] Summary Report:
[03/10 14:42:21     55] Instances move: 2615 (out of 3208 movable)
[03/10 14:42:21     55] Mean displacement: 1.25 um
[03/10 14:42:21     55] Max displacement: 17.60 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/U916) (49, 130.6) -> (63, 134.2)
[03/10 14:42:21     55] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/10 14:42:21     55] Total instances moved : 2615
[03/10 14:42:21     55] Total net bbox length = 3.877e+04 (1.652e+04 2.225e+04) (ext = 2.483e+03)
[03/10 14:42:21     55] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 990.9MB
[03/10 14:42:21     55] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=990.9MB) @(0:00:55.1 - 0:00:55.5).
[03/10 14:42:21     55] *** Finished refinePlace (0:00:55.5 mem=990.9M) ***
[03/10 14:42:21     55] *** Finished Initial Placement (cpu=0:00:05.0, real=0:00:05.0, mem=990.9M) ***
[03/10 14:42:21     55] #spOpts: N=65 mergeVia=F 
[03/10 14:42:21     55] Core basic site is core
[03/10 14:42:22     55] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:42:22     55] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:42:22     55] Density distribution unevenness ratio = 11.002%
[03/10 14:42:22     55] Starting IO pin assignment...
[03/10 14:42:22     55] The design is not routed. Using flight-line based method for pin assignment.
[03/10 14:42:22     55] Completed IO pin assignment.
[03/10 14:42:22     55] [PSP] Started earlyGlobalRoute kernel
[03/10 14:42:22     55] [PSP] Initial Peak syMemory usage = 991.9 MB
[03/10 14:42:22     55] (I)       Reading DB...
[03/10 14:42:22     55] (I)       congestionReportName   : 
[03/10 14:42:22     55] (I)       buildTerm2TermWires    : 1
[03/10 14:42:22     55] (I)       doTrackAssignment      : 1
[03/10 14:42:22     55] (I)       dumpBookshelfFiles     : 0
[03/10 14:42:22     55] (I)       numThreads             : 1
[03/10 14:42:22     55] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:42:22     55] (I)       honorPin               : false
[03/10 14:42:22     55] (I)       honorPinGuide          : true
[03/10 14:42:22     55] (I)       honorPartition         : false
[03/10 14:42:22     55] (I)       allowPartitionCrossover: false
[03/10 14:42:22     55] (I)       honorSingleEntry       : true
[03/10 14:42:22     55] (I)       honorSingleEntryStrong : true
[03/10 14:42:22     55] (I)       handleViaSpacingRule   : false
[03/10 14:42:22     55] (I)       PDConstraint           : none
[03/10 14:42:22     55] (I)       expBetterNDRHandling   : false
[03/10 14:42:22     55] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:42:22     55] (I)       routingEffortLevel     : 3
[03/10 14:42:22     55] [NR-eagl] minRouteLayer          : 2
[03/10 14:42:22     55] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:42:22     55] (I)       numRowsPerGCell        : 1
[03/10 14:42:22     55] (I)       speedUpLargeDesign     : 0
[03/10 14:42:22     55] (I)       speedUpBlkViolationClean: 0
[03/10 14:42:22     55] (I)       multiThreadingTA       : 0
[03/10 14:42:22     55] (I)       blockedPinEscape       : 1
[03/10 14:42:22     55] (I)       blkAwareLayerSwitching : 0
[03/10 14:42:22     55] (I)       betterClockWireModeling: 1
[03/10 14:42:22     55] (I)       punchThroughDistance   : 500.00
[03/10 14:42:22     55] (I)       scenicBound            : 1.15
[03/10 14:42:22     55] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:42:22     55] (I)       source-to-sink ratio   : 0.00
[03/10 14:42:22     55] (I)       targetCongestionRatioH : 1.00
[03/10 14:42:22     55] (I)       targetCongestionRatioV : 1.00
[03/10 14:42:22     55] (I)       layerCongestionRatio   : 0.70
[03/10 14:42:22     55] (I)       m1CongestionRatio      : 0.10
[03/10 14:42:22     55] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:42:22     55] (I)       localRouteEffort       : 1.00
[03/10 14:42:22     55] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:42:22     55] (I)       supplyScaleFactorH     : 1.00
[03/10 14:42:22     55] (I)       supplyScaleFactorV     : 1.00
[03/10 14:42:22     55] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:42:22     55] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:42:22     55] (I)       blockTrack             : 
[03/10 14:42:22     55] (I)       readTROption           : true
[03/10 14:42:22     55] (I)       extraSpacingBothSide   : false
[03/10 14:42:22     55] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:42:22     55] (I)       routeSelectedNetsOnly  : false
[03/10 14:42:22     55] (I)       before initializing RouteDB syMemory usage = 992.9 MB
[03/10 14:42:22     55] (I)       starting read tracks
[03/10 14:42:22     55] (I)       build grid graph
[03/10 14:42:22     55] (I)       build grid graph start
[03/10 14:42:22     55] [NR-eagl] Layer1 has no routable track
[03/10 14:42:22     55] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:42:22     55] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:42:22     55] (I)       build grid graph end
[03/10 14:42:22     55] (I)       Layer1   numNetMinLayer=3420
[03/10 14:42:22     55] (I)       Layer2   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer3   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer4   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer5   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer6   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer7   numNetMinLayer=0
[03/10 14:42:22     55] (I)       Layer8   numNetMinLayer=0
[03/10 14:42:22     55] (I)       numViaLayers=7
[03/10 14:42:22     55] (I)       end build via table
[03/10 14:42:22     55] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:42:22     55] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:42:22     55] (I)       readDataFromPlaceDB
[03/10 14:42:22     55] (I)       Read net information..
[03/10 14:42:22     55] [NR-eagl] Read numTotalNets=3420  numIgnoredNets=0
[03/10 14:42:22     55] (I)       Read testcase time = 0.000 seconds
[03/10 14:42:22     55] 
[03/10 14:42:22     55] (I)       totalPins=10859  totalGlobalPin=10131 (93.30%)
[03/10 14:42:22     55] (I)       Model blockage into capacity
[03/10 14:42:22     55] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:42:22     55] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:42:22     55] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:42:22     55] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:42:22     55] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:42:22     55] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:42:22     55] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:42:22     55] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:42:22     55] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:42:22     55] (I)       Modeling time = 0.000 seconds
[03/10 14:42:22     55] 
[03/10 14:42:22     55] (I)       Number of ignored nets = 0
[03/10 14:42:22     55] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:42:22     55] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:42:22     55] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:42:22     55] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:42:22     55] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:42:22     55] (I)       Before initializing earlyGlobalRoute syMemory usage = 992.9 MB
[03/10 14:42:22     55] (I)       Layer1  viaCost=300.00
[03/10 14:42:22     55] (I)       Layer2  viaCost=100.00
[03/10 14:42:22     55] (I)       Layer3  viaCost=100.00
[03/10 14:42:22     55] (I)       Layer4  viaCost=100.00
[03/10 14:42:22     55] (I)       Layer5  viaCost=100.00
[03/10 14:42:22     55] (I)       Layer6  viaCost=200.00
[03/10 14:42:22     55] (I)       Layer7  viaCost=100.00
[03/10 14:42:22     55] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:42:22     55] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:42:22     55] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:42:22     55] (I)       Site Width          :   400  (dbu)
[03/10 14:42:22     55] (I)       Row Height          :  3600  (dbu)
[03/10 14:42:22     55] (I)       GCell Width         :  3600  (dbu)
[03/10 14:42:22     55] (I)       GCell Height        :  3600  (dbu)
[03/10 14:42:22     55] (I)       grid                :    93    92     8
[03/10 14:42:22     55] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:42:22     55] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:42:22     55] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:42:22     55] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:42:22     55] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:42:22     55] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:42:22     55] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:42:22     55] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:42:22     55] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:42:22     55] (I)       --------------------------------------------------------
[03/10 14:42:22     55] 
[03/10 14:42:22     55] [NR-eagl] ============ Routing rule table ============
[03/10 14:42:22     55] [NR-eagl] Rule id 0. Nets 3420 
[03/10 14:42:22     55] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:42:22     55] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:42:22     55] [NR-eagl] ========================================
[03/10 14:42:22     55] [NR-eagl] 
[03/10 14:42:22     55] (I)       After initializing earlyGlobalRoute syMemory usage = 992.9 MB
[03/10 14:42:22     55] (I)       Loading and dumping file time : 0.02 seconds
[03/10 14:42:22     55] (I)       ============= Initialization =============
[03/10 14:42:22     55] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:42:22     55] [NR-eagl] Layer group 1: route 3420 net(s) in layer range [2, 8]
[03/10 14:42:22     55] (I)       ============  Phase 1a Route ============
[03/10 14:42:22     55] (I)       Phase 1a runs 0.00 seconds
[03/10 14:42:22     55] (I)       Usage: 24392 = (10594 H, 13798 V) = (6.36% H, 6.72% V) = (1.907e+04um H, 2.484e+04um V)
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] (I)       ============  Phase 1b Route ============
[03/10 14:42:22     55] (I)       Usage: 24392 = (10594 H, 13798 V) = (6.36% H, 6.72% V) = (1.907e+04um H, 2.484e+04um V)
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.390560e+04um
[03/10 14:42:22     55] (I)       ============  Phase 1c Route ============
[03/10 14:42:22     55] (I)       Usage: 24392 = (10594 H, 13798 V) = (6.36% H, 6.72% V) = (1.907e+04um H, 2.484e+04um V)
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] (I)       ============  Phase 1d Route ============
[03/10 14:42:22     55] (I)       Usage: 24392 = (10594 H, 13798 V) = (6.36% H, 6.72% V) = (1.907e+04um H, 2.484e+04um V)
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] (I)       ============  Phase 1e Route ============
[03/10 14:42:22     55] (I)       Phase 1e runs 0.00 seconds
[03/10 14:42:22     55] (I)       Usage: 24392 = (10594 H, 13798 V) = (6.36% H, 6.72% V) = (1.907e+04um H, 2.484e+04um V)
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.390560e+04um
[03/10 14:42:22     55] [NR-eagl] 
[03/10 14:42:22     55] (I)       ============  Phase 1l Route ============
[03/10 14:42:22     55] (I)       dpBasedLA: time=0.01  totalOF=506  totalVia=18973  totalWL=24392  total(Via+WL)=43365 
[03/10 14:42:22     55] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:42:22     55] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:42:22     55] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:42:22     55] (I)       
[03/10 14:42:22     55] (I)       ============= track Assignment ============
[03/10 14:42:22     55] (I)       extract Global 3D Wires
[03/10 14:42:22     55] (I)       Extract Global WL : time=0.00
[03/10 14:42:22     55] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:42:22     55] (I)       Initialization real time=0.00 seconds
[03/10 14:42:22     55] (I)       Kernel real time=0.03 seconds
[03/10 14:42:22     55] (I)       End Greedy Track Assignment
[03/10 14:42:22     55] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10768
[03/10 14:42:22     55] [NR-eagl] Layer2(M2)(V) length: 1.954466e+04um, number of vias: 14970
[03/10 14:42:22     55] [NR-eagl] Layer3(M3)(H) length: 1.932810e+04um, number of vias: 808
[03/10 14:42:22     55] [NR-eagl] Layer4(M4)(V) length: 3.677198e+03um, number of vias: 377
[03/10 14:42:22     55] [NR-eagl] Layer5(M5)(H) length: 8.811920e+02um, number of vias: 342
[03/10 14:42:22     55] [NR-eagl] Layer6(M6)(V) length: 2.589200e+03um, number of vias: 4
[03/10 14:42:22     55] [NR-eagl] Layer7(M7)(H) length: 1.000000e+00um, number of vias: 0
[03/10 14:42:22     55] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/10 14:42:22     55] [NR-eagl] Total length: 4.602135e+04um, number of vias: 27269
[03/10 14:42:22     55] [NR-eagl] End Peak syMemory usage = 992.9 MB
[03/10 14:42:22     55] [NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
[03/10 14:42:22     55] **placeDesign ... cpu = 0: 0: 6, real = 0: 0: 6, mem = 992.9M **
[03/10 14:42:22     55] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 14:42:22     55] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/10 14:42:22     55] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 14:42:22     55] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:42:22     55] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:42:22     55] -setupDynamicPowerViewAsDefaultView false
[03/10 14:42:22     55]                                            # bool, default=false, private
[03/10 14:42:22     55] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/10 14:42:22     55] #spOpts: N=65 
[03/10 14:42:22     55] Core basic site is core
[03/10 14:42:22     55] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:42:22     55] #spOpts: N=65 mergeVia=F 
[03/10 14:42:22     55] GigaOpt running with 1 threads.
[03/10 14:42:22     55] Info: 1 threads available for lower-level modules during optimization.
[03/10 14:42:22     55] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 14:42:22     55] 	Cell FILL1_LL, site bcore.
[03/10 14:42:22     55] 	Cell FILL_NW_HH, site bcore.
[03/10 14:42:22     55] 	Cell FILL_NW_LL, site bcore.
[03/10 14:42:22     55] 	Cell GFILL, site gacore.
[03/10 14:42:22     55] 	Cell GFILL10, site gacore.
[03/10 14:42:22     55] 	Cell GFILL2, site gacore.
[03/10 14:42:22     55] 	Cell GFILL3, site gacore.
[03/10 14:42:22     55] 	Cell GFILL4, site gacore.
[03/10 14:42:22     55] 	Cell LVLLHCD1, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHCD2, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHCD4, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHCD8, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHD1, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHD2, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHD4, site bcore.
[03/10 14:42:22     55] 	Cell LVLLHD8, site bcore.
[03/10 14:42:22     55] .
[03/10 14:42:22     55] Updating RC grid for preRoute extraction ...
[03/10 14:42:22     55] Initializing multi-corner capacitance tables ... 
[03/10 14:42:22     55] Initializing multi-corner resistance tables ...
[03/10 14:42:22     55] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/10 14:42:22     55] Type 'man IMPTS-403' for more detail.
[03/10 14:42:23     57] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1013.9M, totSessionCpu=0:00:57 **
[03/10 14:42:23     57] Added -handlePreroute to trialRouteMode
[03/10 14:42:23     57] *** optDesign -preCTS ***
[03/10 14:42:23     57] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 14:42:23     57] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 14:42:23     57] Hold Target Slack: user slack 0
[03/10 14:42:23     57] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 14:42:23     57] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:42:23     57] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:42:23     57] -setupDynamicPowerViewAsDefaultView false
[03/10 14:42:23     57]                                            # bool, default=false, private
[03/10 14:42:23     57] Start to check current routing status for nets...
[03/10 14:42:23     57] Using hname+ instead name for net compare
[03/10 14:42:23     57] All nets are already routed correctly.
[03/10 14:42:23     57] End to check current routing status for nets (mem=1015.9M)
[03/10 14:42:23     57] Extraction called for design 'mac_array' of instances=3208 and nets=3489 using extraction engine 'preRoute' .
[03/10 14:42:23     57] PreRoute RC Extraction called for design mac_array.
[03/10 14:42:23     57] RC Extraction called in multi-corner(2) mode.
[03/10 14:42:23     57] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:42:23     57] RCMode: PreRoute
[03/10 14:42:23     57]       RC Corner Indexes            0       1   
[03/10 14:42:23     57] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:42:23     57] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:42:23     57] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:42:23     57] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:42:23     57] Shrink Factor                : 1.00000
[03/10 14:42:23     57] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:42:23     57] Using capacitance table file ...
[03/10 14:42:23     57] Updating RC grid for preRoute extraction ...
[03/10 14:42:23     57] Initializing multi-corner capacitance tables ... 
[03/10 14:42:23     57] Initializing multi-corner resistance tables ...
[03/10 14:42:23     57] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1012.949M)
[03/10 14:42:23     57] ** Profile ** Start :  cpu=0:00:00.0, mem=1012.9M
[03/10 14:42:23     57] ** Profile ** Other data :  cpu=0:00:00.0, mem=1014.9M
[03/10 14:42:23     57] #################################################################################
[03/10 14:42:23     57] # Design Stage: PreRoute
[03/10 14:42:23     57] # Design Name: mac_array
[03/10 14:42:23     57] # Design Mode: 65nm
[03/10 14:42:23     57] # Analysis Mode: MMMC Non-OCV 
[03/10 14:42:23     57] # Parasitics Mode: No SPEF/RCDB
[03/10 14:42:23     57] # Signoff Settings: SI Off 
[03/10 14:42:23     57] #################################################################################
[03/10 14:42:24     57] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:42:24     57] Calculate delays in BcWc mode...
[03/10 14:42:24     57] Topological Sorting (CPU = 0:00:00.0, MEM = 1034.8M, InitMEM = 1034.8M)
[03/10 14:42:24     57] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:42:24     57] End delay calculation. (MEM=1111.16 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:42:24     57] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1111.2M) ***
[03/10 14:42:24     57] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:58.0 mem=1111.2M)
[03/10 14:42:24     58] ** Profile ** Overall slacks :  cpu=0:00:00.6, mem=1111.2M
[03/10 14:42:24     58] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1111.2M
[03/10 14:42:24     58] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.453  |
|           TNS (ns):| -2647.3 |
|    Violating Paths:|   610   |
|          All Paths:|   734   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.591   |      4 (4)       |
|   max_tran     |     4 (427)      |   -9.982   |     4 (427)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.496%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1111.2M
[03/10 14:42:24     58] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1056.2M, totSessionCpu=0:00:58 **
[03/10 14:42:24     58] ** INFO : this run is activating medium effort placeOptDesign flow
[03/10 14:42:24     58] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:24     58] #spOpts: N=65 mergeVia=F 
[03/10 14:42:24     58] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:24     58] #spOpts: N=65 mergeVia=F 
[03/10 14:42:24     58] *** Starting optimizing excluded clock nets MEM= 1057.2M) ***
[03/10 14:42:24     58] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1057.2M) ***
[03/10 14:42:24     58] 
[03/10 14:42:24     58] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Type 'man IMPOPT-3663' for more detail.
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Power view               = WC_VIEW
[03/10 14:42:24     58] Number of VT partitions  = 2
[03/10 14:42:24     58] Standard cells in design = 811
[03/10 14:42:24     58] Instances in design      = 3208
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Instance distribution across the VT partitions:
[03/10 14:42:24     58] 
[03/10 14:42:24     58]  LVT : inst = 877 (27.3%), cells = 335 (41%)
[03/10 14:42:24     58]    Lib tcbn65gpluswc        : inst = 877 (27.3%)
[03/10 14:42:24     58] 
[03/10 14:42:24     58]  HVT : inst = 2331 (72.7%), cells = 457 (56%)
[03/10 14:42:24     58]    Lib tcbn65gpluswc        : inst = 2331 (72.7%)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Reporting took 0 sec
[03/10 14:42:24     58] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:24     58] optDesignOneStep: Leakage Power Flow
[03/10 14:42:24     58] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:24     58] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:24     58] Design State:
[03/10 14:42:24     58]     #signal nets       :  3420
[03/10 14:42:24     58]     #routed signal nets:  0
[03/10 14:42:24     58]     #clock nets        :  0
[03/10 14:42:24     58]     #routed clock nets :  0
[03/10 14:42:24     58] OptMgr: Begin leakage power optimization
[03/10 14:42:24     58] OptMgr: Number of active setup views: 1
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Power Net Detected:
[03/10 14:42:24     58]     Voltage	    Name
[03/10 14:42:24     58]     0.00V	    VSS
[03/10 14:42:24     58]     0.90V	    VDD
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Power Analysis
[03/10 14:42:24     58] 
[03/10 14:42:24     58]     0.00V	    VSS
[03/10 14:42:24     58]     0.90V	    VDD
[03/10 14:42:24     58] Begin Processing Timing Library for Power Calculation
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing Timing Library for Power Calculation
[03/10 14:42:24     58] 
[03/10 14:42:24     58] 
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.22MB/811.22MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing Timing Window Data for Power Calculation
[03/10 14:42:24     58] 
[03/10 14:42:24     58] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.33MB/811.33MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing User Attributes
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.37MB/811.37MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing Signal Activity
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.74MB/811.74MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Power Computation
[03/10 14:42:24     58] 
[03/10 14:42:24     58]       ----------------------------------------------------------
[03/10 14:42:24     58]       # of cell(s) missing both power/leakage table: 0
[03/10 14:42:24     58]       # of cell(s) missing power table: 0
[03/10 14:42:24     58]       # of cell(s) missing leakage table: 0
[03/10 14:42:24     58]       # of MSMV cell(s) missing power_level: 0
[03/10 14:42:24     58]       ----------------------------------------------------------
[03/10 14:42:24     58] 
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.90MB/811.90MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Begin Processing User Attributes
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.90MB/811.90MB)
[03/10 14:42:24     58] 
[03/10 14:42:24     58] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=811.93MB/811.93MB)
[03/10 14:42:24     58] 
[03/10 14:42:25     58] OptMgr: Optimization mode is pre-route
[03/10 14:42:25     58] OptMgr: current WNS: -6.553 ns
[03/10 14:42:25     58] OptMgr: Using aggressive mode for Force Mode
[03/10 14:42:25     58] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:25     58] #spOpts: N=65 mergeVia=F 
[03/10 14:42:25     58] 
[03/10 14:42:25     58] Design leakage power (state independent) = 0.082 mW
[03/10 14:42:25     58] Resizable instances =   3208 (100.0%), leakage = 0.082 mW (100.0%)
[03/10 14:42:25     58] Leakage power distribution among resizable instances:
[03/10 14:42:25     58]  Total LVT =    877 (27.3%), lkg = 0.025 mW (29.7%)
[03/10 14:42:25     58]    -ve slk =    876 (27.3%), lkg = 0.025 mW (29.7%)
[03/10 14:42:25     58]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 14:42:25     58]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 14:42:25     58]  Total HVT =   2331 (72.7%), lkg = 0.058 mW (70.3%)
[03/10 14:42:25     58]    -ve slk =   1933 (60.3%), lkg = 0.055 mW (66.7%)
[03/10 14:42:25     58] 
[03/10 14:42:25     58] OptMgr: Begin forced downsizing
[03/10 14:42:25     59] OptMgr: 852 instances resized in force mode
[03/10 14:42:25     59] OptMgr: Updating timing
[03/10 14:42:25     59] OptMgr: Design WNS: -6.547 ns
[03/10 14:42:25     59] OptMgr: 242 (28%) instances reverted to original cell
[03/10 14:42:25     59] OptMgr: Updating timing
[03/10 14:42:26     59] OptMgr: Design WNS: -6.547 ns
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Design leakage power (state independent) = 0.076 mW
[03/10 14:42:26     59] Resizable instances =   3208 (100.0%), leakage = 0.076 mW (100.0%)
[03/10 14:42:26     59] Leakage power distribution among resizable instances:
[03/10 14:42:26     59]  Total LVT =    370 (11.5%), lkg = 0.013 mW (17.7%)
[03/10 14:42:26     59]    -ve slk =    370 (11.5%), lkg = 0.013 mW (17.7%)
[03/10 14:42:26     59]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 14:42:26     59]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/10 14:42:26     59]  Total HVT =   2838 (88.5%), lkg = 0.063 mW (82.3%)
[03/10 14:42:26     59]    -ve slk =   2483 (77.4%), lkg = 0.060 mW (79.2%)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Summary: cell sizing
[03/10 14:42:26     59] 
[03/10 14:42:26     59]  610 instances changed cell type
[03/10 14:42:26     59] 
[03/10 14:42:26     59]                        UpSize    DownSize   SameSize   Total
[03/10 14:42:26     59]                        ------    --------   --------   -----
[03/10 14:42:26     59]     Sequential            0          0          0          0
[03/10 14:42:26     59]  Combinational            0          0        610        610
[03/10 14:42:26     59] 
[03/10 14:42:26     59]     1 instances changed cell type from        AN2D0   to    CKAN2D0
[03/10 14:42:26     59]    15 instances changed cell type from       AO21D1   to     AO21D0
[03/10 14:42:26     59]    68 instances changed cell type from      AOI21D1   to    AOI21D0
[03/10 14:42:26     59]     3 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/10 14:42:26     59]     5 instances changed cell type from      CKND2D1   to    CKND2D0
[03/10 14:42:26     59]    67 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/10 14:42:26     59]     2 instances changed cell type from       IND2D1   to     IND2D0
[03/10 14:42:26     59]    17 instances changed cell type from       INR2D1   to     INR2D0
[03/10 14:42:26     59]     1 instances changed cell type from      INR2XD0   to     INR2D0
[03/10 14:42:26     59]    18 instances changed cell type from        INVD1   to      CKND0
[03/10 14:42:26     59]     7 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/10 14:42:26     59]     8 instances changed cell type from        ND2D0   to    CKND2D0
[03/10 14:42:26     59]    44 instances changed cell type from        ND2D1   to    CKND2D0
[03/10 14:42:26     59]     9 instances changed cell type from        ND2D2   to    CKND2D2
[03/10 14:42:26     59]     6 instances changed cell type from        ND2D3   to    CKND2D3
[03/10 14:42:26     59]     5 instances changed cell type from        ND2D4   to    CKND2D4
[03/10 14:42:26     59]     1 instances changed cell type from        ND2D8   to    CKND2D8
[03/10 14:42:26     59]    22 instances changed cell type from        NR2D1   to      NR2D0
[03/10 14:42:26     59]     5 instances changed cell type from        NR2D2   to     NR2XD1
[03/10 14:42:26     59]     5 instances changed cell type from       NR2XD0   to      NR2D0
[03/10 14:42:26     59]     7 instances changed cell type from       OA21D1   to     OA21D0
[03/10 14:42:26     59]    71 instances changed cell type from      OAI21D1   to    OAI21D0
[03/10 14:42:26     59]   145 instances changed cell type from      OAI22D1   to    OAI22D0
[03/10 14:42:26     59]    21 instances changed cell type from        OR2D1   to      OR2D0
[03/10 14:42:26     59]     1 instances changed cell type from        OR4D1   to      OR4D0
[03/10 14:42:26     59]    56 instances changed cell type from       XNR2D1   to     XNR2D0
[03/10 14:42:26     59]   checkSum: 610
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Power Analysis
[03/10 14:42:26     59] 
[03/10 14:42:26     59]     0.00V	    VSS
[03/10 14:42:26     59]     0.90V	    VDD
[03/10 14:42:26     59] Begin Processing Timing Library for Power Calculation
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing Timing Library for Power Calculation
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing Timing Window Data for Power Calculation
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing User Attributes
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing Signal Activity
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Power Computation
[03/10 14:42:26     59] 
[03/10 14:42:26     59]       ----------------------------------------------------------
[03/10 14:42:26     59]       # of cell(s) missing both power/leakage table: 0
[03/10 14:42:26     59]       # of cell(s) missing power table: 0
[03/10 14:42:26     59]       # of cell(s) missing leakage table: 0
[03/10 14:42:26     59]       # of MSMV cell(s) missing power_level: 0
[03/10 14:42:26     59]       ----------------------------------------------------------
[03/10 14:42:26     59] 
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Begin Processing User Attributes
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     59] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=817.53MB/817.53MB)
[03/10 14:42:26     59] 
[03/10 14:42:26     60] OptMgr: Leakage power optimization took: 2 seconds
[03/10 14:42:26     60] OptMgr: End leakage power optimization
[03/10 14:42:26     60] The useful skew maximum allowed delay is: 0.2
[03/10 14:42:26     60] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:26     60] optDesignOneStep: Leakage Power Flow
[03/10 14:42:26     60] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:26     60] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:27     61] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:27     61] #spOpts: N=65 
[03/10 14:42:27     61] *info: There are 18 candidate Buffer cells
[03/10 14:42:27     61] *info: There are 18 candidate Inverter cells
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Netlist preparation processing... 
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Constant propagation run...
[03/10 14:42:29     63] CPU of constant propagation run : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Dangling output instance removal run...
[03/10 14:42:29     63] CPU of dangling output instance removal run : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Dont care observability instance removal run...
[03/10 14:42:29     63] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Removed instances... 
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Replaced instances... 
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Removed 0 instance
[03/10 14:42:29     63] 	CPU for removing db instances : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] CPU of: netlist preparation :0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Mark undriven nets with IPOIgnored run...
[03/10 14:42:29     63] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1230.2M)
[03/10 14:42:29     63] *info: Marking 0 isolation instances dont touch
[03/10 14:42:29     63] *info: Marking 0 level shifter instances dont touch
[03/10 14:42:29     63] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:29     63] #spOpts: N=65 mergeVia=F 
[03/10 14:42:29     63] 
[03/10 14:42:29     63] Completed downsize cell map
[03/10 14:42:30     63] Forced downsizing resized 159 out of 3208 instances
[03/10 14:42:30     63]      #inst not ok to resize: 0
[03/10 14:42:30     63]      #inst with no smaller cells: 2669
[03/10 14:42:30     63] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:30     63] optDesignOneStep: Leakage Power Flow
[03/10 14:42:30     63] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:30     63] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:30     63] Begin: Area Reclaim Optimization
[03/10 14:42:31     64] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:31     64] #spOpts: N=65 mergeVia=F 
[03/10 14:42:31     64] Reclaim Optimization WNS Slack -6.644  TNS Slack -2776.544 Density 48.59
[03/10 14:42:31     64] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:31     64] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 14:42:31     64] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:31     64] |    48.59%|        -|  -6.644|-2776.544|   0:00:00.0| 1292.9M|
[03/10 14:42:31     64] |    48.59%|        0|  -6.644|-2776.544|   0:00:00.0| 1292.9M|
[03/10 14:42:31     65] |    48.58%|        1|  -6.644|-2776.477|   0:00:00.0| 1292.9M|
[03/10 14:42:31     65] |    48.23%|       58|  -6.644|-2772.000|   0:00:00.0| 1292.9M|
[03/10 14:42:31     65] |    48.23%|        0|  -6.644|-2772.000|   0:00:00.0| 1292.9M|
[03/10 14:42:31     65] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:31     65] Reclaim Optimization End WNS Slack -6.644  TNS Slack -2771.999 Density 48.23
[03/10 14:42:31     65] 
[03/10 14:42:31     65] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 56 **
[03/10 14:42:31     65] --------------------------------------------------------------
[03/10 14:42:31     65] |                                   | Total     | Sequential |
[03/10 14:42:31     65] --------------------------------------------------------------
[03/10 14:42:31     65] | Num insts resized                 |      56  |       0    |
[03/10 14:42:31     65] | Num insts undone                  |       2  |       0    |
[03/10 14:42:31     65] | Num insts Downsized               |      56  |       0    |
[03/10 14:42:31     65] | Num insts Samesized               |       0  |       0    |
[03/10 14:42:31     65] | Num insts Upsized                 |       0  |       0    |
[03/10 14:42:31     65] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 14:42:31     65] --------------------------------------------------------------
[03/10 14:42:31     65] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:42:31     65] 0 Ndr or Layer constraints added by optimization 
[03/10 14:42:31     65] **** End NDR-Layer Usage Statistics ****
[03/10 14:42:31     65] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:01.0) **
[03/10 14:42:31     65] Executing incremental physical updates
[03/10 14:42:31     65] Executing incremental physical updates
[03/10 14:42:31     65] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1129.34M, totSessionCpu=0:01:05).
[03/10 14:42:32     65] Leakage Power Opt: re-selecting buf/inv list 
[03/10 14:42:32     65] Summary for sequential cells idenfication: 
[03/10 14:42:32     65] Identified SBFF number: 199
[03/10 14:42:32     65] Identified MBFF number: 0
[03/10 14:42:32     65] Not identified SBFF number: 0
[03/10 14:42:32     65] Not identified MBFF number: 0
[03/10 14:42:32     65] Number of sequential cells which are not FFs: 104
[03/10 14:42:32     65] 
[03/10 14:42:32     65] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:32     65] optDesignOneStep: Leakage Power Flow
[03/10 14:42:32     65] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:32     65] Begin: GigaOpt high fanout net optimization
[03/10 14:42:32     65] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:32     65] Summary for sequential cells idenfication: 
[03/10 14:42:32     65] Identified SBFF number: 199
[03/10 14:42:32     65] Identified MBFF number: 0
[03/10 14:42:32     65] Not identified SBFF number: 0
[03/10 14:42:32     65] Not identified MBFF number: 0
[03/10 14:42:32     65] Number of sequential cells which are not FFs: 104
[03/10 14:42:32     65] 
[03/10 14:42:32     65] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:32     65] #spOpts: N=65 
[03/10 14:42:34     67] DEBUG: @coeDRVCandCache::init.
[03/10 14:42:34     67] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:34     67] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/10 14:42:34     67] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:34     67] |    48.23%|        -|  -6.644|-2771.999|   0:00:00.0| 1270.9M|
[03/10 14:42:34     67] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:42:34     67] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:42:34     67] |    48.23%|        -|  -6.644|-2771.999|   0:00:00.0| 1270.9M|
[03/10 14:42:34     67] +----------+---------+--------+---------+------------+--------+
[03/10 14:42:34     67] 
[03/10 14:42:34     67] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1270.9M) ***
[03/10 14:42:34     67] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:42:34     67] 0 Ndr or Layer constraints added by optimization 
[03/10 14:42:34     67] **** End NDR-Layer Usage Statistics ****
[03/10 14:42:34     67] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:42:34     67] End: GigaOpt high fanout net optimization
[03/10 14:42:34     67] Begin: GigaOpt DRV Optimization
[03/10 14:42:34     67] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/10 14:42:34     67] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:34     67] PhyDesignGrid: maxLocalDensity 3.00
[03/10 14:42:34     67] #spOpts: N=65 mergeVia=F 
[03/10 14:42:35     68] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:42:35     68] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 14:42:35     68] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:42:35     68] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 14:42:35     68] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:42:35     68] DEBUG: @coeDRVCandCache::init.
[03/10 14:42:35     68] Info: violation cost 9205.223633 (cap = 31.947311, tran = 9171.277344, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/10 14:42:35     68] |     6   |   433   |     5   |      5  |     0   |     0   |     0   |     0   | -6.64 |          0|          0|          0|  48.23  |            |           |
[03/10 14:42:35     69] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:42:35     69] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.27 |          7|          0|          6|  48.31  |   0:00:00.0|    1273.0M|
[03/10 14:42:35     69] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:42:35     69] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.27 |          0|          0|          0|  48.31  |   0:00:00.0|    1273.0M|
[03/10 14:42:35     69] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:42:35     69] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:42:35     69] 0 Ndr or Layer constraints added by optimization 
[03/10 14:42:35     69] **** End NDR-Layer Usage Statistics ****
[03/10 14:42:35     69] 
[03/10 14:42:35     69] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1273.0M) ***
[03/10 14:42:35     69] 
[03/10 14:42:35     69] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:42:35     69] End: GigaOpt DRV Optimization
[03/10 14:42:35     69] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/10 14:42:35     69] Leakage Power Opt: resetting the buf/inv selection
[03/10 14:42:35     69] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1139.5M, totSessionCpu=0:01:09 **
[03/10 14:42:35     69] Leakage Power Opt: re-selecting buf/inv list 
[03/10 14:42:35     69] Summary for sequential cells idenfication: 
[03/10 14:42:35     69] Identified SBFF number: 199
[03/10 14:42:35     69] Identified MBFF number: 0
[03/10 14:42:35     69] Not identified SBFF number: 0
[03/10 14:42:35     69] Not identified MBFF number: 0
[03/10 14:42:35     69] Number of sequential cells which are not FFs: 104
[03/10 14:42:35     69] 
[03/10 14:42:35     69] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:35     69] optDesignOneStep: Leakage Power Flow
[03/10 14:42:35     69] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:35     69] Begin: GigaOpt Global Optimization
[03/10 14:42:35     69] *info: use new DP (enabled)
[03/10 14:42:35     69] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:35     69] PhyDesignGrid: maxLocalDensity 1.20
[03/10 14:42:35     69] #spOpts: N=65 mergeVia=F 
[03/10 14:42:35     69] Summary for sequential cells idenfication: 
[03/10 14:42:35     69] Identified SBFF number: 199
[03/10 14:42:35     69] Identified MBFF number: 0
[03/10 14:42:35     69] Not identified SBFF number: 0
[03/10 14:42:35     69] Not identified MBFF number: 0
[03/10 14:42:35     69] Number of sequential cells which are not FFs: 104
[03/10 14:42:35     69] 
[03/10 14:42:38     72] *info: 1 clock net excluded
[03/10 14:42:38     72] *info: 2 special nets excluded.
[03/10 14:42:38     72] *info: 69 no-driver nets excluded.
[03/10 14:42:40     73] ** GigaOpt Global Opt WNS Slack -1.265  TNS Slack -249.502 
[03/10 14:42:40     73] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:42:40     73] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:42:40     73] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:42:40     73] |  -1.265|-249.502|    48.31%|   0:00:00.0| 1286.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:42:40     73] |        |        |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:42:41     74] |  -1.265|-131.500|    48.31%|   0:00:01.0| 1304.8M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:42:41     74] |        |        |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:42:41     75] |  -1.265|-123.522|    48.31%|   0:00:00.0| 1304.8M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:42:41     75] |        |        |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:42:41     75] |  -1.265|-123.522|    48.31%|   0:00:00.0| 1304.8M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:42:41     75] |        |        |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:42:44     78] |  -0.692| -53.133|    48.70%|   0:00:03.0| 1304.8M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:44     78] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:45     78] |  -0.692| -52.968|    48.70%|   0:00:01.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:45     78] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:45     78] |  -0.692| -52.968|    48.70%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:45     78] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:45     79] |  -0.692| -52.968|    48.70%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:45     79] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:47     80] |  -0.601| -35.845|    49.40%|   0:00:02.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:47     80] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:47     81] |  -0.601| -35.795|    49.41%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:47     81] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:47     81] |  -0.601| -35.795|    49.41%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:47     81] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:47     81] |  -0.601| -35.795|    49.41%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:47     81] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:48     82] |  -0.581| -31.993|    50.32%|   0:00:01.0| 1306.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:48     82] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:49     82] |  -0.581| -31.993|    50.32%|   0:00:01.0| 1307.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:49     82] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:49     82] |  -0.581| -31.993|    50.32%|   0:00:00.0| 1307.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:49     82] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:49     82] |  -0.581| -31.993|    50.32%|   0:00:00.0| 1307.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:49     82] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:50     83] |  -0.535| -29.938|    50.63%|   0:00:01.0| 1307.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:50     83] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:50     83] |  -0.535| -29.938|    50.63%|   0:00:00.0| 1307.5M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:42:50     83] |        |        |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:42:50     83] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:42:50     84] 
[03/10 14:42:50     84] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:10.0 real=0:00:10.0 mem=1307.5M) ***
[03/10 14:42:50     84] 
[03/10 14:42:50     84] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.0 real=0:00:10.0 mem=1307.5M) ***
[03/10 14:42:50     84] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:42:50     84] 0 Ndr or Layer constraints added by optimization 
[03/10 14:42:50     84] **** End NDR-Layer Usage Statistics ****
[03/10 14:42:50     84] ** GigaOpt Global Opt End WNS Slack -0.534  TNS Slack -29.938 
[03/10 14:42:50     84] End: GigaOpt Global Optimization
[03/10 14:42:50     84] Leakage Power Opt: resetting the buf/inv selection
[03/10 14:42:50     84] 
[03/10 14:42:50     84] Active setup views:
[03/10 14:42:50     84]  WC_VIEW
[03/10 14:42:50     84]   Dominating endpoints: 0
[03/10 14:42:50     84]   Dominating TNS: -0.000
[03/10 14:42:50     84] 
[03/10 14:42:50     84] *** Timing NOT met, worst failing slack is -0.535
[03/10 14:42:50     84] *** Check timing (0:00:00.0)
[03/10 14:42:50     84] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:50     84] optDesignOneStep: Leakage Power Flow
[03/10 14:42:50     84] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:42:50     84] Info: 1 clock net  excluded from IPO operation.
[03/10 14:42:50     84] Begin: Area Reclaim Optimization
[03/10 14:42:51     85] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:51     85] #spOpts: N=65 mergeVia=F 
[03/10 14:42:51     85] Reclaim Optimization WNS Slack -0.534  TNS Slack -29.938 Density 50.63
[03/10 14:42:51     85] +----------+---------+--------+--------+------------+--------+
[03/10 14:42:51     85] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:42:51     85] +----------+---------+--------+--------+------------+--------+
[03/10 14:42:51     85] |    50.63%|        -|  -0.534| -29.938|   0:00:00.0| 1317.8M|
[03/10 14:42:52     85] |    50.62%|        3|  -0.535| -29.939|   0:00:01.0| 1321.5M|
[03/10 14:42:52     85] |    50.62%|        0|  -0.535| -29.939|   0:00:00.0| 1321.5M|
[03/10 14:42:52     85] |    50.62%|        0|  -0.535| -29.939|   0:00:00.0| 1321.5M|
[03/10 14:42:52     86] |    50.51%|       30|  -0.535| -29.905|   0:00:00.0| 1321.5M|
[03/10 14:42:52     86] |    50.51%|        0|  -0.535| -29.905|   0:00:00.0| 1321.5M|
[03/10 14:42:52     86] +----------+---------+--------+--------+------------+--------+
[03/10 14:42:52     86] Reclaim Optimization End WNS Slack -0.534  TNS Slack -29.905 Density 50.51
[03/10 14:42:52     86] 
[03/10 14:42:52     86] ** Summary: Restruct = 3 Buffer Deletion = 0 Declone = 0 Resize = 27 **
[03/10 14:42:52     86] --------------------------------------------------------------
[03/10 14:42:52     86] |                                   | Total     | Sequential |
[03/10 14:42:52     86] --------------------------------------------------------------
[03/10 14:42:52     86] | Num insts resized                 |      27  |       0    |
[03/10 14:42:52     86] | Num insts undone                  |       3  |       0    |
[03/10 14:42:52     86] | Num insts Downsized               |      27  |       0    |
[03/10 14:42:52     86] | Num insts Samesized               |       0  |       0    |
[03/10 14:42:52     86] | Num insts Upsized                 |       0  |       0    |
[03/10 14:42:52     86] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 14:42:52     86] --------------------------------------------------------------
[03/10 14:42:52     86] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:42:52     86] 0 Ndr or Layer constraints added by optimization 
[03/10 14:42:52     86] **** End NDR-Layer Usage Statistics ****
[03/10 14:42:52     86] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
[03/10 14:42:52     86] Executing incremental physical updates
[03/10 14:42:52     86] Executing incremental physical updates
[03/10 14:42:52     86] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1161.08M, totSessionCpu=0:01:26).
[03/10 14:42:52     86] setup target slack: 0.1
[03/10 14:42:52     86] extra slack: 0.1
[03/10 14:42:52     86] std delay: 0.0142
[03/10 14:42:52     86] real setup target slack: 0.0142
[03/10 14:42:52     86] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:42:52     86] #spOpts: N=65 
[03/10 14:42:52     86] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:42:52     86] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 14:42:52     86] [NR-eagl] Initial Peak syMemory usage = 1169.1 MB
[03/10 14:42:52     86] (I)       Reading DB...
[03/10 14:42:52     86] (I)       congestionReportName   : 
[03/10 14:42:52     86] (I)       buildTerm2TermWires    : 0
[03/10 14:42:52     86] (I)       doTrackAssignment      : 1
[03/10 14:42:52     86] (I)       dumpBookshelfFiles     : 0
[03/10 14:42:52     86] (I)       numThreads             : 1
[03/10 14:42:52     86] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:42:52     86] (I)       honorPin               : false
[03/10 14:42:52     86] (I)       honorPinGuide          : true
[03/10 14:42:52     86] (I)       honorPartition         : false
[03/10 14:42:52     86] (I)       allowPartitionCrossover: false
[03/10 14:42:52     86] (I)       honorSingleEntry       : true
[03/10 14:42:52     86] (I)       honorSingleEntryStrong : true
[03/10 14:42:52     86] (I)       handleViaSpacingRule   : false
[03/10 14:42:52     86] (I)       PDConstraint           : none
[03/10 14:42:52     86] (I)       expBetterNDRHandling   : false
[03/10 14:42:52     86] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:42:52     86] (I)       routingEffortLevel     : 3
[03/10 14:42:52     86] [NR-eagl] minRouteLayer          : 2
[03/10 14:42:52     86] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:42:52     86] (I)       numRowsPerGCell        : 1
[03/10 14:42:52     86] (I)       speedUpLargeDesign     : 0
[03/10 14:42:52     86] (I)       speedUpBlkViolationClean: 0
[03/10 14:42:52     86] (I)       multiThreadingTA       : 0
[03/10 14:42:52     86] (I)       blockedPinEscape       : 1
[03/10 14:42:52     86] (I)       blkAwareLayerSwitching : 0
[03/10 14:42:52     86] (I)       betterClockWireModeling: 1
[03/10 14:42:52     86] (I)       punchThroughDistance   : 500.00
[03/10 14:42:52     86] (I)       scenicBound            : 1.15
[03/10 14:42:52     86] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:42:52     86] (I)       source-to-sink ratio   : 0.00
[03/10 14:42:52     86] (I)       targetCongestionRatioH : 1.00
[03/10 14:42:52     86] (I)       targetCongestionRatioV : 1.00
[03/10 14:42:52     86] (I)       layerCongestionRatio   : 0.70
[03/10 14:42:52     86] (I)       m1CongestionRatio      : 0.10
[03/10 14:42:52     86] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:42:52     86] (I)       localRouteEffort       : 1.00
[03/10 14:42:52     86] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:42:52     86] (I)       supplyScaleFactorH     : 1.00
[03/10 14:42:52     86] (I)       supplyScaleFactorV     : 1.00
[03/10 14:42:52     86] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:42:52     86] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:42:52     86] (I)       blockTrack             : 
[03/10 14:42:52     86] (I)       readTROption           : true
[03/10 14:42:52     86] (I)       extraSpacingBothSide   : false
[03/10 14:42:52     86] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:42:52     86] (I)       routeSelectedNetsOnly  : false
[03/10 14:42:52     86] (I)       before initializing RouteDB syMemory usage = 1169.1 MB
[03/10 14:42:52     86] (I)       starting read tracks
[03/10 14:42:52     86] (I)       build grid graph
[03/10 14:42:52     86] (I)       build grid graph start
[03/10 14:42:52     86] [NR-eagl] Layer1 has no routable track
[03/10 14:42:52     86] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:42:52     86] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:42:52     86] (I)       build grid graph end
[03/10 14:42:52     86] (I)       Layer1   numNetMinLayer=3420
[03/10 14:42:52     86] (I)       Layer2   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer3   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer4   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer5   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer6   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer7   numNetMinLayer=0
[03/10 14:42:52     86] (I)       Layer8   numNetMinLayer=0
[03/10 14:42:52     86] (I)       numViaLayers=7
[03/10 14:42:52     86] (I)       end build via table
[03/10 14:42:52     86] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:42:52     86] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:42:52     86] (I)       readDataFromPlaceDB
[03/10 14:42:52     86] (I)       Read net information..
[03/10 14:42:52     86] [NR-eagl] Read numTotalNets=3420  numIgnoredNets=0
[03/10 14:42:52     86] (I)       Read testcase time = 0.000 seconds
[03/10 14:42:52     86] 
[03/10 14:42:52     86] (I)       totalPins=10857  totalGlobalPin=10146 (93.45%)
[03/10 14:42:52     86] (I)       Model blockage into capacity
[03/10 14:42:52     86] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:42:52     86] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:42:52     86] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:42:52     86] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:42:52     86] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:42:52     86] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:42:52     86] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:42:52     86] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:42:52     86] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:42:52     86] (I)       Modeling time = 0.000 seconds
[03/10 14:42:52     86] 
[03/10 14:42:52     86] (I)       Number of ignored nets = 0
[03/10 14:42:52     86] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:42:52     86] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:42:52     86] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:42:52     86] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:42:52     86] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:42:52     86] (I)       Before initializing earlyGlobalRoute syMemory usage = 1169.1 MB
[03/10 14:42:52     86] (I)       Layer1  viaCost=300.00
[03/10 14:42:52     86] (I)       Layer2  viaCost=100.00
[03/10 14:42:52     86] (I)       Layer3  viaCost=100.00
[03/10 14:42:52     86] (I)       Layer4  viaCost=100.00
[03/10 14:42:52     86] (I)       Layer5  viaCost=100.00
[03/10 14:42:52     86] (I)       Layer6  viaCost=200.00
[03/10 14:42:52     86] (I)       Layer7  viaCost=100.00
[03/10 14:42:52     86] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:42:52     86] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:42:52     86] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:42:52     86] (I)       Site Width          :   400  (dbu)
[03/10 14:42:52     86] (I)       Row Height          :  3600  (dbu)
[03/10 14:42:52     86] (I)       GCell Width         :  3600  (dbu)
[03/10 14:42:52     86] (I)       GCell Height        :  3600  (dbu)
[03/10 14:42:52     86] (I)       grid                :    93    92     8
[03/10 14:42:52     86] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:42:52     86] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:42:52     86] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:42:52     86] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:42:52     86] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:42:52     86] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:42:52     86] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:42:52     86] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:42:52     86] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:42:52     86] (I)       --------------------------------------------------------
[03/10 14:42:52     86] 
[03/10 14:42:52     86] [NR-eagl] ============ Routing rule table ============
[03/10 14:42:52     86] [NR-eagl] Rule id 0. Nets 3420 
[03/10 14:42:52     86] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:42:52     86] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:42:52     86] [NR-eagl] ========================================
[03/10 14:42:52     86] [NR-eagl] 
[03/10 14:42:52     86] (I)       After initializing earlyGlobalRoute syMemory usage = 1169.1 MB
[03/10 14:42:52     86] (I)       Loading and dumping file time : 0.02 seconds
[03/10 14:42:52     86] (I)       ============= Initialization =============
[03/10 14:42:52     86] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:42:52     86] [NR-eagl] Layer group 1: route 3420 net(s) in layer range [2, 8]
[03/10 14:42:52     86] (I)       ============  Phase 1a Route ============
[03/10 14:42:52     86] (I)       Phase 1a runs 0.01 seconds
[03/10 14:42:52     86] (I)       Usage: 24746 = (10917 H, 13829 V) = (6.55% H, 6.73% V) = (1.965e+04um H, 2.489e+04um V)
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] (I)       ============  Phase 1b Route ============
[03/10 14:42:52     86] (I)       Usage: 24746 = (10917 H, 13829 V) = (6.55% H, 6.73% V) = (1.965e+04um H, 2.489e+04um V)
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454280e+04um
[03/10 14:42:52     86] (I)       ============  Phase 1c Route ============
[03/10 14:42:52     86] (I)       Usage: 24746 = (10917 H, 13829 V) = (6.55% H, 6.73% V) = (1.965e+04um H, 2.489e+04um V)
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] (I)       ============  Phase 1d Route ============
[03/10 14:42:52     86] (I)       Usage: 24746 = (10917 H, 13829 V) = (6.55% H, 6.73% V) = (1.965e+04um H, 2.489e+04um V)
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] (I)       ============  Phase 1e Route ============
[03/10 14:42:52     86] (I)       Phase 1e runs 0.00 seconds
[03/10 14:42:52     86] (I)       Usage: 24746 = (10917 H, 13829 V) = (6.55% H, 6.73% V) = (1.965e+04um H, 2.489e+04um V)
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.454280e+04um
[03/10 14:42:52     86] [NR-eagl] 
[03/10 14:42:52     86] (I)       ============  Phase 1l Route ============
[03/10 14:42:52     86] (I)       dpBasedLA: time=0.01  totalOF=510  totalVia=19272  totalWL=24746  total(Via+WL)=44018 
[03/10 14:42:52     86] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:42:52     86] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:42:52     86] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:42:52     86] (I)       
[03/10 14:42:52     86] [NR-eagl] End Peak syMemory usage = 1169.1 MB
[03/10 14:42:52     86] [NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
[03/10 14:42:52     86] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:42:52     86] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:42:52     86] 
[03/10 14:42:52     86] ** np local hotspot detection info verbose **
[03/10 14:42:52     86] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:42:52     86] 
[03/10 14:42:52     86] #spOpts: N=65 
[03/10 14:42:52     86] Apply auto density screen in post-place stage.
[03/10 14:42:52     86] Auto density screen increases utilization from 0.505 to 0.505
[03/10 14:42:52     86] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1169.1M
[03/10 14:42:52     86] *** Starting refinePlace (0:01:26 mem=1169.1M) ***
[03/10 14:42:52     86] Total net bbox length = 3.935e+04 (1.710e+04 2.225e+04) (ext = 2.475e+03)
[03/10 14:42:52     86] default core: bins with density >  0.75 = 4.94 % ( 4 / 81 )
[03/10 14:42:52     86] Density distribution unevenness ratio = 11.268%
[03/10 14:42:52     86] RPlace IncrNP: Rollback Lev = -5
[03/10 14:42:52     86] RPlace: Density =1.000000, incremental np is triggered.
[03/10 14:42:52     86] incr SKP is on..., with optDC mode
[03/10 14:42:52     86] tdgpInitIgnoreNetLoadFix on 
[03/10 14:42:54     87] (cpu=0:00:01.2 mem=1175.1M) ***
[03/10 14:42:54     88] *** Build Virtual Sizing Timing Model
[03/10 14:42:54     88] (cpu=0:00:01.6 mem=1194.2M) ***
[03/10 14:42:56     88] Congestion driven padding in post-place stage.
[03/10 14:42:56     88] Congestion driven padding increases utilization from 0.757 to 0.758
[03/10 14:42:56     88] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1208.2M
[03/10 14:43:01     93] default core: bins with density >  0.75 = 6.17 % ( 5 / 81 )
[03/10 14:43:01     93] Density distribution unevenness ratio = 12.164%
[03/10 14:43:01     93] RPlace postIncrNP: Density = 1.000000 -> 0.922222.
[03/10 14:43:01     93] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:43:01     93] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:01     93] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:01     93] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:01     93] [0.95 - 1.00] :	 1 (1.23%) -> 0 (0.00%)
[03/10 14:43:01     93] [0.90 - 0.95] :	 0 (0.00%) -> 2 (2.47%)
[03/10 14:43:01     93] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:01     93] [0.80 - 0.85] :	 3 (3.70%) -> 0 (0.00%)
[03/10 14:43:01     93] [CPU] RefinePlace/IncrNP (cpu=0:00:07.2, real=0:00:09.0, mem=1229.4MB) @(0:01:26 - 0:01:34).
[03/10 14:43:01     93] Move report: incrNP moves 3202 insts, mean move: 11.84 um, max move: 38.40 um
[03/10 14:43:01     93] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_21_): (152.60, 49.60) --> (137.60, 73.00)
[03/10 14:43:01     93] Move report: Timing Driven Placement moves 3202 insts, mean move: 11.84 um, max move: 38.40 um
[03/10 14:43:01     93] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_21_): (152.60, 49.60) --> (137.60, 73.00)
[03/10 14:43:01     93] 	Runtime: CPU: 0:00:07.2 REAL: 0:00:09.0 MEM: 1229.4MB
[03/10 14:43:01     93] Starting refinePlace ...
[03/10 14:43:01     93] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:43:01     93] Density distribution unevenness ratio = 11.323%
[03/10 14:43:01     93]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:43:01     93] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1229.4MB) @(0:01:34 - 0:01:34).
[03/10 14:43:01     93] Move report: preRPlace moves 195 insts, mean move: 0.39 um, max move: 1.80 um
[03/10 14:43:01     93] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U39): (150.40, 141.40) --> (150.40, 139.60)
[03/10 14:43:01     93] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
[03/10 14:43:01     93] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:43:01     93] Placement tweakage begins.
[03/10 14:43:01     93] wire length = 4.291e+04
[03/10 14:43:01     93] wire length = 4.054e+04
[03/10 14:43:01     93] Placement tweakage ends.
[03/10 14:43:01     93] Move report: tweak moves 254 insts, mean move: 2.32 um, max move: 9.20 um
[03/10 14:43:01     93] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_20_): (146.80, 73.00) --> (137.60, 73.00)
[03/10 14:43:01     93] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1229.4MB) @(0:01:34 - 0:01:34).
[03/10 14:43:01     93] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:01     93] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1229.4MB) @(0:01:34 - 0:01:34).
[03/10 14:43:01     93] Move report: Detail placement moves 413 insts, mean move: 1.54 um, max move: 9.20 um
[03/10 14:43:01     93] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_20_): (146.80, 73.00) --> (137.60, 73.00)
[03/10 14:43:01     93] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1229.4MB
[03/10 14:43:01     93] Statistics of distance of Instance movement in refine placement:
[03/10 14:43:01     93]   maximum (X+Y) =        43.80 um
[03/10 14:43:01     93]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC14_n1903) with max move: (46.4, 100) -> (75.8, 85.6)
[03/10 14:43:01     93]   mean    (X+Y) =        11.85 um
[03/10 14:43:01     93] Total instances flipped for WireLenOpt: 156
[03/10 14:43:01     93] Total instances flipped, including legalization: 3
[03/10 14:43:01     93] Summary Report:
[03/10 14:43:01     93] Instances move: 3202 (out of 3208 movable)
[03/10 14:43:01     93] Mean displacement: 11.85 um
[03/10 14:43:01     93] Max displacement: 43.80 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC14_n1903) (46.4, 100) -> (75.8, 85.6)
[03/10 14:43:01     93] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND6
[03/10 14:43:01     93] Total instances moved : 3202
[03/10 14:43:01     93] Total net bbox length = 3.445e+04 (1.469e+04 1.976e+04) (ext = 2.454e+03)
[03/10 14:43:01     93] Runtime: CPU: 0:00:07.5 REAL: 0:00:09.0 MEM: 1229.4MB
[03/10 14:43:01     93] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:09.0, mem=1229.4MB) @(0:01:26 - 0:01:34).
[03/10 14:43:01     93] *** Finished refinePlace (0:01:34 mem=1229.4M) ***
[03/10 14:43:01     93] #spOpts: N=65 
[03/10 14:43:01     93] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:43:01     93] Density distribution unevenness ratio = 11.303%
[03/10 14:43:01     94] Trial Route Overflow 0(H) 0(V)
[03/10 14:43:01     94] Starting congestion repair ...
[03/10 14:43:01     94] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 14:43:01     94] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:43:01     94] (I)       Reading DB...
[03/10 14:43:01     94] (I)       congestionReportName   : 
[03/10 14:43:01     94] (I)       buildTerm2TermWires    : 1
[03/10 14:43:01     94] (I)       doTrackAssignment      : 1
[03/10 14:43:01     94] (I)       dumpBookshelfFiles     : 0
[03/10 14:43:01     94] (I)       numThreads             : 1
[03/10 14:43:01     94] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:43:01     94] (I)       honorPin               : false
[03/10 14:43:01     94] (I)       honorPinGuide          : true
[03/10 14:43:01     94] (I)       honorPartition         : false
[03/10 14:43:01     94] (I)       allowPartitionCrossover: false
[03/10 14:43:01     94] (I)       honorSingleEntry       : true
[03/10 14:43:01     94] (I)       honorSingleEntryStrong : true
[03/10 14:43:01     94] (I)       handleViaSpacingRule   : false
[03/10 14:43:01     94] (I)       PDConstraint           : none
[03/10 14:43:01     94] (I)       expBetterNDRHandling   : false
[03/10 14:43:01     94] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:43:01     94] (I)       routingEffortLevel     : 3
[03/10 14:43:01     94] [NR-eagl] minRouteLayer          : 2
[03/10 14:43:01     94] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:43:01     94] (I)       numRowsPerGCell        : 1
[03/10 14:43:01     94] (I)       speedUpLargeDesign     : 0
[03/10 14:43:01     94] (I)       speedUpBlkViolationClean: 0
[03/10 14:43:01     94] (I)       multiThreadingTA       : 0
[03/10 14:43:01     94] (I)       blockedPinEscape       : 1
[03/10 14:43:01     94] (I)       blkAwareLayerSwitching : 0
[03/10 14:43:01     94] (I)       betterClockWireModeling: 1
[03/10 14:43:01     94] (I)       punchThroughDistance   : 500.00
[03/10 14:43:01     94] (I)       scenicBound            : 1.15
[03/10 14:43:01     94] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:43:01     94] (I)       source-to-sink ratio   : 0.00
[03/10 14:43:01     94] (I)       targetCongestionRatioH : 1.00
[03/10 14:43:01     94] (I)       targetCongestionRatioV : 1.00
[03/10 14:43:01     94] (I)       layerCongestionRatio   : 0.70
[03/10 14:43:01     94] (I)       m1CongestionRatio      : 0.10
[03/10 14:43:01     94] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:43:01     94] (I)       localRouteEffort       : 1.00
[03/10 14:43:01     94] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:43:01     94] (I)       supplyScaleFactorH     : 1.00
[03/10 14:43:01     94] (I)       supplyScaleFactorV     : 1.00
[03/10 14:43:01     94] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:43:01     94] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:43:01     94] (I)       blockTrack             : 
[03/10 14:43:01     94] (I)       readTROption           : true
[03/10 14:43:01     94] (I)       extraSpacingBothSide   : false
[03/10 14:43:01     94] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:43:01     94] (I)       routeSelectedNetsOnly  : false
[03/10 14:43:01     94] (I)       before initializing RouteDB syMemory usage = 1229.4 MB
[03/10 14:43:01     94] (I)       starting read tracks
[03/10 14:43:01     94] (I)       build grid graph
[03/10 14:43:01     94] (I)       build grid graph start
[03/10 14:43:01     94] [NR-eagl] Layer1 has no routable track
[03/10 14:43:01     94] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:43:01     94] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:43:01     94] (I)       build grid graph end
[03/10 14:43:01     94] (I)       Layer1   numNetMinLayer=3420
[03/10 14:43:01     94] (I)       Layer2   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer3   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer4   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer5   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer6   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer7   numNetMinLayer=0
[03/10 14:43:01     94] (I)       Layer8   numNetMinLayer=0
[03/10 14:43:01     94] (I)       numViaLayers=7
[03/10 14:43:01     94] (I)       end build via table
[03/10 14:43:01     94] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:43:01     94] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:43:01     94] (I)       readDataFromPlaceDB
[03/10 14:43:01     94] (I)       Read net information..
[03/10 14:43:01     94] [NR-eagl] Read numTotalNets=3420  numIgnoredNets=0
[03/10 14:43:01     94] (I)       Read testcase time = 0.000 seconds
[03/10 14:43:01     94] 
[03/10 14:43:01     94] (I)       totalPins=10857  totalGlobalPin=10653 (98.12%)
[03/10 14:43:01     94] (I)       Model blockage into capacity
[03/10 14:43:01     94] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:43:01     94] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:43:01     94] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:43:01     94] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:43:01     94] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:43:01     94] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:43:01     94] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:43:01     94] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:43:01     94] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:43:01     94] (I)       Modeling time = 0.000 seconds
[03/10 14:43:01     94] 
[03/10 14:43:01     94] (I)       Number of ignored nets = 0
[03/10 14:43:01     94] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:43:01     94] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:43:01     94] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:43:01     94] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:43:01     94] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:43:01     94] (I)       Before initializing earlyGlobalRoute syMemory usage = 1229.4 MB
[03/10 14:43:01     94] (I)       Layer1  viaCost=300.00
[03/10 14:43:01     94] (I)       Layer2  viaCost=100.00
[03/10 14:43:01     94] (I)       Layer3  viaCost=100.00
[03/10 14:43:01     94] (I)       Layer4  viaCost=100.00
[03/10 14:43:01     94] (I)       Layer5  viaCost=100.00
[03/10 14:43:01     94] (I)       Layer6  viaCost=200.00
[03/10 14:43:01     94] (I)       Layer7  viaCost=100.00
[03/10 14:43:01     94] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:43:01     94] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:43:01     94] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:43:01     94] (I)       Site Width          :   400  (dbu)
[03/10 14:43:01     94] (I)       Row Height          :  3600  (dbu)
[03/10 14:43:01     94] (I)       GCell Width         :  3600  (dbu)
[03/10 14:43:01     94] (I)       GCell Height        :  3600  (dbu)
[03/10 14:43:01     94] (I)       grid                :    93    92     8
[03/10 14:43:01     94] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:43:01     94] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:43:01     94] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:43:01     94] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:43:01     94] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:43:01     94] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:43:01     94] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:43:01     94] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:43:01     94] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:43:01     94] (I)       --------------------------------------------------------
[03/10 14:43:01     94] 
[03/10 14:43:01     94] [NR-eagl] ============ Routing rule table ============
[03/10 14:43:01     94] [NR-eagl] Rule id 0. Nets 3420 
[03/10 14:43:01     94] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:43:01     94] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:43:01     94] [NR-eagl] ========================================
[03/10 14:43:01     94] [NR-eagl] 
[03/10 14:43:01     94] (I)       After initializing earlyGlobalRoute syMemory usage = 1229.4 MB
[03/10 14:43:01     94] (I)       Loading and dumping file time : 0.03 seconds
[03/10 14:43:01     94] (I)       ============= Initialization =============
[03/10 14:43:01     94] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:43:01     94] [NR-eagl] Layer group 1: route 3420 net(s) in layer range [2, 8]
[03/10 14:43:01     94] (I)       ============  Phase 1a Route ============
[03/10 14:43:01     94] (I)       Phase 1a runs 0.01 seconds
[03/10 14:43:01     94] (I)       Usage: 21904 = (9504 H, 12400 V) = (5.70% H, 6.04% V) = (1.711e+04um H, 2.232e+04um V)
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] (I)       ============  Phase 1b Route ============
[03/10 14:43:01     94] (I)       Usage: 21904 = (9504 H, 12400 V) = (5.70% H, 6.04% V) = (1.711e+04um H, 2.232e+04um V)
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.942720e+04um
[03/10 14:43:01     94] (I)       ============  Phase 1c Route ============
[03/10 14:43:01     94] (I)       Usage: 21904 = (9504 H, 12400 V) = (5.70% H, 6.04% V) = (1.711e+04um H, 2.232e+04um V)
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] (I)       ============  Phase 1d Route ============
[03/10 14:43:01     94] (I)       Usage: 21904 = (9504 H, 12400 V) = (5.70% H, 6.04% V) = (1.711e+04um H, 2.232e+04um V)
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] (I)       ============  Phase 1e Route ============
[03/10 14:43:01     94] (I)       Phase 1e runs 0.00 seconds
[03/10 14:43:01     94] (I)       Usage: 21904 = (9504 H, 12400 V) = (5.70% H, 6.04% V) = (1.711e+04um H, 2.232e+04um V)
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.942720e+04um
[03/10 14:43:01     94] [NR-eagl] 
[03/10 14:43:01     94] (I)       ============  Phase 1l Route ============
[03/10 14:43:01     94] (I)       dpBasedLA: time=0.02  totalOF=142  totalVia=19483  totalWL=21904  total(Via+WL)=41387 
[03/10 14:43:01     94] (I)       Total Global Routing Runtime: 0.03 seconds
[03/10 14:43:01     94] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:43:01     94] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:43:01     94] (I)       
[03/10 14:43:01     94] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:01     94] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:43:01     94] 
[03/10 14:43:01     94] ** np local hotspot detection info verbose **
[03/10 14:43:01     94] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:01     94] 
[03/10 14:43:01     94] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 14:43:01     94] Skipped repairing congestion.
[03/10 14:43:01     94] (I)       ============= track Assignment ============
[03/10 14:43:01     94] (I)       extract Global 3D Wires
[03/10 14:43:01     94] (I)       Extract Global WL : time=0.00
[03/10 14:43:01     94] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:43:01     94] (I)       Initialization real time=0.00 seconds
[03/10 14:43:01     94] (I)       Kernel real time=0.03 seconds
[03/10 14:43:01     94] (I)       End Greedy Track Assignment
[03/10 14:43:01     94] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10766
[03/10 14:43:01     94] [NR-eagl] Layer2(M2)(V) length: 1.996208e+04um, number of vias: 15555
[03/10 14:43:01     94] [NR-eagl] Layer3(M3)(H) length: 1.757010e+04um, number of vias: 339
[03/10 14:43:01     94] [NR-eagl] Layer4(M4)(V) length: 1.850800e+03um, number of vias: 175
[03/10 14:43:01     94] [NR-eagl] Layer5(M5)(H) length: 5.660935e+02um, number of vias: 143
[03/10 14:43:01     94] [NR-eagl] Layer6(M6)(V) length: 1.365400e+03um, number of vias: 0
[03/10 14:43:01     94] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[03/10 14:43:01     94] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/10 14:43:01     94] [NR-eagl] Total length: 4.131447e+04um, number of vias: 26978
[03/10 14:43:01     94] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/10 14:43:01     94] Start to check current routing status for nets...
[03/10 14:43:01     94] Using hname+ instead name for net compare
[03/10 14:43:01     94] All nets are already routed correctly.
[03/10 14:43:01     94] End to check current routing status for nets (mem=1197.1M)
[03/10 14:43:01     94] Extraction called for design 'mac_array' of instances=3208 and nets=3489 using extraction engine 'preRoute' .
[03/10 14:43:01     94] PreRoute RC Extraction called for design mac_array.
[03/10 14:43:01     94] RC Extraction called in multi-corner(2) mode.
[03/10 14:43:01     94] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:43:01     94] RCMode: PreRoute
[03/10 14:43:01     94]       RC Corner Indexes            0       1   
[03/10 14:43:01     94] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:43:01     94] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:01     94] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:01     94] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:01     94] Shrink Factor                : 1.00000
[03/10 14:43:01     94] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:43:01     94] Using capacitance table file ...
[03/10 14:43:01     94] Updating RC grid for preRoute extraction ...
[03/10 14:43:01     94] Initializing multi-corner capacitance tables ... 
[03/10 14:43:01     94] Initializing multi-corner resistance tables ...
[03/10 14:43:01     94] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1197.105M)
[03/10 14:43:01     94] Compute RC Scale Done ...
[03/10 14:43:01     94] **optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1197.1M, totSessionCpu=0:01:34 **
[03/10 14:43:01     94] #################################################################################
[03/10 14:43:01     94] # Design Stage: PreRoute
[03/10 14:43:01     94] # Design Name: mac_array
[03/10 14:43:01     94] # Design Mode: 65nm
[03/10 14:43:01     94] # Analysis Mode: MMMC Non-OCV 
[03/10 14:43:01     94] # Parasitics Mode: No SPEF/RCDB
[03/10 14:43:01     94] # Signoff Settings: SI Off 
[03/10 14:43:01     94] #################################################################################
[03/10 14:43:01     94] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:43:01     94] Calculate delays in BcWc mode...
[03/10 14:43:01     94] Topological Sorting (CPU = 0:00:00.0, MEM = 1202.1M, InitMEM = 1202.1M)
[03/10 14:43:02     94] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:43:02     94] End delay calculation. (MEM=1278.5 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:43:02     94] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1278.5M) ***
[03/10 14:43:02     95] *** Timing NOT met, worst failing slack is -0.516
[03/10 14:43:02     95] *** Check timing (0:00:00.6)
[03/10 14:43:02     95] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:02     95] optDesignOneStep: Leakage Power Flow
[03/10 14:43:02     95] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:02     95] Begin: GigaOpt Optimization in TNS mode
[03/10 14:43:02     95] Effort level <high> specified for reg2reg path_group
[03/10 14:43:02     95] Info: 1 clock net  excluded from IPO operation.
[03/10 14:43:02     95] PhyDesignGrid: maxLocalDensity 0.95
[03/10 14:43:02     95] #spOpts: N=65 
[03/10 14:43:02     95] Core basic site is core
[03/10 14:43:02     95] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:43:05     98] *info: 1 clock net excluded
[03/10 14:43:05     98] *info: 2 special nets excluded.
[03/10 14:43:05     98] *info: 69 no-driver nets excluded.
[03/10 14:43:06     98] ** GigaOpt Optimizer WNS Slack -0.516 TNS Slack -26.416 Density 50.51
[03/10 14:43:06     98] Optimizer TNS Opt
[03/10 14:43:06     98] Active Path Group: reg2reg  
[03/10 14:43:06     98] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:06     98] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:43:06     98] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:06     98] |  -0.516|   -0.516| -26.416|  -26.416|    50.51%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:06     98] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:06     99] |  -0.386|   -0.386| -26.000|  -26.000|    50.58%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:06     99] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:06     99] |  -0.370|   -0.370| -25.162|  -25.162|    50.65%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:06     99] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:06     99] |  -0.343|   -0.343| -24.542|  -24.542|    50.68%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:06     99] |        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
[03/10 14:43:06     99] |  -0.335|   -0.335| -24.262|  -24.262|    50.80%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:06     99] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:43:07     99] |  -0.322|   -0.322| -23.889|  -23.889|    50.87%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:07     99] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:07     99] |  -0.322|   -0.322| -23.333|  -23.333|    50.99%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:07     99] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:07     99] |  -0.313|   -0.313| -23.289|  -23.289|    51.00%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:07     99] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:07    100] |  -0.307|   -0.307| -22.835|  -22.835|    51.07%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:07    100] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:07    100] |  -0.300|   -0.300| -22.534|  -22.534|    51.10%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:07    100] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:08    100] |  -0.291|   -0.291| -22.206|  -22.206|    51.13%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    100] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:08    100] |  -0.289|   -0.289| -21.833|  -21.833|    51.12%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    100] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:08    100] |  -0.284|   -0.284| -21.344|  -21.344|    51.18%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    100] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:08    101] |  -0.284|   -0.284| -21.101|  -21.101|    51.21%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    101] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:08    101] |  -0.284|   -0.284| -21.057|  -21.057|    51.22%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    101] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:08    101] |  -0.269|   -0.269| -20.675|  -20.675|    51.31%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:08    101] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:09    101] |  -0.269|   -0.269| -20.235|  -20.235|    51.33%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:09    101] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -20.063|  -20.063|    51.40%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -19.955|  -19.955|    51.42%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -19.954|  -19.954|    51.42%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -19.893|  -19.893|    51.44%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -19.892|  -19.892|    51.45%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:09    102] |  -0.267|   -0.267| -19.892|  -19.892|    51.45%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:09    102] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:10    102] |  -0.267|   -0.267| -19.575|  -19.575|    51.54%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    102] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    102] |  -0.267|   -0.267| -19.519|  -19.519|    51.55%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    102] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    103] |  -0.267|   -0.267| -19.153|  -19.153|    51.63%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    103] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    103] |  -0.267|   -0.267| -19.150|  -19.150|    51.65%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    103] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    103] |  -0.267|   -0.267| -19.105|  -19.105|    51.66%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    103] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    103] |  -0.267|   -0.267| -19.021|  -19.021|    51.73%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    103] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:10    103] |  -0.267|   -0.267| -19.010|  -19.010|    51.73%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:10    103] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:11    103] |  -0.267|   -0.267| -18.874|  -18.874|    51.78%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    103] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    103] |  -0.267|   -0.267| -18.819|  -18.819|    51.89%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    103] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    103] |  -0.267|   -0.267| -18.812|  -18.812|    51.90%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    103] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    104] |  -0.267|   -0.267| -18.745|  -18.745|    51.93%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    104] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    104] |  -0.267|   -0.267| -18.737|  -18.737|    51.93%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    104] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    104] |  -0.267|   -0.267| -18.667|  -18.667|    51.95%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:11    104] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:11    104] |  -0.267|   -0.267| -18.598|  -18.598|    51.99%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:11    104] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:11    104] |  -0.267|   -0.267| -18.519|  -18.519|    52.00%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:11    104] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:12    104] |  -0.267|   -0.267| -18.430|  -18.430|    52.02%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:12    104] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:12    104] |  -0.267|   -0.267| -18.378|  -18.378|    52.07%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:12    104] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:12    104] |  -0.267|   -0.267| -18.333|  -18.333|    52.07%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:12    104] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:12    104] |  -0.267|   -0.267| -18.330|  -18.330|    52.07%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:12    104] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:12    105] |  -0.267|   -0.267| -18.163|  -18.163|    52.11%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:12    105] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:43:13    105] |  -0.267|   -0.267| -18.109|  -18.109|    52.23%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:13    105] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:43:13    106] |  -0.267|   -0.267| -18.067|  -18.067|    52.24%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:13    106] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 14:43:13    106] |  -0.267|   -0.267| -17.992|  -17.992|    52.35%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:13    106] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:43:13    106] |  -0.267|   -0.267| -17.956|  -17.956|    52.36%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:13    106] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    106] |  -0.267|   -0.267| -17.899|  -17.899|    52.38%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    106] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    106] |  -0.267|   -0.267| -17.896|  -17.896|    52.38%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    106] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    106] |  -0.267|   -0.267| -17.855|  -17.855|    52.44%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    106] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    107] |  -0.267|   -0.267| -17.847|  -17.847|    52.45%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    107] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    107] |  -0.267|   -0.267| -17.839|  -17.839|    52.46%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    107] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    107] |  -0.267|   -0.267| -17.833|  -17.833|    52.48%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:14    107] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:14    107] |  -0.267|   -0.267| -17.797|  -17.797|    52.49%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:14    107] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:14    107] |  -0.267|   -0.267| -17.786|  -17.786|    52.52%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:14    107] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:15    107] |  -0.267|   -0.267| -17.782|  -17.782|    52.55%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:15    107] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:15    107] |  -0.267|   -0.267| -17.770|  -17.770|    52.55%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:15    107] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:15    107] |  -0.267|   -0.267| -17.763|  -17.763|    52.55%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:15    107] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:15    107] |  -0.267|   -0.267| -17.722|  -17.722|    52.55%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:15    107] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:15    108] |  -0.267|   -0.267| -17.721|  -17.721|    52.57%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:15    108] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:15    108] |  -0.267|   -0.267| -17.719|  -17.719|    52.59%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:15    108] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:43:15    108] |  -0.267|   -0.267| -17.716|  -17.716|    52.60%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:15    108] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/10 14:43:15    108] |  -0.267|   -0.267| -17.707|  -17.707|    52.60%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:15    108] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/10 14:43:15    108] |  -0.267|   -0.267| -17.707|  -17.707|    52.61%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:15    108] |        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -17.346|  -17.346|    52.61%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_4_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -17.325|  -17.325|    52.62%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -17.319|  -17.319|    52.62%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -17.128|  -17.128|    52.64%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -17.109|  -17.109|    52.64%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -16.781|  -16.781|    52.66%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -16.592|  -16.592|    52.68%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -16.587|  -16.587|    52.69%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    108] |  -0.267|   -0.267| -16.561|  -16.561|    52.73%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:16    108] |        |         |        |         |          |            |        |          |         | reg_3_/D                                           |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.556|  -16.556|    52.74%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_3_/D                                           |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.543|  -16.543|    52.75%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_3_/D                                           |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.222|  -16.222|    52.80%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.160|  -16.160|    52.82%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.100|  -16.100|    52.88%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:43:16    109] |  -0.267|   -0.267| -16.091|  -16.091|    52.90%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/psum_0_1_ |
[03/10 14:43:16    109] |        |         |        |         |          |            |        |          |         | reg_21_/D                                          |
[03/10 14:43:17    109] |  -0.267|   -0.267| -16.048|  -16.048|    52.92%|   0:00:01.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:17    109] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:17    109] |  -0.267|   -0.267| -16.039|  -16.039|    52.92%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:17    109] |        |         |        |         |          |            |        |          |         | reg_5_/D                                           |
[03/10 14:43:17    109] |  -0.267|   -0.267| -16.040|  -16.040|    52.92%|   0:00:00.0| 1373.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:17    109] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:17    109] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:17    109] 
[03/10 14:43:17    109] *** Finish Core Optimize Step (cpu=0:00:10.6 real=0:00:11.0 mem=1373.9M) ***
[03/10 14:43:17    109] 
[03/10 14:43:17    109] *** Finished Optimize Step Cumulative (cpu=0:00:10.6 real=0:00:11.0 mem=1373.9M) ***
[03/10 14:43:17    109] ** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -16.040 Density 52.92
[03/10 14:43:17    109] Placement Snapshot: Density distribution:
[03/10 14:43:17    109] [1.00 -  +++]: 2 (3.12%)
[03/10 14:43:17    109] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:43:17    109] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:43:17    109] [0.85 - 0.90]: 1 (1.56%)
[03/10 14:43:17    109] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:43:17    109] [0.75 - 0.80]: 1 (1.56%)
[03/10 14:43:17    109] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:43:17    109] [0.65 - 0.70]: 3 (4.69%)
[03/10 14:43:17    109] [0.60 - 0.65]: 5 (7.81%)
[03/10 14:43:17    109] [0.55 - 0.60]: 4 (6.25%)
[03/10 14:43:17    109] [0.50 - 0.55]: 8 (12.50%)
[03/10 14:43:17    109] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:43:17    109] [0.40 - 0.45]: 14 (21.88%)
[03/10 14:43:17    109] [0.35 - 0.40]: 11 (17.19%)
[03/10 14:43:17    109] [0.30 - 0.35]: 5 (7.81%)
[03/10 14:43:17    109] [0.25 - 0.30]: 0 (0.00%)
[03/10 14:43:17    109] [0.20 - 0.25]: 0 (0.00%)
[03/10 14:43:17    109] [0.15 - 0.20]: 0 (0.00%)
[03/10 14:43:17    109] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:43:17    109] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:43:17    109] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:43:17    109] Begin: Area Reclaim Optimization
[03/10 14:43:17    109] Reclaim Optimization WNS Slack -0.267  TNS Slack -16.040 Density 52.92
[03/10 14:43:17    109] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:17    109] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:43:17    109] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:17    109] |    52.92%|        -|  -0.267| -16.040|   0:00:00.0| 1373.9M|
[03/10 14:43:17    109] |    52.91%|        2|  -0.267| -16.040|   0:00:00.0| 1373.9M|
[03/10 14:43:17    109] |    52.91%|        0|  -0.267| -16.040|   0:00:00.0| 1373.9M|
[03/10 14:43:17    109] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:17    109] Reclaim Optimization End WNS Slack -0.267  TNS Slack -16.040 Density 52.91
[03/10 14:43:17    109] 
[03/10 14:43:17    109] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 2 Resize = 0 **
[03/10 14:43:17    109] --------------------------------------------------------------
[03/10 14:43:17    109] |                                   | Total     | Sequential |
[03/10 14:43:17    109] --------------------------------------------------------------
[03/10 14:43:17    109] | Num insts resized                 |       0  |       0    |
[03/10 14:43:17    109] | Num insts undone                  |       0  |       0    |
[03/10 14:43:17    109] | Num insts Downsized               |       0  |       0    |
[03/10 14:43:17    109] | Num insts Samesized               |       0  |       0    |
[03/10 14:43:17    109] | Num insts Upsized                 |       0  |       0    |
[03/10 14:43:17    109] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 14:43:17    109] --------------------------------------------------------------
[03/10 14:43:17    109] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:43:17    109] 0 Ndr or Layer constraints added by optimization 
[03/10 14:43:17    109] **** End NDR-Layer Usage Statistics ****
[03/10 14:43:17    109] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[03/10 14:43:17    109] *** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1370.71M, totSessionCpu=0:01:50).
[03/10 14:43:17    109] Placement Snapshot: Density distribution:
[03/10 14:43:17    109] [1.00 -  +++]: 2 (3.12%)
[03/10 14:43:17    109] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:43:17    109] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:43:17    109] [0.85 - 0.90]: 1 (1.56%)
[03/10 14:43:17    109] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:43:17    109] [0.75 - 0.80]: 1 (1.56%)
[03/10 14:43:17    109] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:43:17    109] [0.65 - 0.70]: 3 (4.69%)
[03/10 14:43:17    109] [0.60 - 0.65]: 5 (7.81%)
[03/10 14:43:17    109] [0.55 - 0.60]: 4 (6.25%)
[03/10 14:43:17    109] [0.50 - 0.55]: 8 (12.50%)
[03/10 14:43:17    109] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:43:17    109] [0.40 - 0.45]: 14 (21.88%)
[03/10 14:43:17    109] [0.35 - 0.40]: 11 (17.19%)
[03/10 14:43:17    109] [0.30 - 0.35]: 5 (7.81%)
[03/10 14:43:17    109] [0.25 - 0.30]: 0 (0.00%)
[03/10 14:43:17    109] [0.20 - 0.25]: 0 (0.00%)
[03/10 14:43:17    109] [0.15 - 0.20]: 0 (0.00%)
[03/10 14:43:17    109] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:43:17    109] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:43:17    109] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:43:17    109] ** GigaOpt Optimizer WNS Slack -0.267 TNS Slack -16.040 Density 52.91
[03/10 14:43:17    109] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:43:17    109] 0 Ndr or Layer constraints added by optimization 
[03/10 14:43:17    109] **** End NDR-Layer Usage Statistics ****
[03/10 14:43:17    109] 
[03/10 14:43:17    109] *** Finish pre-CTS Setup Fixing (cpu=0:00:10.8 real=0:00:11.0 mem=1370.7M) ***
[03/10 14:43:17    109] 
[03/10 14:43:17    109] End: GigaOpt Optimization in TNS mode
[03/10 14:43:17    109] setup target slack: 0.1
[03/10 14:43:17    109] extra slack: 0.1
[03/10 14:43:17    109] std delay: 0.0142
[03/10 14:43:17    109] real setup target slack: 0.0142
[03/10 14:43:17    109] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:43:17    109] #spOpts: N=65 
[03/10 14:43:17    109] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:43:17    109] [NR-eagl] Started earlyGlobalRoute kernel
[03/10 14:43:17    109] [NR-eagl] Initial Peak syMemory usage = 1235.2 MB
[03/10 14:43:17    109] (I)       Reading DB...
[03/10 14:43:17    109] (I)       congestionReportName   : 
[03/10 14:43:17    109] (I)       buildTerm2TermWires    : 0
[03/10 14:43:17    109] (I)       doTrackAssignment      : 1
[03/10 14:43:17    109] (I)       dumpBookshelfFiles     : 0
[03/10 14:43:17    109] (I)       numThreads             : 1
[03/10 14:43:17    109] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:43:17    109] (I)       honorPin               : false
[03/10 14:43:17    109] (I)       honorPinGuide          : true
[03/10 14:43:17    109] (I)       honorPartition         : false
[03/10 14:43:17    109] (I)       allowPartitionCrossover: false
[03/10 14:43:17    109] (I)       honorSingleEntry       : true
[03/10 14:43:17    109] (I)       honorSingleEntryStrong : true
[03/10 14:43:17    109] (I)       handleViaSpacingRule   : false
[03/10 14:43:17    109] (I)       PDConstraint           : none
[03/10 14:43:17    109] (I)       expBetterNDRHandling   : false
[03/10 14:43:17    109] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:43:17    109] (I)       routingEffortLevel     : 3
[03/10 14:43:17    109] [NR-eagl] minRouteLayer          : 2
[03/10 14:43:17    109] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:43:17    109] (I)       numRowsPerGCell        : 1
[03/10 14:43:17    109] (I)       speedUpLargeDesign     : 0
[03/10 14:43:17    109] (I)       speedUpBlkViolationClean: 0
[03/10 14:43:17    109] (I)       multiThreadingTA       : 0
[03/10 14:43:17    109] (I)       blockedPinEscape       : 1
[03/10 14:43:17    109] (I)       blkAwareLayerSwitching : 0
[03/10 14:43:17    109] (I)       betterClockWireModeling: 1
[03/10 14:43:17    109] (I)       punchThroughDistance   : 500.00
[03/10 14:43:17    109] (I)       scenicBound            : 1.15
[03/10 14:43:17    109] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:43:17    109] (I)       source-to-sink ratio   : 0.00
[03/10 14:43:17    109] (I)       targetCongestionRatioH : 1.00
[03/10 14:43:17    109] (I)       targetCongestionRatioV : 1.00
[03/10 14:43:17    109] (I)       layerCongestionRatio   : 0.70
[03/10 14:43:17    109] (I)       m1CongestionRatio      : 0.10
[03/10 14:43:17    109] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:43:17    109] (I)       localRouteEffort       : 1.00
[03/10 14:43:17    109] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:43:17    109] (I)       supplyScaleFactorH     : 1.00
[03/10 14:43:17    109] (I)       supplyScaleFactorV     : 1.00
[03/10 14:43:17    109] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:43:17    109] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:43:17    109] (I)       blockTrack             : 
[03/10 14:43:17    109] (I)       readTROption           : true
[03/10 14:43:17    109] (I)       extraSpacingBothSide   : false
[03/10 14:43:17    109] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:43:17    109] (I)       routeSelectedNetsOnly  : false
[03/10 14:43:17    109] (I)       before initializing RouteDB syMemory usage = 1235.2 MB
[03/10 14:43:17    109] (I)       starting read tracks
[03/10 14:43:17    109] (I)       build grid graph
[03/10 14:43:17    109] (I)       build grid graph start
[03/10 14:43:17    109] [NR-eagl] Layer1 has no routable track
[03/10 14:43:17    109] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:43:17    109] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:43:17    109] (I)       build grid graph end
[03/10 14:43:17    109] (I)       Layer1   numNetMinLayer=3489
[03/10 14:43:17    109] (I)       Layer2   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer3   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer4   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer5   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer6   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer7   numNetMinLayer=0
[03/10 14:43:17    109] (I)       Layer8   numNetMinLayer=0
[03/10 14:43:17    109] (I)       numViaLayers=7
[03/10 14:43:17    109] (I)       end build via table
[03/10 14:43:17    109] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:43:17    109] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:43:17    109] (I)       readDataFromPlaceDB
[03/10 14:43:17    109] (I)       Read net information..
[03/10 14:43:17    109] [NR-eagl] Read numTotalNets=3489  numIgnoredNets=1
[03/10 14:43:17    109] (I)       Read testcase time = 0.000 seconds
[03/10 14:43:17    109] 
[03/10 14:43:17    109] (I)       totalPins=11023  totalGlobalPin=10716 (97.21%)
[03/10 14:43:17    109] (I)       Model blockage into capacity
[03/10 14:43:17    109] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:43:17    109] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:43:17    109] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:43:17    109] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:43:17    109] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:43:17    109] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:43:17    109] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:43:17    109] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:43:17    109] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:43:17    109] (I)       Modeling time = 0.000 seconds
[03/10 14:43:17    109] 
[03/10 14:43:17    109] (I)       Number of ignored nets = 1
[03/10 14:43:17    109] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:43:17    109] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:43:17    109] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:43:17    109] (I)       Number of two pin nets which has pins at the same location = 1.  Ignored: Yes
[03/10 14:43:17    109] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:43:17    109] (I)       Before initializing earlyGlobalRoute syMemory usage = 1235.2 MB
[03/10 14:43:17    109] (I)       Layer1  viaCost=300.00
[03/10 14:43:17    109] (I)       Layer2  viaCost=100.00
[03/10 14:43:17    109] (I)       Layer3  viaCost=100.00
[03/10 14:43:17    109] (I)       Layer4  viaCost=100.00
[03/10 14:43:17    109] (I)       Layer5  viaCost=100.00
[03/10 14:43:17    109] (I)       Layer6  viaCost=200.00
[03/10 14:43:17    109] (I)       Layer7  viaCost=100.00
[03/10 14:43:17    109] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:43:17    109] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:43:17    109] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:43:17    109] (I)       Site Width          :   400  (dbu)
[03/10 14:43:17    109] (I)       Row Height          :  3600  (dbu)
[03/10 14:43:17    109] (I)       GCell Width         :  3600  (dbu)
[03/10 14:43:17    109] (I)       GCell Height        :  3600  (dbu)
[03/10 14:43:17    109] (I)       grid                :    93    92     8
[03/10 14:43:17    109] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:43:17    109] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:43:17    109] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:43:17    109] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:43:17    109] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:43:17    109] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:43:17    109] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:43:17    109] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:43:17    109] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:43:17    109] (I)       --------------------------------------------------------
[03/10 14:43:17    109] 
[03/10 14:43:17    109] [NR-eagl] ============ Routing rule table ============
[03/10 14:43:17    109] [NR-eagl] Rule id 0. Nets 3488 
[03/10 14:43:17    109] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:43:17    109] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:43:17    109] [NR-eagl] ========================================
[03/10 14:43:17    109] [NR-eagl] 
[03/10 14:43:17    109] (I)       After initializing earlyGlobalRoute syMemory usage = 1235.2 MB
[03/10 14:43:17    109] (I)       Loading and dumping file time : 0.02 seconds
[03/10 14:43:17    109] (I)       ============= Initialization =============
[03/10 14:43:17    109] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:43:17    109] [NR-eagl] Layer group 1: route 3488 net(s) in layer range [2, 8]
[03/10 14:43:17    109] (I)       ============  Phase 1a Route ============
[03/10 14:43:17    109] (I)       Phase 1a runs 0.00 seconds
[03/10 14:43:17    109] (I)       Usage: 22129 = (9675 H, 12454 V) = (5.81% H, 6.06% V) = (1.742e+04um H, 2.242e+04um V)
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] (I)       ============  Phase 1b Route ============
[03/10 14:43:17    109] (I)       Usage: 22129 = (9675 H, 12454 V) = (5.81% H, 6.06% V) = (1.742e+04um H, 2.242e+04um V)
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.983220e+04um
[03/10 14:43:17    109] (I)       ============  Phase 1c Route ============
[03/10 14:43:17    109] (I)       Usage: 22129 = (9675 H, 12454 V) = (5.81% H, 6.06% V) = (1.742e+04um H, 2.242e+04um V)
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] (I)       ============  Phase 1d Route ============
[03/10 14:43:17    109] (I)       Usage: 22129 = (9675 H, 12454 V) = (5.81% H, 6.06% V) = (1.742e+04um H, 2.242e+04um V)
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] (I)       ============  Phase 1e Route ============
[03/10 14:43:17    109] (I)       Phase 1e runs 0.00 seconds
[03/10 14:43:17    109] (I)       Usage: 22129 = (9675 H, 12454 V) = (5.81% H, 6.06% V) = (1.742e+04um H, 2.242e+04um V)
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.983220e+04um
[03/10 14:43:17    109] [NR-eagl] 
[03/10 14:43:17    109] (I)       ============  Phase 1l Route ============
[03/10 14:43:17    109] (I)       dpBasedLA: time=0.00  totalOF=163  totalVia=19731  totalWL=22129  total(Via+WL)=41860 
[03/10 14:43:17    109] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:43:17    109] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:43:17    109] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:43:17    109] (I)       
[03/10 14:43:17    109] [NR-eagl] End Peak syMemory usage = 1235.2 MB
[03/10 14:43:17    109] [NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
[03/10 14:43:17    109] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:17    109] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:43:17    109] 
[03/10 14:43:17    109] ** np local hotspot detection info verbose **
[03/10 14:43:17    109] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:17    109] 
[03/10 14:43:17    109] #spOpts: N=65 
[03/10 14:43:17    109] Apply auto density screen in post-place stage.
[03/10 14:43:17    109] Auto density screen increases utilization from 0.529 to 0.529
[03/10 14:43:17    109] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1235.2M
[03/10 14:43:17    109] *** Starting refinePlace (0:01:50 mem=1235.2M) ***
[03/10 14:43:17    109] Total net bbox length = 3.489e+04 (1.502e+04 1.987e+04) (ext = 2.454e+03)
[03/10 14:43:17    109] default core: bins with density >  0.75 = 6.17 % ( 5 / 81 )
[03/10 14:43:17    109] Density distribution unevenness ratio = 12.808%
[03/10 14:43:17    109] RPlace IncrNP: Rollback Lev = -5
[03/10 14:43:17    109] RPlace: Density =0.922222, incremental np is triggered.
[03/10 14:43:17    109] incr SKP is on..., with optDC mode
[03/10 14:43:17    109] tdgpInitIgnoreNetLoadFix on 
[03/10 14:43:18    110] Congestion driven padding in post-place stage.
[03/10 14:43:18    110] Congestion driven padding increases utilization from 0.761 to 0.762
[03/10 14:43:18    110] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1235.2M
[03/10 14:43:21    114] default core: bins with density >  0.75 = 4.94 % ( 4 / 81 )
[03/10 14:43:21    114] Density distribution unevenness ratio = 13.488%
[03/10 14:43:21    114] RPlace postIncrNP: Density = 0.922222 -> 0.947368.
[03/10 14:43:21    114] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:43:21    114] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:21    114] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:21    114] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:21    114] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:21    114] [0.90 - 0.95] :	 2 (2.47%) -> 2 (2.47%)
[03/10 14:43:21    114] [0.85 - 0.90] :	 0 (0.00%) -> 1 (1.23%)
[03/10 14:43:21    114] [0.80 - 0.85] :	 0 (0.00%) -> 1 (1.23%)
[03/10 14:43:21    114] [CPU] RefinePlace/IncrNP (cpu=0:00:04.3, real=0:00:04.0, mem=1244.3MB) @(0:01:50 - 0:01:54).
[03/10 14:43:21    114] Move report: incrNP moves 3214 insts, mean move: 3.07 um, max move: 21.80 um
[03/10 14:43:21    114] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_129_0): (56.60, 119.80) --> (51.00, 103.60)
[03/10 14:43:21    114] Move report: Timing Driven Placement moves 3214 insts, mean move: 3.07 um, max move: 21.80 um
[03/10 14:43:21    114] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_129_0): (56.60, 119.80) --> (51.00, 103.60)
[03/10 14:43:21    114] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1244.3MB
[03/10 14:43:21    114] Starting refinePlace ...
[03/10 14:43:21    114] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:43:21    114] Density distribution unevenness ratio = 12.945%
[03/10 14:43:21    114]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:43:21    114] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1244.3MB) @(0:01:54 - 0:01:54).
[03/10 14:43:21    114] Move report: preRPlace moves 278 insts, mean move: 0.38 um, max move: 2.60 um
[03/10 14:43:21    114] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U246): (94.40, 89.20) --> (93.60, 87.40)
[03/10 14:43:21    114] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/10 14:43:21    114] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:43:21    114] Placement tweakage begins.
[03/10 14:43:21    114] wire length = 4.261e+04
[03/10 14:43:22    114] wire length = 4.015e+04
[03/10 14:43:22    114] Placement tweakage ends.
[03/10 14:43:22    114] Move report: tweak moves 221 insts, mean move: 2.24 um, max move: 11.20 um
[03/10 14:43:22    114] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U1081): (49.20, 56.80) --> (60.40, 56.80)
[03/10 14:43:22    114] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:01.0, mem=1244.3MB) @(0:01:54 - 0:01:55).
[03/10 14:43:22    114] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:22    114] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1244.3MB) @(0:01:55 - 0:01:55).
[03/10 14:43:22    114] Move report: Detail placement moves 452 insts, mean move: 1.28 um, max move: 11.20 um
[03/10 14:43:22    114] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U1081): (49.20, 56.80) --> (60.40, 56.80)
[03/10 14:43:22    114] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1244.3MB
[03/10 14:43:22    114] Statistics of distance of Instance movement in refine placement:
[03/10 14:43:22    114]   maximum (X+Y) =        21.80 um
[03/10 14:43:22    114]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_129_0) with max move: (56.6, 119.8) -> (51, 103.6)
[03/10 14:43:22    114]   mean    (X+Y) =         3.10 um
[03/10 14:43:22    114] Total instances flipped for WireLenOpt: 144
[03/10 14:43:22    114] Total instances flipped, including legalization: 10
[03/10 14:43:22    114] Summary Report:
[03/10 14:43:22    114] Instances move: 3215 (out of 3277 movable)
[03/10 14:43:22    114] Mean displacement: 3.10 um
[03/10 14:43:22    114] Max displacement: 21.80 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_129_0) (56.6, 119.8) -> (51, 103.6)
[03/10 14:43:22    114] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/10 14:43:22    114] Total instances moved : 3215
[03/10 14:43:22    114] Total net bbox length = 3.414e+04 (1.449e+04 1.965e+04) (ext = 2.445e+03)
[03/10 14:43:22    114] Runtime: CPU: 0:00:04.6 REAL: 0:00:05.0 MEM: 1244.3MB
[03/10 14:43:22    114] [CPU] RefinePlace/total (cpu=0:00:04.6, real=0:00:05.0, mem=1244.3MB) @(0:01:50 - 0:01:55).
[03/10 14:43:22    114] *** Finished refinePlace (0:01:55 mem=1244.3M) ***
[03/10 14:43:22    114] #spOpts: N=65 
[03/10 14:43:22    114] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:43:22    114] Density distribution unevenness ratio = 12.938%
[03/10 14:43:22    114] Trial Route Overflow 0(H) 0(V)
[03/10 14:43:22    114] Starting congestion repair ...
[03/10 14:43:22    114] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/10 14:43:22    114] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:43:22    114] (I)       Reading DB...
[03/10 14:43:22    114] (I)       congestionReportName   : 
[03/10 14:43:22    114] (I)       buildTerm2TermWires    : 1
[03/10 14:43:22    114] (I)       doTrackAssignment      : 1
[03/10 14:43:22    114] (I)       dumpBookshelfFiles     : 0
[03/10 14:43:22    114] (I)       numThreads             : 1
[03/10 14:43:22    114] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:43:22    114] (I)       honorPin               : false
[03/10 14:43:22    114] (I)       honorPinGuide          : true
[03/10 14:43:22    114] (I)       honorPartition         : false
[03/10 14:43:22    114] (I)       allowPartitionCrossover: false
[03/10 14:43:22    114] (I)       honorSingleEntry       : true
[03/10 14:43:22    114] (I)       honorSingleEntryStrong : true
[03/10 14:43:22    114] (I)       handleViaSpacingRule   : false
[03/10 14:43:22    114] (I)       PDConstraint           : none
[03/10 14:43:22    114] (I)       expBetterNDRHandling   : false
[03/10 14:43:22    114] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:43:22    114] (I)       routingEffortLevel     : 3
[03/10 14:43:22    114] [NR-eagl] minRouteLayer          : 2
[03/10 14:43:22    114] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:43:22    114] (I)       numRowsPerGCell        : 1
[03/10 14:43:22    114] (I)       speedUpLargeDesign     : 0
[03/10 14:43:22    114] (I)       speedUpBlkViolationClean: 0
[03/10 14:43:22    114] (I)       multiThreadingTA       : 0
[03/10 14:43:22    114] (I)       blockedPinEscape       : 1
[03/10 14:43:22    114] (I)       blkAwareLayerSwitching : 0
[03/10 14:43:22    114] (I)       betterClockWireModeling: 1
[03/10 14:43:22    114] (I)       punchThroughDistance   : 500.00
[03/10 14:43:22    114] (I)       scenicBound            : 1.15
[03/10 14:43:22    114] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:43:22    114] (I)       source-to-sink ratio   : 0.00
[03/10 14:43:22    114] (I)       targetCongestionRatioH : 1.00
[03/10 14:43:22    114] (I)       targetCongestionRatioV : 1.00
[03/10 14:43:22    114] (I)       layerCongestionRatio   : 0.70
[03/10 14:43:22    114] (I)       m1CongestionRatio      : 0.10
[03/10 14:43:22    114] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:43:22    114] (I)       localRouteEffort       : 1.00
[03/10 14:43:22    114] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:43:22    114] (I)       supplyScaleFactorH     : 1.00
[03/10 14:43:22    114] (I)       supplyScaleFactorV     : 1.00
[03/10 14:43:22    114] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:43:22    114] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:43:22    114] (I)       blockTrack             : 
[03/10 14:43:22    114] (I)       readTROption           : true
[03/10 14:43:22    114] (I)       extraSpacingBothSide   : false
[03/10 14:43:22    114] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:43:22    114] (I)       routeSelectedNetsOnly  : false
[03/10 14:43:22    114] (I)       before initializing RouteDB syMemory usage = 1244.3 MB
[03/10 14:43:22    114] (I)       starting read tracks
[03/10 14:43:22    114] (I)       build grid graph
[03/10 14:43:22    114] (I)       build grid graph start
[03/10 14:43:22    114] [NR-eagl] Layer1 has no routable track
[03/10 14:43:22    114] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:43:22    114] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:43:22    114] (I)       build grid graph end
[03/10 14:43:22    114] (I)       Layer1   numNetMinLayer=3489
[03/10 14:43:22    114] (I)       Layer2   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer3   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer4   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer5   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer6   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer7   numNetMinLayer=0
[03/10 14:43:22    114] (I)       Layer8   numNetMinLayer=0
[03/10 14:43:22    114] (I)       numViaLayers=7
[03/10 14:43:22    114] (I)       end build via table
[03/10 14:43:22    114] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:43:22    114] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:43:22    114] (I)       readDataFromPlaceDB
[03/10 14:43:22    114] (I)       Read net information..
[03/10 14:43:22    114] [NR-eagl] Read numTotalNets=3489  numIgnoredNets=0
[03/10 14:43:22    114] (I)       Read testcase time = 0.000 seconds
[03/10 14:43:22    114] 
[03/10 14:43:22    114] (I)       totalPins=11025  totalGlobalPin=10779 (97.77%)
[03/10 14:43:22    114] (I)       Model blockage into capacity
[03/10 14:43:22    114] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:43:22    114] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:43:22    114] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:43:22    114] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:43:22    114] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:43:22    114] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:43:22    114] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:43:22    114] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:43:22    114] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:43:22    114] (I)       Modeling time = 0.000 seconds
[03/10 14:43:22    114] 
[03/10 14:43:22    114] (I)       Number of ignored nets = 0
[03/10 14:43:22    114] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:43:22    114] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:43:22    114] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:43:22    114] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:43:22    114] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:43:22    114] (I)       Before initializing earlyGlobalRoute syMemory usage = 1244.3 MB
[03/10 14:43:22    114] (I)       Layer1  viaCost=300.00
[03/10 14:43:22    114] (I)       Layer2  viaCost=100.00
[03/10 14:43:22    114] (I)       Layer3  viaCost=100.00
[03/10 14:43:22    114] (I)       Layer4  viaCost=100.00
[03/10 14:43:22    114] (I)       Layer5  viaCost=100.00
[03/10 14:43:22    114] (I)       Layer6  viaCost=200.00
[03/10 14:43:22    114] (I)       Layer7  viaCost=100.00
[03/10 14:43:22    114] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:43:22    114] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:43:22    114] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:43:22    114] (I)       Site Width          :   400  (dbu)
[03/10 14:43:22    114] (I)       Row Height          :  3600  (dbu)
[03/10 14:43:22    114] (I)       GCell Width         :  3600  (dbu)
[03/10 14:43:22    114] (I)       GCell Height        :  3600  (dbu)
[03/10 14:43:22    114] (I)       grid                :    93    92     8
[03/10 14:43:22    114] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:43:22    114] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:43:22    114] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:43:22    114] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:43:22    114] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:43:22    114] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:43:22    114] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:43:22    114] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:43:22    114] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:43:22    114] (I)       --------------------------------------------------------
[03/10 14:43:22    114] 
[03/10 14:43:22    114] [NR-eagl] ============ Routing rule table ============
[03/10 14:43:22    114] [NR-eagl] Rule id 0. Nets 3489 
[03/10 14:43:22    114] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:43:22    114] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:43:22    114] [NR-eagl] ========================================
[03/10 14:43:22    114] [NR-eagl] 
[03/10 14:43:22    114] (I)       After initializing earlyGlobalRoute syMemory usage = 1244.3 MB
[03/10 14:43:22    114] (I)       Loading and dumping file time : 0.02 seconds
[03/10 14:43:22    114] (I)       ============= Initialization =============
[03/10 14:43:22    114] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:43:22    114] [NR-eagl] Layer group 1: route 3489 net(s) in layer range [2, 8]
[03/10 14:43:22    114] (I)       ============  Phase 1a Route ============
[03/10 14:43:22    114] (I)       Phase 1a runs 0.01 seconds
[03/10 14:43:22    114] (I)       Usage: 21701 = (9390 H, 12311 V) = (5.63% H, 5.99% V) = (1.690e+04um H, 2.216e+04um V)
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] (I)       ============  Phase 1b Route ============
[03/10 14:43:22    114] (I)       Usage: 21701 = (9390 H, 12311 V) = (5.63% H, 5.99% V) = (1.690e+04um H, 2.216e+04um V)
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.906180e+04um
[03/10 14:43:22    114] (I)       ============  Phase 1c Route ============
[03/10 14:43:22    114] (I)       Usage: 21701 = (9390 H, 12311 V) = (5.63% H, 5.99% V) = (1.690e+04um H, 2.216e+04um V)
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] (I)       ============  Phase 1d Route ============
[03/10 14:43:22    114] (I)       Usage: 21701 = (9390 H, 12311 V) = (5.63% H, 5.99% V) = (1.690e+04um H, 2.216e+04um V)
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] (I)       ============  Phase 1e Route ============
[03/10 14:43:22    114] (I)       Phase 1e runs 0.00 seconds
[03/10 14:43:22    114] (I)       Usage: 21701 = (9390 H, 12311 V) = (5.63% H, 5.99% V) = (1.690e+04um H, 2.216e+04um V)
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.906180e+04um
[03/10 14:43:22    114] [NR-eagl] 
[03/10 14:43:22    114] (I)       ============  Phase 1l Route ============
[03/10 14:43:22    114] (I)       dpBasedLA: time=0.01  totalOF=156  totalVia=19730  totalWL=21701  total(Via+WL)=41431 
[03/10 14:43:22    114] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:43:22    114] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:43:22    114] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:43:22    114] (I)       
[03/10 14:43:22    114] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:22    114] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:43:22    114] 
[03/10 14:43:22    114] ** np local hotspot detection info verbose **
[03/10 14:43:22    114] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:43:22    114] 
[03/10 14:43:22    114] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 14:43:22    114] Skipped repairing congestion.
[03/10 14:43:22    114] (I)       ============= track Assignment ============
[03/10 14:43:22    114] (I)       extract Global 3D Wires
[03/10 14:43:22    114] (I)       Extract Global WL : time=0.00
[03/10 14:43:22    114] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:43:22    114] (I)       Initialization real time=0.00 seconds
[03/10 14:43:22    114] (I)       Kernel real time=0.03 seconds
[03/10 14:43:22    114] (I)       End Greedy Track Assignment
[03/10 14:43:22    114] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 10934
[03/10 14:43:22    114] [NR-eagl] Layer2(M2)(V) length: 1.973946e+04um, number of vias: 15617
[03/10 14:43:22    114] [NR-eagl] Layer3(M3)(H) length: 1.743040e+04um, number of vias: 343
[03/10 14:43:22    114] [NR-eagl] Layer4(M4)(V) length: 1.783400e+03um, number of vias: 172
[03/10 14:43:22    114] [NR-eagl] Layer5(M5)(H) length: 5.132965e+02um, number of vias: 154
[03/10 14:43:22    114] [NR-eagl] Layer6(M6)(V) length: 1.520800e+03um, number of vias: 2
[03/10 14:43:22    114] [NR-eagl] Layer7(M7)(H) length: 2.000000e-01um, number of vias: 0
[03/10 14:43:22    114] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/10 14:43:22    114] [NR-eagl] Total length: 4.098755e+04um, number of vias: 27222
[03/10 14:43:22    114] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/10 14:43:22    114] Start to check current routing status for nets...
[03/10 14:43:22    114] Using hname+ instead name for net compare
[03/10 14:43:22    114] All nets are already routed correctly.
[03/10 14:43:22    114] End to check current routing status for nets (mem=1213.6M)
[03/10 14:43:22    114] Extraction called for design 'mac_array' of instances=3277 and nets=3558 using extraction engine 'preRoute' .
[03/10 14:43:22    114] PreRoute RC Extraction called for design mac_array.
[03/10 14:43:22    114] RC Extraction called in multi-corner(2) mode.
[03/10 14:43:22    114] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:43:22    114] RCMode: PreRoute
[03/10 14:43:22    114]       RC Corner Indexes            0       1   
[03/10 14:43:22    114] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:43:22    114] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:22    114] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:22    114] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:43:22    114] Shrink Factor                : 1.00000
[03/10 14:43:22    114] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:43:22    114] Using capacitance table file ...
[03/10 14:43:22    114] Updating RC grid for preRoute extraction ...
[03/10 14:43:22    114] Initializing multi-corner capacitance tables ... 
[03/10 14:43:22    114] Initializing multi-corner resistance tables ...
[03/10 14:43:22    114] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1213.582M)
[03/10 14:43:22    115] Compute RC Scale Done ...
[03/10 14:43:22    115] **optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1213.6M, totSessionCpu=0:01:55 **
[03/10 14:43:22    115] Include MVT Delays for Hold Opt
[03/10 14:43:22    115] #################################################################################
[03/10 14:43:22    115] # Design Stage: PreRoute
[03/10 14:43:22    115] # Design Name: mac_array
[03/10 14:43:22    115] # Design Mode: 65nm
[03/10 14:43:22    115] # Analysis Mode: MMMC Non-OCV 
[03/10 14:43:22    115] # Parasitics Mode: No SPEF/RCDB
[03/10 14:43:22    115] # Signoff Settings: SI Off 
[03/10 14:43:22    115] #################################################################################
[03/10 14:43:22    115] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:43:22    115] Calculate delays in BcWc mode...
[03/10 14:43:22    115] Topological Sorting (CPU = 0:00:00.0, MEM = 1211.6M, InitMEM = 1211.6M)
[03/10 14:43:23    115] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:43:23    115] End delay calculation. (MEM=1284.94 CPU=0:00:00.3 REAL=0:00:00.0)
[03/10 14:43:23    115] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1284.9M) ***
[03/10 14:43:23    115] Leakage Power Opt: re-selecting buf/inv list 
[03/10 14:43:23    115] Summary for sequential cells idenfication: 
[03/10 14:43:23    115] Identified SBFF number: 199
[03/10 14:43:23    115] Identified MBFF number: 0
[03/10 14:43:23    115] Not identified SBFF number: 0
[03/10 14:43:23    115] Not identified MBFF number: 0
[03/10 14:43:23    115] Number of sequential cells which are not FFs: 104
[03/10 14:43:23    115] 
[03/10 14:43:23    115] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:23    115] optDesignOneStep: Leakage Power Flow
[03/10 14:43:23    115] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:23    115] Begin: GigaOpt DRV Optimization
[03/10 14:43:23    115] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/10 14:43:23    116] Info: 1 clock net  excluded from IPO operation.
[03/10 14:43:23    116] Summary for sequential cells idenfication: 
[03/10 14:43:23    116] Identified SBFF number: 199
[03/10 14:43:23    116] Identified MBFF number: 0
[03/10 14:43:23    116] Not identified SBFF number: 0
[03/10 14:43:23    116] Not identified MBFF number: 0
[03/10 14:43:23    116] Number of sequential cells which are not FFs: 104
[03/10 14:43:23    116] 
[03/10 14:43:23    116] PhyDesignGrid: maxLocalDensity 3.00
[03/10 14:43:23    116] #spOpts: N=65 
[03/10 14:43:23    116] Core basic site is core
[03/10 14:43:23    116] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:43:25    118] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:43:25    118] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 14:43:25    118] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:43:25    118] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 14:43:25    118] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:43:25    118] DEBUG: @coeDRVCandCache::init.
[03/10 14:43:25    118] Info: violation cost 145.734573 (cap = 0.090004, tran = 143.644577, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[03/10 14:43:25    118] |     1   |   272   |     1   |      1  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  52.91  |            |           |
[03/10 14:43:26    118] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:43:26    118] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.68 |          3|          0|          1|  52.94  |   0:00:01.0|    1380.3M|
[03/10 14:43:26    118] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:43:26    118] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.68 |          0|          0|          0|  52.94  |   0:00:00.0|    1380.3M|
[03/10 14:43:26    118] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:43:26    118] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:43:26    118] 0 Ndr or Layer constraints added by optimization 
[03/10 14:43:26    118] **** End NDR-Layer Usage Statistics ****
[03/10 14:43:26    118] 
[03/10 14:43:26    118] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1380.3M) ***
[03/10 14:43:26    118] 
[03/10 14:43:26    118] *** Starting refinePlace (0:01:59 mem=1412.3M) ***
[03/10 14:43:26    118] Total net bbox length = 3.444e+04 (1.460e+04 1.984e+04) (ext = 2.445e+03)
[03/10 14:43:26    118] default core: bins with density >  0.75 = 4.94 % ( 4 / 81 )
[03/10 14:43:26    118] Density distribution unevenness ratio = 13.443%
[03/10 14:43:26    118] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1412.3MB) @(0:01:59 - 0:01:59).
[03/10 14:43:26    118] Starting refinePlace ...
[03/10 14:43:26    118] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:26    118] default core: bins with density >  0.75 =    0 % ( 0 / 81 )
[03/10 14:43:26    118] Density distribution unevenness ratio = 12.907%
[03/10 14:43:26    118]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:43:26    118] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1412.3MB) @(0:01:59 - 0:01:59).
[03/10 14:43:26    118] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:26    118] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:43:26    118] Move report: legalization moves 4 insts, mean move: 1.70 um, max move: 2.20 um
[03/10 14:43:26    118] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC19_FE_DBTN0_reset): (104.60, 44.20) --> (105.00, 42.40)
[03/10 14:43:26    118] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1412.3MB) @(0:01:59 - 0:01:59).
[03/10 14:43:26    118] Move report: Detail placement moves 4 insts, mean move: 1.70 um, max move: 2.20 um
[03/10 14:43:26    118] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC19_FE_DBTN0_reset): (104.60, 44.20) --> (105.00, 42.40)
[03/10 14:43:26    118] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.3MB
[03/10 14:43:26    118] Statistics of distance of Instance movement in refine placement:
[03/10 14:43:26    118]   maximum (X+Y) =         2.20 um
[03/10 14:43:26    118]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC19_FE_DBTN0_reset) with max move: (104.6, 44.2) -> (105, 42.4)
[03/10 14:43:26    118]   mean    (X+Y) =         1.70 um
[03/10 14:43:26    118] Summary Report:
[03/10 14:43:26    118] Instances move: 4 (out of 3280 movable)
[03/10 14:43:26    118] Mean displacement: 1.70 um
[03/10 14:43:26    118] Max displacement: 2.20 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_OFC19_FE_DBTN0_reset) (104.6, 44.2) -> (105, 42.4)
[03/10 14:43:26    118] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/10 14:43:26    118] Total instances moved : 4
[03/10 14:43:26    118] Total net bbox length = 3.444e+04 (1.460e+04 1.984e+04) (ext = 2.445e+03)
[03/10 14:43:26    118] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.3MB
[03/10 14:43:26    118] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1412.3MB) @(0:01:59 - 0:01:59).
[03/10 14:43:26    118] *** Finished refinePlace (0:01:59 mem=1412.3M) ***
[03/10 14:43:26    118] Finished re-routing un-routed nets (0:00:00.0 1412.3M)
[03/10 14:43:26    118] 
[03/10 14:43:26    118] 
[03/10 14:43:26    118] Density : 0.5294
[03/10 14:43:26    118] Max route overflow : 0.0000
[03/10 14:43:26    118] 
[03/10 14:43:26    118] 
[03/10 14:43:26    118] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1412.3M) ***
[03/10 14:43:26    118] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:43:26    118] End: GigaOpt DRV Optimization
[03/10 14:43:26    118] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/10 14:43:26    118] Leakage Power Opt: resetting the buf/inv selection
[03/10 14:43:26    118] ** Profile ** Start :  cpu=0:00:00.0, mem=1233.7M
[03/10 14:43:26    118] ** Profile ** Other data :  cpu=0:00:00.0, mem=1233.7M
[03/10 14:43:26    118] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1243.7M
[03/10 14:43:26    119] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1243.7M
[03/10 14:43:26    119] 
------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1233.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.676  | -0.287  | -0.676  |
|           TNS (ns):| -86.387 | -16.500 | -69.887 |
|    Violating Paths:|   259   |   100   |   159   |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.938%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1243.7M
[03/10 14:43:26    119] **optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1233.7M, totSessionCpu=0:01:59 **
[03/10 14:43:26    119] *** Timing NOT met, worst failing slack is -0.676
[03/10 14:43:26    119] *** Check timing (0:00:00.0)
[03/10 14:43:26    119] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:26    119] optDesignOneStep: Leakage Power Flow
[03/10 14:43:26    119] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:43:26    119] Begin: GigaOpt Optimization in WNS mode
[03/10 14:43:26    119] Info: 1 clock net  excluded from IPO operation.
[03/10 14:43:26    119] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:43:26    119] #spOpts: N=65 
[03/10 14:43:29    122] *info: 1 clock net excluded
[03/10 14:43:29    122] *info: 2 special nets excluded.
[03/10 14:43:29    122] *info: 69 no-driver nets excluded.
[03/10 14:43:30    122] ** GigaOpt Optimizer WNS Slack -0.676 TNS Slack -86.387 Density 52.94
[03/10 14:43:30    122] Optimizer WNS Pass 0
[03/10 14:43:30    122] Active Path Group: reg2reg  
[03/10 14:43:30    122] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:30    122] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:43:30    122] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:30    122] |  -0.287|   -0.676| -16.500|  -86.387|    52.94%|   0:00:00.0| 1367.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:30    122] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:30    123] |  -0.240|   -0.676| -15.758|  -85.645|    52.95%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:30    123] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:30    123] |  -0.230|   -0.676| -14.687|  -84.574|    52.96%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:30    123] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:30    123] |  -0.222|   -0.676| -14.235|  -84.122|    52.97%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:30    123] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:31    123] |  -0.211|   -0.676| -13.385|  -83.272|    52.98%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:31    123] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:31    123] |  -0.200|   -0.676| -12.308|  -82.195|    53.00%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:31    123] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:31    123] |  -0.191|   -0.676| -11.258|  -81.145|    53.02%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:31    123] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:31    123] |  -0.183|   -0.676| -10.744|  -80.631|    53.04%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:31    123] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:31    123] |  -0.171|   -0.676| -10.427|  -80.314|    53.05%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:31    123] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:31    124] |  -0.167|   -0.676|  -9.702|  -79.589|    53.09%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:31    124] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:31    124] |  -0.160|   -0.676|  -9.404|  -79.291|    53.11%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:43:31    124] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:31    124] |  -0.151|   -0.676|  -8.891|  -78.778|    53.15%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:31    124] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:31    124] |  -0.151|   -0.676|  -8.730|  -78.617|    53.18%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:31    124] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:31    124] |  -0.144|   -0.676|  -8.672|  -78.559|    53.18%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:31    124] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:32    124] |  -0.140|   -0.676|  -8.105|  -77.992|    53.24%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:32    124] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:32    124] |  -0.133|   -0.676|  -7.668|  -77.555|    53.29%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:32    124] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:32    124] |  -0.131|   -0.676|  -7.208|  -77.095|    53.32%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:32    124] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:32    125] |  -0.126|   -0.676|  -6.997|  -76.884|    53.35%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:32    125] |  -0.126|   -0.676|  -6.755|  -76.642|    53.39%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:32    125] |  -0.126|   -0.676|  -6.749|  -76.636|    53.39%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:32    125] |  -0.125|   -0.676|  -6.732|  -76.619|    53.39%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:32    125] |  -0.125|   -0.676|  -6.694|  -76.581|    53.39%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:32    125] |  -0.120|   -0.676|  -6.644|  -76.532|    53.42%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:32    125] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:33    125] |  -0.120|   -0.676|  -6.578|  -76.465|    53.44%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:33    125] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:33    125] |  -0.120|   -0.676|  -6.578|  -76.465|    53.44%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:33    125] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:33    125] |  -0.116|   -0.676|  -6.323|  -76.210|    53.56%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:33    125] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:33    126] |  -0.112|   -0.676|  -6.154|  -76.041|    53.60%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:33    126] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:33    126] |  -0.112|   -0.676|  -5.935|  -75.822|    53.65%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:33    126] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:34    126] |  -0.112|   -0.676|  -5.873|  -75.760|    53.66%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:34    126] |  -0.112|   -0.676|  -5.862|  -75.749|    53.68%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:34    126] |  -0.108|   -0.676|  -5.816|  -75.703|    53.71%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:34    126] |  -0.108|   -0.676|  -5.757|  -75.644|    53.75%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:34    126] |  -0.104|   -0.676|  -5.689|  -75.576|    53.80%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:34    126] |  -0.104|   -0.676|  -5.589|  -75.476|    53.81%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:34    126] |  -0.104|   -0.676|  -5.564|  -75.451|    53.82%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:34    126] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:34    127] |  -0.101|   -0.676|  -5.448|  -75.335|    53.93%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:34    127] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:34    127] |  -0.101|   -0.676|  -5.354|  -75.242|    53.96%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:34    127] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:34    127] |  -0.098|   -0.676|  -5.306|  -75.193|    54.00%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:34    127] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:35    127] |  -0.098|   -0.676|  -5.268|  -75.155|    54.00%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:35    127] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:35    127] |  -0.094|   -0.676|  -5.212|  -75.099|    54.09%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:35    127] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:35    127] |  -0.094|   -0.676|  -5.163|  -75.050|    54.13%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:35    127] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:35    128] |  -0.093|   -0.676|  -5.082|  -74.969|    54.26%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:35    128] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:36    128] |  -0.093|   -0.676|  -4.939|  -74.826|    54.29%|   0:00:01.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:36    128] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:36    128] |  -0.093|   -0.676|  -4.938|  -74.825|    54.30%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:36    128] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:36    128] |  -0.088|   -0.676|  -4.907|  -74.794|    54.32%|   0:00:00.0| 1370.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:36    128] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:36    129] |  -0.089|   -0.676|  -4.815|  -74.702|    54.36%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:36    129] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:36    129] |  -0.087|   -0.676|  -4.800|  -74.687|    54.38%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:36    129] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:36    129] |  -0.087|   -0.676|  -4.765|  -74.652|    54.39%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:36    129] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:37    129] |  -0.087|   -0.676|  -4.736|  -74.623|    54.42%|   0:00:01.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:37    129] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:37    129] |  -0.086|   -0.676|  -4.590|  -74.478|    54.56%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:37    129] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:37    129] |  -0.086|   -0.676|  -4.584|  -74.471|    54.57%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:37    129] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:37    129] |  -0.086|   -0.676|  -4.547|  -74.434|    54.57%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:37    129] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:37    130] |  -0.083|   -0.676|  -4.479|  -74.366|    54.63%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:37    130] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:38    130] |  -0.083|   -0.676|  -4.428|  -74.315|    54.64%|   0:00:01.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:38    130] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:38    130] |  -0.083|   -0.676|  -4.427|  -74.314|    54.64%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:38    130] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:38    130] |  -0.079|   -0.676|  -4.295|  -74.182|    54.71%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:43:38    130] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:38    131] |  -0.079|   -0.676|  -4.101|  -73.988|    54.76%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:38    131] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:38    131] |  -0.079|   -0.676|  -4.081|  -73.968|    54.77%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:38    131] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:39    131] |  -0.075|   -0.676|  -4.024|  -73.911|    54.79%|   0:00:01.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:39    131] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:39    132] |  -0.075|   -0.676|  -3.943|  -73.830|    54.82%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:39    132] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:39    132] |  -0.075|   -0.676|  -3.943|  -73.830|    54.82%|   0:00:00.0| 1371.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:43:39    132] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:41    133] |  -0.075|   -0.676|  -3.889|  -73.776|    54.96%|   0:00:02.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:41    133] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:42    134] |  -0.074|   -0.676|  -3.846|  -73.733|    55.10%|   0:00:01.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:42    134] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:43    135] |  -0.074|   -0.676|  -3.781|  -73.668|    55.16%|   0:00:01.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:43    135] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:44    136] |  -0.071|   -0.676|  -3.613|  -73.500|    55.35%|   0:00:01.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:44    136] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:44    136] |  -0.071|   -0.676|  -3.602|  -73.489|    55.36%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:44    136] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:44    136] |  -0.069|   -0.676|  -3.577|  -73.464|    55.39%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:44    136] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:44    136] |  -0.069|   -0.676|  -3.559|  -73.446|    55.38%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:44    136] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:44    137] |  -0.065|   -0.676|  -3.458|  -73.345|    55.47%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:44    137] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:45    137] |  -0.065|   -0.676|  -3.368|  -73.255|    55.52%|   0:00:01.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:45    137] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:45    138] |  -0.065|   -0.676|  -3.307|  -73.194|    55.53%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:43:45    138] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:46    138] |  -0.063|   -0.676|  -3.200|  -73.087|    55.70%|   0:00:01.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:46    138] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:46    138] |  -0.063|   -0.676|  -3.181|  -73.068|    55.72%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:46    138] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:46    138] |  -0.063|   -0.676|  -3.095|  -72.982|    55.76%|   0:00:00.0| 1375.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:46    138] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:46    139] |  -0.061|   -0.676|  -2.985|  -72.872|    55.81%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:46    139] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:47    139] |  -0.060|   -0.676|  -2.961|  -72.848|    55.82%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:47    139] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:47    139] |  -0.060|   -0.676|  -2.944|  -72.831|    55.85%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:47    139] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:43:47    140] |  -0.057|   -0.676|  -2.826|  -72.713|    55.99%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:47    140] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:48    140] |  -0.057|   -0.676|  -2.762|  -72.649|    56.00%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:48    140] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:48    141] |  -0.056|   -0.676|  -2.710|  -72.597|    56.02%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:48    141] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:49    141] |  -0.056|   -0.676|  -2.694|  -72.581|    56.03%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:49    141] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:49    141] |  -0.056|   -0.676|  -2.691|  -72.577|    56.04%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:49    141] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:49    141] |  -0.055|   -0.676|  -2.662|  -72.549|    56.09%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:49    141] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:50    142] |  -0.054|   -0.676|  -2.647|  -72.534|    56.22%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:43:50    142] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:51    143] |  -0.054|   -0.676|  -2.602|  -72.489|    56.38%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:51    143] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:51    143] |  -0.054|   -0.676|  -2.590|  -72.477|    56.40%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:51    143] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:51    144] |  -0.051|   -0.676|  -2.465|  -72.352|    56.55%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:51    144] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:52    144] |  -0.051|   -0.676|  -2.437|  -72.324|    56.58%|   0:00:01.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:43:52    144] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:43:52    144] |  -0.049|   -0.676|  -2.435|  -72.322|    56.73%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:52    144] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:52    145] |  -0.049|   -0.676|  -2.383|  -72.270|    56.75%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:52    145] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:43:54    146] |  -0.048|   -0.676|  -2.277|  -72.164|    56.78%|   0:00:02.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:54    146] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:54    146] |  -0.048|   -0.676|  -2.257|  -72.144|    56.79%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:43:54    146] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:54    147] |  -0.046|   -0.676|  -2.251|  -72.138|    56.86%|   0:00:00.0| 1376.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:43:54    147] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:43:56    148] |  -0.045|   -0.676|  -2.181|  -72.068|    56.98%|   0:00:02.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:56    148] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:56    149] |  -0.045|   -0.676|  -2.151|  -72.038|    57.02%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:56    149] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:56    149] |  -0.045|   -0.676|  -2.141|  -72.028|    57.02%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:56    149] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:57    149] |  -0.045|   -0.676|  -2.125|  -72.012|    57.14%|   0:00:01.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:57    149] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:57    149] |  -0.045|   -0.676|  -2.123|  -72.010|    57.15%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:57    149] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:57    150] |  -0.045|   -0.676|  -2.112|  -71.998|    57.19%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:57    150] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:58    150] |  -0.045|   -0.676|  -2.097|  -71.984|    57.23%|   0:00:01.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:58    150] |  -0.045|   -0.676|  -2.097|  -71.984|    57.22%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:58    150] |  -0.045|   -0.676|  -2.097|  -71.984|    57.23%|   0:00:00.0| 1377.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:43:58    150] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:58    150] 
[03/10 14:43:58    150] *** Finish Core Optimize Step (cpu=0:00:27.7 real=0:00:28.0 mem=1377.0M) ***
[03/10 14:43:58    150] Active Path Group: default 
[03/10 14:43:58    150] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:58    150] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:43:58    150] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:58    150] |  -0.676|   -0.676| -69.887|  -71.984|    57.23%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.512|   -0.512| -47.016|  -49.112|    57.24%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.435|   -0.435| -36.150|  -38.247|    57.24%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.382|   -0.382| -28.812|  -30.909|    57.25%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.293|   -0.293| -22.177|  -24.273|    57.25%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.238|   -0.238| -16.925|  -19.022|    57.26%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.198|   -0.198| -13.903|  -15.999|    57.26%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.152|   -0.152| -10.505|  -12.602|    57.27%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.123|   -0.123|  -8.270|  -10.367|    57.28%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.055|   -0.055|  -3.224|   -5.321|    57.28%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |  -0.019|   -0.045|  -0.696|   -2.792|    57.29%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |   0.015|   -0.045|   0.000|   -2.096|    57.30%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] |   0.015|   -0.045|   0.000|   -2.096|    57.30%|   0:00:00.0| 1377.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:43:58    150] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:43:58    150] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:58    150] 
[03/10 14:43:58    150] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1377.0M) ***
[03/10 14:43:58    150] 
[03/10 14:43:58    150] *** Finished Optimize Step Cumulative (cpu=0:00:28.1 real=0:00:28.0 mem=1377.0M) ***
[03/10 14:43:58    150] ** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -2.096 Density 57.30
[03/10 14:43:58    150] Placement Snapshot: Density distribution:
[03/10 14:43:58    150] [1.00 -  +++]: 2 (3.12%)
[03/10 14:43:58    150] [0.95 - 1.00]: 1 (1.56%)
[03/10 14:43:58    150] [0.90 - 0.95]: 0 (0.00%)
[03/10 14:43:58    150] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:43:58    150] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:43:58    150] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:43:58    150] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:43:58    150] [0.65 - 0.70]: 3 (4.69%)
[03/10 14:43:58    150] [0.60 - 0.65]: 3 (4.69%)
[03/10 14:43:58    150] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:43:58    150] [0.50 - 0.55]: 5 (7.81%)
[03/10 14:43:58    150] [0.45 - 0.50]: 6 (9.38%)
[03/10 14:43:58    150] [0.40 - 0.45]: 5 (7.81%)
[03/10 14:43:58    150] [0.35 - 0.40]: 6 (9.38%)
[03/10 14:43:58    150] [0.30 - 0.35]: 11 (17.19%)
[03/10 14:43:58    150] [0.25 - 0.30]: 6 (9.38%)
[03/10 14:43:58    150] [0.20 - 0.25]: 5 (7.81%)
[03/10 14:43:58    150] [0.15 - 0.20]: 1 (1.56%)
[03/10 14:43:58    150] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:43:58    150] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:43:58    150] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:43:58    150] Begin: Area Reclaim Optimization
[03/10 14:43:58    151] Reclaim Optimization WNS Slack -0.045  TNS Slack -2.096 Density 57.30
[03/10 14:43:58    151] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:58    151] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:43:58    151] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:58    151] |    57.30%|        -|  -0.045|  -2.096|   0:00:00.0| 1377.0M|
[03/10 14:43:58    151] |    57.26%|        5|  -0.045|  -2.068|   0:00:00.0| 1377.0M|
[03/10 14:43:59    151] |    56.92%|       72|  -0.045|  -2.023|   0:00:01.0| 1377.0M|
[03/10 14:43:59    151] |    56.92%|        0|  -0.045|  -2.023|   0:00:00.0| 1377.0M|
[03/10 14:43:59    151] +----------+---------+--------+--------+------------+--------+
[03/10 14:43:59    151] Reclaim Optimization End WNS Slack -0.045  TNS Slack -2.023 Density 56.92
[03/10 14:43:59    151] 
[03/10 14:43:59    151] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 2 Resize = 63 **
[03/10 14:43:59    151] --------------------------------------------------------------
[03/10 14:43:59    151] |                                   | Total     | Sequential |
[03/10 14:43:59    151] --------------------------------------------------------------
[03/10 14:43:59    151] | Num insts resized                 |      63  |       0    |
[03/10 14:43:59    151] | Num insts undone                  |       9  |       0    |
[03/10 14:43:59    151] | Num insts Downsized               |      63  |       0    |
[03/10 14:43:59    151] | Num insts Samesized               |       0  |       0    |
[03/10 14:43:59    151] | Num insts Upsized                 |       0  |       0    |
[03/10 14:43:59    151] | Num multiple commits+uncommits    |       0  |       -    |
[03/10 14:43:59    151] --------------------------------------------------------------
[03/10 14:43:59    151] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:43:59    151] Layer 7 has 18 constrained nets 
[03/10 14:43:59    151] **** End NDR-Layer Usage Statistics ****
[03/10 14:43:59    151] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[03/10 14:43:59    151] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1377.03M, totSessionCpu=0:02:32).
[03/10 14:43:59    151] Placement Snapshot: Density distribution:
[03/10 14:43:59    151] [1.00 -  +++]: 2 (3.12%)
[03/10 14:43:59    151] [0.95 - 1.00]: 1 (1.56%)
[03/10 14:43:59    151] [0.90 - 0.95]: 0 (0.00%)
[03/10 14:43:59    151] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:43:59    151] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:43:59    151] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:43:59    151] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:43:59    151] [0.65 - 0.70]: 3 (4.69%)
[03/10 14:43:59    151] [0.60 - 0.65]: 3 (4.69%)
[03/10 14:43:59    151] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:43:59    151] [0.50 - 0.55]: 6 (9.38%)
[03/10 14:43:59    151] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:43:59    151] [0.40 - 0.45]: 7 (10.94%)
[03/10 14:43:59    151] [0.35 - 0.40]: 6 (9.38%)
[03/10 14:43:59    151] [0.30 - 0.35]: 9 (14.06%)
[03/10 14:43:59    151] [0.25 - 0.30]: 7 (10.94%)
[03/10 14:43:59    151] [0.20 - 0.25]: 5 (7.81%)
[03/10 14:43:59    151] [0.15 - 0.20]: 0 (0.00%)
[03/10 14:43:59    151] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:43:59    151] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:43:59    151] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:43:59    151] *** Starting refinePlace (0:02:32 mem=1393.0M) ***
[03/10 14:43:59    151] Total net bbox length = 3.544e+04 (1.535e+04 2.009e+04) (ext = 2.447e+03)
[03/10 14:43:59    151] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:59    151] default core: bins with density >  0.75 = 22.2 % ( 18 / 81 )
[03/10 14:43:59    151] Density distribution unevenness ratio = 14.513%
[03/10 14:43:59    151] RPlace IncrNP: Rollback Lev = -3
[03/10 14:43:59    151] RPlace: Density =1.011111, incremental np is triggered.
[03/10 14:43:59    151] nrCritNet: 1.87% ( 68 / 3631 ) cutoffSlk: -63.2ps stdDelay: 14.2ps
[03/10 14:43:59    152] default core: bins with density >  0.75 = 22.2 % ( 18 / 81 )
[03/10 14:43:59    152] Density distribution unevenness ratio = 14.640%
[03/10 14:43:59    152] RPlace postIncrNP: Density = 1.011111 -> 0.966667.
[03/10 14:43:59    152] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:43:59    152] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:59    152] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:59    152] [1.00 - 1.05] :	 2 (2.47%) -> 0 (0.00%)
[03/10 14:43:59    152] [0.95 - 1.00] :	 1 (1.23%) -> 1 (1.23%)
[03/10 14:43:59    152] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:43:59    152] [0.85 - 0.90] :	 0 (0.00%) -> 2 (2.47%)
[03/10 14:43:59    152] [0.80 - 0.85] :	 6 (7.41%) -> 5 (6.17%)
[03/10 14:43:59    152] [CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=1393.0MB) @(0:02:32 - 0:02:32).
[03/10 14:43:59    152] Move report: incrNP moves 94 insts, mean move: 2.25 um, max move: 6.60 um
[03/10 14:43:59    152] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_187_0): (72.60, 152.20) --> (71.40, 146.80)
[03/10 14:43:59    152] Move report: Timing Driven Placement moves 94 insts, mean move: 2.25 um, max move: 6.60 um
[03/10 14:43:59    152] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_187_0): (72.60, 152.20) --> (71.40, 146.80)
[03/10 14:43:59    152] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1393.0MB
[03/10 14:43:59    152] Starting refinePlace ...
[03/10 14:43:59    152] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:43:59    152] default core: bins with density >  0.75 = 17.3 % ( 14 / 81 )
[03/10 14:43:59    152] Density distribution unevenness ratio = 14.244%
[03/10 14:43:59    152]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:43:59    152] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1393.0MB) @(0:02:32 - 0:02:32).
[03/10 14:43:59    152] Move report: preRPlace moves 677 insts, mean move: 0.66 um, max move: 4.40 um
[03/10 14:43:59    152] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U434): (10.60, 64.00) --> (13.20, 62.20)
[03/10 14:43:59    152] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/10 14:43:59    152] Move report: Detail placement moves 677 insts, mean move: 0.66 um, max move: 4.40 um
[03/10 14:43:59    152] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U434): (10.60, 64.00) --> (13.20, 62.20)
[03/10 14:43:59    152] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1393.0MB
[03/10 14:43:59    152] Statistics of distance of Instance movement in refine placement:
[03/10 14:43:59    152]   maximum (X+Y) =         6.60 um
[03/10 14:43:59    152]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_187_0) with max move: (72.6, 152.2) -> (71.4, 146.8)
[03/10 14:43:59    152]   mean    (X+Y) =         0.88 um
[03/10 14:43:59    152] Total instances flipped for legalization: 1
[03/10 14:43:59    152] Summary Report:
[03/10 14:43:59    152] Instances move: 752 (out of 3420 movable)
[03/10 14:43:59    152] Mean displacement: 0.88 um
[03/10 14:43:59    152] Max displacement: 6.60 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_187_0) (72.6, 152.2) -> (71.4, 146.8)
[03/10 14:43:59    152] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/10 14:43:59    152] Total instances moved : 752
[03/10 14:43:59    152] Total net bbox length = 3.567e+04 (1.555e+04 2.012e+04) (ext = 2.449e+03)
[03/10 14:43:59    152] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1393.0MB
[03/10 14:43:59    152] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1393.0MB) @(0:02:32 - 0:02:32).
[03/10 14:43:59    152] *** Finished refinePlace (0:02:32 mem=1393.0M) ***
[03/10 14:43:59    152] Finished re-routing un-routed nets (0:00:00.0 1393.0M)
[03/10 14:43:59    152] 
[03/10 14:43:59    152] 
[03/10 14:43:59    152] Density : 0.5692
[03/10 14:43:59    152] Max route overflow : 0.0000
[03/10 14:43:59    152] 
[03/10 14:43:59    152] 
[03/10 14:43:59    152] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1393.0M) ***
[03/10 14:43:59    152] ** GigaOpt Optimizer WNS Slack -0.045 TNS Slack -2.023 Density 56.92
[03/10 14:43:59    152] Optimizer WNS Pass 1
[03/10 14:43:59    152] Active Path Group: reg2reg  
[03/10 14:43:59    152] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:59    152] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:43:59    152] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:43:59    152] |  -0.045|   -0.045|  -2.023|   -2.023|    56.92%|   0:00:00.0| 1393.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:43:59    152] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:44:04    157] |  -0.044|   -0.044|  -1.958|   -1.958|    56.95%|   0:00:05.0| 1394.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:44:04    157] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:44:08    160] |  -0.044|   -0.044|  -1.917|   -1.917|    56.97%|   0:00:04.0| 1394.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:44:08    160] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:44:08    161] |  -0.041|   -0.041|  -1.885|   -1.885|    57.07%|   0:00:00.0| 1394.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:44:08    161] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:44:15    168] |  -0.041|   -0.041|  -1.868|   -1.868|    57.12%|   0:00:07.0| 1395.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:44:15    168] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:44:16    168] |  -0.041|   -0.041|  -1.848|   -1.848|    57.12%|   0:00:01.0| 1395.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:44:16    168] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:44:17    169] |  -0.039|   -0.039|  -1.727|   -1.727|    57.40%|   0:00:01.0| 1395.8M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:17    169] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:44:22    174] |  -0.039|   -0.039|  -1.690|   -1.690|    57.42%|   0:00:05.0| 1396.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:22    174] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:44:25    177] |  -0.037|   -0.037|  -1.644|   -1.644|    57.63%|   0:00:03.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:25    177] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:29    181] |  -0.037|   -0.037|  -1.614|   -1.614|    57.69%|   0:00:04.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:44:29    181] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:29    182] |  -0.037|   -0.037|  -1.601|   -1.601|    57.72%|   0:00:00.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:44:29    182] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:30    182] |  -0.037|   -0.037|  -1.592|   -1.592|    57.72%|   0:00:01.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:44:30    182] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:30    183] |  -0.036|   -0.036|  -1.527|   -1.527|    57.83%|   0:00:00.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:30    183] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:33    185] |  -0.036|   -0.036|  -1.523|   -1.523|    57.84%|   0:00:03.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:33    185] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:33    186] |  -0.036|   -0.036|  -1.514|   -1.514|    57.84%|   0:00:00.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:33    186] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:35    187] |  -0.036|   -0.036|  -1.507|   -1.507|    57.99%|   0:00:02.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:35    187] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:36    188] |  -0.036|   -0.036|  -1.481|   -1.481|    58.00%|   0:00:01.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:36    188] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:38    190] |  -0.036|   -0.036|  -1.460|   -1.460|    58.02%|   0:00:02.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:38    190] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:38    190] |  -0.036|   -0.036|  -1.457|   -1.457|    58.04%|   0:00:00.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:44:38    190] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:38    191] |  -0.033|   -0.033|  -1.440|   -1.440|    58.07%|   0:00:00.0| 1397.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:44:38    191] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:44:45    198] |  -0.032|   -0.032|  -1.401|   -1.401|    58.10%|   0:00:07.0| 1398.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:45    198] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:51    203] |  -0.032|   -0.032|  -1.354|   -1.354|    58.16%|   0:00:06.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:51    203] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:53    206] |  -0.032|   -0.032|  -1.290|   -1.290|    58.48%|   0:00:02.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:53    206] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:55    207] |  -0.032|   -0.032|  -1.262|   -1.262|    58.59%|   0:00:02.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:55    207] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:44:58    211] |  -0.032|   -0.032|  -1.267|   -1.267|    58.81%|   0:00:03.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:58    211] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:44:59    211] |  -0.032|   -0.032|  -1.261|   -1.261|    58.87%|   0:00:01.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:44:59    211] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:00    213] |  -0.032|   -0.032|  -1.257|   -1.257|    58.91%|   0:00:01.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:00    213] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:00    213] |  -0.033|   -0.033|  -1.233|   -1.233|    58.99%|   0:00:00.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:00    213] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:02    214] |  -0.033|   -0.033|  -1.233|   -1.233|    59.08%|   0:00:02.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:02    214] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:02    214] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:02    214] 
[03/10 14:45:02    214] *** Finish Core Optimize Step (cpu=0:01:02 real=0:01:03 mem=1399.9M) ***
[03/10 14:45:02    214] 
[03/10 14:45:02    214] *** Finished Optimize Step Cumulative (cpu=0:01:02 real=0:01:03 mem=1399.9M) ***
[03/10 14:45:02    214] ** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -1.233 Density 59.08
[03/10 14:45:02    214] Placement Snapshot: Density distribution:
[03/10 14:45:02    214] [1.00 -  +++]: 2 (3.12%)
[03/10 14:45:02    214] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:45:02    214] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:45:02    214] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:45:02    214] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:45:02    214] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:45:02    214] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:45:02    214] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:45:02    214] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:45:02    214] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:45:02    214] [0.50 - 0.55]: 5 (7.81%)
[03/10 14:45:02    214] [0.45 - 0.50]: 6 (9.38%)
[03/10 14:45:02    214] [0.40 - 0.45]: 1 (1.56%)
[03/10 14:45:02    214] [0.35 - 0.40]: 8 (12.50%)
[03/10 14:45:02    214] [0.30 - 0.35]: 7 (10.94%)
[03/10 14:45:02    214] [0.25 - 0.30]: 7 (10.94%)
[03/10 14:45:02    214] [0.20 - 0.25]: 9 (14.06%)
[03/10 14:45:02    214] [0.15 - 0.20]: 1 (1.56%)
[03/10 14:45:02    214] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:45:02    214] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:45:02    214] [0.00 - 0.05]: 1 (1.56%)
[03/10 14:45:02    214] Begin: Area Reclaim Optimization
[03/10 14:45:02    214] Reclaim Optimization WNS Slack -0.033  TNS Slack -1.233 Density 59.08
[03/10 14:45:02    214] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:02    214] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:45:02    214] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:02    214] |    59.08%|        -|  -0.033|  -1.233|   0:00:00.0| 1399.9M|
[03/10 14:45:02    214] |    59.05%|        4|  -0.033|  -1.234|   0:00:00.0| 1399.9M|
[03/10 14:45:03    215] |    58.75%|       65|  -0.032|  -1.224|   0:00:01.0| 1399.9M|
[03/10 14:45:03    215] |    58.75%|        1|  -0.032|  -1.224|   0:00:00.0| 1399.9M|
[03/10 14:45:03    215] |    58.75%|        0|  -0.032|  -1.224|   0:00:00.0| 1399.9M|
[03/10 14:45:03    215] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:03    215] Reclaim Optimization End WNS Slack -0.032  TNS Slack -1.224 Density 58.75
[03/10 14:45:03    215] 
[03/10 14:45:03    215] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 54 **
[03/10 14:45:03    215] --------------------------------------------------------------
[03/10 14:45:03    215] |                                   | Total     | Sequential |
[03/10 14:45:03    215] --------------------------------------------------------------
[03/10 14:45:03    215] | Num insts resized                 |      53  |       0    |
[03/10 14:45:03    215] | Num insts undone                  |      12  |       0    |
[03/10 14:45:03    215] | Num insts Downsized               |      53  |       0    |
[03/10 14:45:03    215] | Num insts Samesized               |       0  |       0    |
[03/10 14:45:03    215] | Num insts Upsized                 |       0  |       0    |
[03/10 14:45:03    215] | Num multiple commits+uncommits    |       1  |       -    |
[03/10 14:45:03    215] --------------------------------------------------------------
[03/10 14:45:03    215] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:45:03    215] Layer 7 has 25 constrained nets 
[03/10 14:45:03    215] **** End NDR-Layer Usage Statistics ****
[03/10 14:45:03    215] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[03/10 14:45:03    215] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1399.91M, totSessionCpu=0:03:35).
[03/10 14:45:03    215] Placement Snapshot: Density distribution:
[03/10 14:45:03    215] [1.00 -  +++]: 2 (3.12%)
[03/10 14:45:03    215] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:45:03    215] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:45:03    215] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:45:03    215] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:45:03    215] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:45:03    215] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:45:03    215] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:45:03    215] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:45:03    215] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:45:03    215] [0.50 - 0.55]: 6 (9.38%)
[03/10 14:45:03    215] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:45:03    215] [0.40 - 0.45]: 1 (1.56%)
[03/10 14:45:03    215] [0.35 - 0.40]: 8 (12.50%)
[03/10 14:45:03    215] [0.30 - 0.35]: 8 (12.50%)
[03/10 14:45:03    215] [0.25 - 0.30]: 8 (12.50%)
[03/10 14:45:03    215] [0.20 - 0.25]: 7 (10.94%)
[03/10 14:45:03    215] [0.15 - 0.20]: 1 (1.56%)
[03/10 14:45:03    215] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:45:03    215] [0.05 - 0.10]: 1 (1.56%)
[03/10 14:45:03    215] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:45:03    215] *** Starting refinePlace (0:03:35 mem=1399.9M) ***
[03/10 14:45:03    215] Total net bbox length = 3.611e+04 (1.584e+04 2.027e+04) (ext = 2.449e+03)
[03/10 14:45:03    215] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:03    215] default core: bins with density >  0.75 = 28.4 % ( 23 / 81 )
[03/10 14:45:03    215] Density distribution unevenness ratio = 15.298%
[03/10 14:45:03    215] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1399.9MB) @(0:03:35 - 0:03:35).
[03/10 14:45:03    215] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:03    215] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1399.9MB
[03/10 14:45:03    215] Starting refinePlace ...
[03/10 14:45:03    215] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:03    215] default core: bins with density >  0.75 = 23.5 % ( 19 / 81 )
[03/10 14:45:03    215] Density distribution unevenness ratio = 14.951%
[03/10 14:45:03    215]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:45:03    215] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1399.9MB) @(0:03:35 - 0:03:36).
[03/10 14:45:03    215] Move report: preRPlace moves 584 insts, mean move: 0.80 um, max move: 6.20 um
[03/10 14:45:03    215] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_396_0): (13.20, 62.20) --> (10.60, 65.80)
[03/10 14:45:03    215] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/10 14:45:03    215] Move report: Detail placement moves 584 insts, mean move: 0.80 um, max move: 6.20 um
[03/10 14:45:03    215] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_396_0): (13.20, 62.20) --> (10.60, 65.80)
[03/10 14:45:03    215] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1399.9MB
[03/10 14:45:03    215] Statistics of distance of Instance movement in refine placement:
[03/10 14:45:03    215]   maximum (X+Y) =         6.20 um
[03/10 14:45:03    215]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_396_0) with max move: (13.2, 62.2) -> (10.6, 65.8)
[03/10 14:45:03    215]   mean    (X+Y) =         0.80 um
[03/10 14:45:03    215] Summary Report:
[03/10 14:45:03    215] Instances move: 584 (out of 3493 movable)
[03/10 14:45:03    215] Mean displacement: 0.80 um
[03/10 14:45:03    215] Max displacement: 6.20 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_396_0) (13.2, 62.2) -> (10.6, 65.8)
[03/10 14:45:03    215] 	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
[03/10 14:45:03    215] Total instances moved : 584
[03/10 14:45:03    215] Total net bbox length = 3.641e+04 (1.603e+04 2.038e+04) (ext = 2.446e+03)
[03/10 14:45:03    215] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1399.9MB
[03/10 14:45:03    215] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1399.9MB) @(0:03:35 - 0:03:36).
[03/10 14:45:03    215] *** Finished refinePlace (0:03:36 mem=1399.9M) ***
[03/10 14:45:03    215] Finished re-routing un-routed nets (0:00:00.0 1399.9M)
[03/10 14:45:03    215] 
[03/10 14:45:03    215] 
[03/10 14:45:03    215] Density : 0.5875
[03/10 14:45:03    215] Max route overflow : 0.0000
[03/10 14:45:03    215] 
[03/10 14:45:03    215] 
[03/10 14:45:03    215] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1399.9M) ***
[03/10 14:45:03    215] ** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -1.224 Density 58.75
[03/10 14:45:03    215] Optimizer WNS Pass 2
[03/10 14:45:03    215] Active Path Group: reg2reg  
[03/10 14:45:03    215] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:03    215] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:45:03    215] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:03    215] |  -0.032|   -0.032|  -1.224|   -1.224|    58.75%|   0:00:00.0| 1399.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:03    215] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:25    237] |  -0.028|   -0.028|  -1.062|   -1.062|    59.25%|   0:00:22.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:25    237] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:25    238] |  -0.028|   -0.028|  -1.018|   -1.018|    59.47%|   0:00:00.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:25    238] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:26    238] |  -0.028|   -0.028|  -0.999|   -0.999|    59.56%|   0:00:01.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:26    238] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:28    240] |  -0.030|   -0.030|  -1.007|   -1.007|    59.69%|   0:00:02.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:28    240] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:28    240] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:28    240] 
[03/10 14:45:28    240] *** Finish Core Optimize Step (cpu=0:00:25.3 real=0:00:25.0 mem=1401.7M) ***
[03/10 14:45:28    240] 
[03/10 14:45:28    240] *** Finished Optimize Step Cumulative (cpu=0:00:25.3 real=0:00:25.0 mem=1401.7M) ***
[03/10 14:45:28    240] ** GigaOpt Optimizer WNS Slack -0.030 TNS Slack -1.007 Density 59.69
[03/10 14:45:28    240] Placement Snapshot: Density distribution:
[03/10 14:45:28    240] [1.00 -  +++]: 2 (3.12%)
[03/10 14:45:28    240] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:45:28    240] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:45:28    240] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:45:28    240] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:45:28    240] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:45:28    240] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:45:28    240] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:45:28    240] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:45:28    240] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:45:28    240] [0.50 - 0.55]: 5 (7.81%)
[03/10 14:45:28    240] [0.45 - 0.50]: 6 (9.38%)
[03/10 14:45:28    240] [0.40 - 0.45]: 1 (1.56%)
[03/10 14:45:28    240] [0.35 - 0.40]: 7 (10.94%)
[03/10 14:45:28    240] [0.30 - 0.35]: 5 (7.81%)
[03/10 14:45:28    240] [0.25 - 0.30]: 8 (12.50%)
[03/10 14:45:28    240] [0.20 - 0.25]: 9 (14.06%)
[03/10 14:45:28    240] [0.15 - 0.20]: 2 (3.12%)
[03/10 14:45:28    240] [0.10 - 0.15]: 1 (1.56%)
[03/10 14:45:28    240] [0.05 - 0.10]: 1 (1.56%)
[03/10 14:45:28    240] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:45:28    240] Begin: Area Reclaim Optimization
[03/10 14:45:28    240] Reclaim Optimization WNS Slack -0.030  TNS Slack -1.007 Density 59.69
[03/10 14:45:28    240] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:28    240] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:45:28    240] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:28    240] |    59.69%|        -|  -0.030|  -1.007|   0:00:00.0| 1401.7M|
[03/10 14:45:28    241] |    59.68%|        1|  -0.030|  -1.007|   0:00:00.0| 1401.7M|
[03/10 14:45:29    241] |    59.51%|       38|  -0.028|  -0.999|   0:00:01.0| 1401.7M|
[03/10 14:45:29    241] |    59.51%|        1|  -0.028|  -0.999|   0:00:00.0| 1401.7M|
[03/10 14:45:29    241] |    59.51%|        0|  -0.028|  -0.999|   0:00:00.0| 1401.7M|
[03/10 14:45:29    241] +----------+---------+--------+--------+------------+--------+
[03/10 14:45:29    241] Reclaim Optimization End WNS Slack -0.028  TNS Slack -0.999 Density 59.51
[03/10 14:45:29    241] 
[03/10 14:45:29    241] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 31 **
[03/10 14:45:29    241] --------------------------------------------------------------
[03/10 14:45:29    241] |                                   | Total     | Sequential |
[03/10 14:45:29    241] --------------------------------------------------------------
[03/10 14:45:29    241] | Num insts resized                 |      30  |       0    |
[03/10 14:45:29    241] | Num insts undone                  |       8  |       0    |
[03/10 14:45:29    241] | Num insts Downsized               |      30  |       0    |
[03/10 14:45:29    241] | Num insts Samesized               |       0  |       0    |
[03/10 14:45:29    241] | Num insts Upsized                 |       0  |       0    |
[03/10 14:45:29    241] | Num multiple commits+uncommits    |       1  |       -    |
[03/10 14:45:29    241] --------------------------------------------------------------
[03/10 14:45:29    241] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:45:29    241] Layer 7 has 28 constrained nets 
[03/10 14:45:29    241] **** End NDR-Layer Usage Statistics ****
[03/10 14:45:29    241] ** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[03/10 14:45:29    241] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1401.66M, totSessionCpu=0:04:02).
[03/10 14:45:29    241] Placement Snapshot: Density distribution:
[03/10 14:45:29    241] [1.00 -  +++]: 2 (3.12%)
[03/10 14:45:29    241] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:45:29    241] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:45:29    241] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:45:29    241] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:45:29    241] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:45:29    241] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:45:29    241] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:45:29    241] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:45:29    241] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:45:29    241] [0.50 - 0.55]: 5 (7.81%)
[03/10 14:45:29    241] [0.45 - 0.50]: 6 (9.38%)
[03/10 14:45:29    241] [0.40 - 0.45]: 1 (1.56%)
[03/10 14:45:29    241] [0.35 - 0.40]: 7 (10.94%)
[03/10 14:45:29    241] [0.30 - 0.35]: 5 (7.81%)
[03/10 14:45:29    241] [0.25 - 0.30]: 8 (12.50%)
[03/10 14:45:29    241] [0.20 - 0.25]: 10 (15.62%)
[03/10 14:45:29    241] [0.15 - 0.20]: 1 (1.56%)
[03/10 14:45:29    241] [0.10 - 0.15]: 1 (1.56%)
[03/10 14:45:29    241] [0.05 - 0.10]: 1 (1.56%)
[03/10 14:45:29    241] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:45:29    241] *** Starting refinePlace (0:04:02 mem=1401.7M) ***
[03/10 14:45:29    241] Total net bbox length = 3.664e+04 (1.619e+04 2.044e+04) (ext = 2.446e+03)
[03/10 14:45:29    241] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:29    241] default core: bins with density >  0.75 = 29.6 % ( 24 / 81 )
[03/10 14:45:29    241] Density distribution unevenness ratio = 15.702%
[03/10 14:45:29    241] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1401.7MB) @(0:04:02 - 0:04:02).
[03/10 14:45:29    241] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:29    241] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.7MB
[03/10 14:45:29    241] Starting refinePlace ...
[03/10 14:45:29    241] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:45:29    241] default core: bins with density >  0.75 = 24.7 % ( 20 / 81 )
[03/10 14:45:29    241] Density distribution unevenness ratio = 15.375%
[03/10 14:45:29    241]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:45:29    241] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1401.7MB) @(0:04:02 - 0:04:02).
[03/10 14:45:29    241] Move report: preRPlace moves 362 insts, mean move: 0.76 um, max move: 3.80 um
[03/10 14:45:29    241] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U462): (20.80, 60.40) --> (22.80, 62.20)
[03/10 14:45:29    241] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/10 14:45:29    241] Move report: Detail placement moves 362 insts, mean move: 0.76 um, max move: 3.80 um
[03/10 14:45:29    241] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U462): (20.80, 60.40) --> (22.80, 62.20)
[03/10 14:45:29    241] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.7MB
[03/10 14:45:29    241] Statistics of distance of Instance movement in refine placement:
[03/10 14:45:29    241]   maximum (X+Y) =         3.80 um
[03/10 14:45:29    241]   inst (genblk1_0__mac_col_inst/mac_8in_instance/U462) with max move: (20.8, 60.4) -> (22.8, 62.2)
[03/10 14:45:29    241]   mean    (X+Y) =         0.76 um
[03/10 14:45:29    241] Summary Report:
[03/10 14:45:29    241] Instances move: 362 (out of 3517 movable)
[03/10 14:45:29    241] Mean displacement: 0.76 um
[03/10 14:45:29    241] Max displacement: 3.80 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/U462) (20.8, 60.4) -> (22.8, 62.2)
[03/10 14:45:29    241] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/10 14:45:29    241] Total instances moved : 362
[03/10 14:45:29    241] Total net bbox length = 3.678e+04 (1.628e+04 2.051e+04) (ext = 2.442e+03)
[03/10 14:45:29    241] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1401.7MB
[03/10 14:45:29    241] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1401.7MB) @(0:04:02 - 0:04:02).
[03/10 14:45:29    241] *** Finished refinePlace (0:04:02 mem=1401.7M) ***
[03/10 14:45:29    241] Finished re-routing un-routed nets (0:00:00.0 1401.7M)
[03/10 14:45:29    241] 
[03/10 14:45:29    241] 
[03/10 14:45:29    241] Density : 0.5951
[03/10 14:45:29    241] Max route overflow : 0.0000
[03/10 14:45:29    241] 
[03/10 14:45:29    241] 
[03/10 14:45:29    241] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1401.7M) ***
[03/10 14:45:29    241] ** GigaOpt Optimizer WNS Slack -0.028 TNS Slack -0.999 Density 59.51
[03/10 14:45:29    241] Optimizer WNS Pass 3
[03/10 14:45:29    241] Active Path Group: reg2reg  
[03/10 14:45:29    241] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:29    241] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:45:29    241] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:45:29    241] |  -0.028|   -0.028|  -0.999|   -0.999|    59.51%|   0:00:00.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:29    241] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:45:46    258] |  -0.025|   -0.025|  -0.855|   -0.855|    59.90%|   0:00:17.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:46    258] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:45:49    261] |  -0.026|   -0.026|  -0.855|   -0.855|    60.01%|   0:00:03.0| 1401.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:45:49    261] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:45:49    261] Analyzing useful skew in preCTS mode ...
[03/10 14:45:49    261] skewClock is  advancing: -43.7ps, genblk1_0__mac_col_inst/query_q_reg_11_/CP
[03/10 14:45:49    261] skewClock is  advancing: -47ps, genblk1_0__mac_col_inst/query_q_reg_60_/CP
[03/10 14:45:49    261] skewClock is  advancing: -46.7ps, genblk1_0__mac_col_inst/query_q_reg_61_/CP
[03/10 14:45:49    261] skewClock is  advancing: -46.4ps, genblk1_0__mac_col_inst/query_q_reg_59_/CP
[03/10 14:45:49    261]  ** Useful skew failure reasons **
[03/10 14:45:49    261] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:45:49    261] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:45:49    261] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:45:49    261] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:03    275] |  -0.021|   -0.021|  -0.756|   -0.756|    60.06%|   0:00:14.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:46:03    275] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:05    277] |  -0.021|   -0.021|  -0.741|   -0.741|    60.08%|   0:00:02.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:05    277] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:05    278] |  -0.021|   -0.021|  -0.734|   -0.734|    60.08%|   0:00:00.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:05    278] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:06    279] |  -0.021|   -0.021|  -0.700|   -0.700|    60.33%|   0:00:01.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:06    279] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:07    279] |  -0.022|   -0.022|  -0.688|   -0.688|    60.46%|   0:00:01.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:07    279] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:09    281] |  -0.022|   -0.022|  -0.678|   -0.678|    60.54%|   0:00:02.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:09    281] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:10    282] |  -0.022|   -0.022|  -0.677|   -0.677|    60.56%|   0:00:01.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:10    282] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:10    282] |  -0.022|   -0.022|  -0.674|   -0.674|    60.56%|   0:00:00.0| 1403.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:10    282] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:10    282] Analyzing useful skew in preCTS mode ...
[03/10 14:46:10    282] skewClock is  advancing: -14ps, genblk1_0__mac_col_inst/query_q_reg_11_/CP
[03/10 14:46:10    282] skewClock is  advancing: -42.9ps, genblk1_0__mac_col_inst/query_q_reg_13_/CP
[03/10 14:46:10    282]  ** Useful skew failure reasons **
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282]  ** Useful skew failure reasons **
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282]  ** Useful skew failure reasons **
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:10    282] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:24    296] |  -0.018|   -0.018|  -0.585|   -0.585|    60.57%|   0:00:14.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:24    296] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:25    297] |  -0.018|   -0.018|  -0.580|   -0.580|    60.56%|   0:00:01.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:25    297] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:25    297] |  -0.018|   -0.018|  -0.561|   -0.561|    60.58%|   0:00:00.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:25    297] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:26    298] |  -0.017|   -0.017|  -0.486|   -0.486|    60.84%|   0:00:01.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:26    298] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:27    299] |  -0.017|   -0.017|  -0.472|   -0.472|    60.96%|   0:00:01.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:27    299] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:29    302] |  -0.017|   -0.017|  -0.469|   -0.469|    61.03%|   0:00:02.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:29    302] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:29    302] |  -0.017|   -0.017|  -0.469|   -0.469|    61.04%|   0:00:00.0| 1404.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:29    302] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:33    305] |  -0.018|   -0.018|  -0.469|   -0.469|    61.09%|   0:00:04.0| 1405.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:33    305] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:33    306] |  -0.018|   -0.018|  -0.468|   -0.468|    61.13%|   0:00:00.0| 1405.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:33    306] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:34    306] Analyzing useful skew in preCTS mode ...
[03/10 14:46:34    306] skewClock is  advancing: -36.9ps, genblk1_0__mac_col_inst/query_q_reg_3_/CP
[03/10 14:46:34    306] skewClock is  advancing: -38.9ps, genblk1_0__mac_col_inst/query_q_reg_21_/CP
[03/10 14:46:34    306] skewClock is  advancing: -38.1ps, genblk1_0__mac_col_inst/query_q_reg_19_/CP
[03/10 14:46:34    306] skewClock is  advancing: -36.9ps, genblk1_0__mac_col_inst/query_q_reg_57_/CP
[03/10 14:46:34    306] skewClock is  advancing: -25.6ps, genblk1_0__mac_col_inst/query_q_reg_61_/CP
[03/10 14:46:34    306] skewClock is  advancing: -22.4ps, genblk1_0__mac_col_inst/query_q_reg_59_/CP
[03/10 14:46:34    306] skewClock is  advancing: -16.6ps, genblk1_0__mac_col_inst/query_q_reg_60_/CP
[03/10 14:46:34    306]  ** Useful skew failure reasons **
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306]  ** Useful skew failure reasons **
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306]  ** Useful skew failure reasons **
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:34    306] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:36    308] |  -0.015|   -0.015|  -0.369|   -0.369|    61.16%|   0:00:03.0| 1406.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:46:36    308] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:36    308] |  -0.015|   -0.015|  -0.352|   -0.352|    61.23%|   0:00:00.0| 1406.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:46:36    308] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:39    311] Analyzing useful skew in preCTS mode ...
[03/10 14:46:39    311] skewClock is  advancing: -36ps, genblk1_0__mac_col_inst/query_q_reg_1_/CP
[03/10 14:46:39    311] skewClock is  advancing: -35.1ps, genblk1_0__mac_col_inst/query_q_reg_29_/CP
[03/10 14:46:39    311]  ** Useful skew failure reasons **
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311]  ** Useful skew failure reasons **
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311]  ** Useful skew failure reasons **
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:39    311] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:45    317] |  -0.012|   -0.012|  -0.316|   -0.316|    61.33%|   0:00:09.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:46:45    317] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:48    320] |  -0.012|   -0.012|  -0.311|   -0.311|    61.34%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:46:48    320] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:49    321] |  -0.011|   -0.011|  -0.267|   -0.267|    61.49%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:49    321] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:50    323] |  -0.011|   -0.011|  -0.242|   -0.242|    61.49%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:50    323] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:51    323] |  -0.011|   -0.011|  -0.224|   -0.224|    61.61%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:51    323] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:54    327] |  -0.012|   -0.012|  -0.223|   -0.223|    61.84%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:46:54    327] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:46:54    327] Analyzing useful skew in preCTS mode ...
[03/10 14:46:54    327] skewClock is  advancing: -33.4ps, genblk1_0__mac_col_inst/query_q_reg_43_/CP
[03/10 14:46:54    327] skewClock is  advancing: -31.4ps, genblk1_0__mac_col_inst/query_q_reg_58_/CP
[03/10 14:46:54    327] skewClock is  advancing: -31.3ps, genblk1_0__mac_col_inst/query_q_reg_51_/CP
[03/10 14:46:54    327]  ** Useful skew failure reasons **
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327]  ** Useful skew failure reasons **
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327]  ** Useful skew failure reasons **
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:54    327] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:46:56    329] |  -0.009|   -0.009|  -0.152|   -0.152|    61.85%|   0:00:02.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:46:56    329] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:57    329] |  -0.009|   -0.009|  -0.121|   -0.121|    61.98%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:46:57    329] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:46:58    331] |  -0.008|   -0.008|  -0.104|   -0.104|    62.12%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:46:58    331] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:46:59    332] |  -0.008|   -0.008|  -0.103|   -0.103|    62.13%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:46:59    332] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:00    332] |  -0.007|   -0.007|  -0.104|   -0.104|    62.22%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:47:00    332] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:00    332] |  -0.007|   -0.007|  -0.097|   -0.097|    62.26%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:47:00    332] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:01    333] Analyzing useful skew in preCTS mode ...
[03/10 14:47:01    333] skewClock is  advancing: -30.2ps, genblk1_0__mac_col_inst/query_q_reg_35_/CP
[03/10 14:47:01    333] skewClock is  advancing: -27.9ps, genblk1_0__mac_col_inst/query_q_reg_2_/CP
[03/10 14:47:01    333] skewClock is  advancing: -27.7ps, genblk1_0__mac_col_inst/query_q_reg_53_/CP
[03/10 14:47:01    333] skewClock is  advancing: -26.5ps, genblk1_0__mac_col_inst/query_q_reg_33_/CP
[03/10 14:47:01    333]  ** Useful skew failure reasons **
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333]  ** Useful skew failure reasons **
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333]  ** Useful skew failure reasons **
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:01    333] The sequential element genblk1_0__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:03    336] |  -0.005|   -0.005|  -0.040|   -0.040|    62.37%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:47:03    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:04    336] |  -0.004|   -0.004|  -0.035|   -0.035|    62.53%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:04    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:04    336] |  -0.005|   -0.005|  -0.029|   -0.029|    62.62%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:04    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:04    336] |  -0.004|   -0.004|  -0.031|   -0.031|    62.63%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:04    336] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:07    339] |  -0.004|   -0.004|  -0.026|   -0.026|    62.71%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:07    339] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:07    339] Analyzing useful skew in preCTS mode ...
[03/10 14:47:07    339] skewClock is  advancing: -26.4ps, genblk1_0__mac_col_inst/query_q_reg_9_/CP
[03/10 14:47:07    339] skewClock is  advancing: -24.5ps, genblk1_0__mac_col_inst/query_q_reg_26_/CP
[03/10 14:47:07    339] skewClock is  advancing: -23.8ps, genblk1_0__mac_col_inst/query_q_reg_42_/CP
[03/10 14:47:07    339] skewClock is  advancing: -14.7ps, genblk1_0__mac_col_inst/query_q_reg_13_/CP
[03/10 14:47:07    339] skewClock is  advancing: -14.7ps, genblk1_0__mac_col_inst/query_q_reg_53_/CP
[03/10 14:47:07    339]  ** Useful skew failure reasons **
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339]  ** Useful skew failure reasons **
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339]  ** Useful skew failure reasons **
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:07    339] The sequential element genblk1_0__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:08    340] |  -0.002|   -0.002|  -0.013|   -0.013|    62.74%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:08    340] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:08    341] |  -0.002|   -0.002|  -0.008|   -0.008|    62.83%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:08    341] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:10    342] |  -0.002|   -0.002|  -0.008|   -0.008|    62.86%|   0:00:02.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:10    342] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:10    342] |  -0.002|   -0.002|  -0.006|   -0.006|    62.87%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:10    342] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:11    343] Analyzing useful skew in preCTS mode ...
[03/10 14:47:11    343] skewClock is  advancing: -24.2ps, genblk1_0__mac_col_inst/query_q_reg_45_/CP
[03/10 14:47:11    343] skewClock is  advancing: -22.6ps, genblk1_0__mac_col_inst/query_q_reg_20_/CP
[03/10 14:47:11    343] skewClock is  advancing: -22.5ps, genblk1_0__mac_col_inst/query_q_reg_10_/CP
[03/10 14:47:11    343] skewClock is  advancing: -21.9ps, genblk1_0__mac_col_inst/query_q_reg_27_/CP
[03/10 14:47:11    343]  ** Useful skew failure reasons **
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343]  ** Useful skew failure reasons **
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343]  ** Useful skew failure reasons **
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:11    343] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:12    345] |  -0.000|   -0.000|  -0.001|   -0.001|    62.98%|   0:00:02.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:47:12    345] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:47:13    346] |   0.000|    0.000|   0.000|    0.000|    63.02%|   0:00:01.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:47:13    346] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:47:15    347] Analyzing useful skew in preCTS mode ...
[03/10 14:47:15    347] skewClock is  advancing: -21.5ps, genblk1_0__mac_col_inst/query_q_reg_25_/CP
[03/10 14:47:15    347] skewClock is  advancing: -20.9ps, genblk1_0__mac_col_inst/query_q_reg_44_/CP
[03/10 14:47:15    347] skewClock is  advancing: -19.5ps, genblk1_0__mac_col_inst/query_q_reg_5_/CP
[03/10 14:47:15    347] skewClock is  advancing: -19.5ps, genblk1_0__mac_col_inst/query_q_reg_12_/CP
[03/10 14:47:15    347] skewClock is  advancing: -13.2ps, genblk1_0__mac_col_inst/query_q_reg_53_/CP
[03/10 14:47:15    347]  ** Useful skew failure reasons **
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347]  ** Useful skew failure reasons **
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347]  ** Useful skew failure reasons **
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_60_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:15    347] The sequential element genblk1_0__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:16    348] |   0.002|    0.002|   0.000|    0.000|    63.24%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:47:16    348] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:16    348] |   0.003|    0.003|   0.000|    0.000|    63.31%|   0:00:00.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:16    348] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:19    351] |   0.004|    0.004|   0.000|    0.000|    63.36%|   0:00:03.0| 1407.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:19    351] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:47:21    353] Analyzing useful skew in preCTS mode ...
[03/10 14:47:21    354] skewClock is  advancing: -17.2ps, genblk1_0__mac_col_inst/query_q_reg_15_/CP
[03/10 14:47:21    354]  ** Useful skew failure reasons **
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354]  ** Useful skew failure reasons **
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354]  ** Useful skew failure reasons **
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:21    354] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:23    355] |   0.005|    0.005|   0.000|    0.000|    63.42%|   0:00:04.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:23    355] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:47:24    356] |   0.005|    0.005|   0.000|    0.000|    63.65%|   0:00:01.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:24    356] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:24    357] |   0.006|    0.006|   0.000|    0.000|    63.72%|   0:00:00.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:24    357] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:25    358] Analyzing useful skew in preCTS mode ...
[03/10 14:47:25    358] skewClock is  advancing: -15.4ps, genblk1_0__mac_col_inst/query_q_reg_17_/CP
[03/10 14:47:25    358] skewClock is  advancing: -14.5ps, genblk1_0__mac_col_inst/query_q_reg_30_/CP
[03/10 14:47:25    358] skewClock is  advancing: -14.2ps, genblk1_0__mac_col_inst/query_q_reg_37_/CP
[03/10 14:47:25    358] skewClock is  advancing: -14ps, genblk1_0__mac_col_inst/query_q_reg_62_/CP
[03/10 14:47:25    358]  ** Useful skew failure reasons **
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358]  ** Useful skew failure reasons **
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358]  ** Useful skew failure reasons **
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:25    358] The sequential element genblk1_0__mac_col_inst/query_q_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:26    359] |   0.008|    0.008|   0.000|    0.000|    63.85%|   0:00:02.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:47:26    359] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:27    359] |   0.009|    0.009|   0.000|    0.000|    63.92%|   0:00:01.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:47:27    359] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:47:27    359] |   0.010|    0.010|   0.000|    0.000|    63.97%|   0:00:00.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:27    359] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:28    361] |   0.011|    0.011|   0.000|    0.000|    64.06%|   0:00:01.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:47:28    361] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:29    361] |   0.011|    0.011|   0.000|    0.000|    64.17%|   0:00:01.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:47:29    361] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:47:31    363] Analyzing useful skew in preCTS mode ...
[03/10 14:47:31    363] skewClock is  advancing: -10.7ps, genblk1_0__mac_col_inst/query_q_reg_52_/CP
[03/10 14:47:31    363]  ** Useful skew failure reasons **
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363]  ** Useful skew failure reasons **
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363]  ** Useful skew failure reasons **
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] The sequential element genblk1_0__mac_col_inst/query_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:47:31    363] |   0.010|    0.010|   0.000|    0.000|    64.31%|   0:00:02.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:47:31    363] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:32    364] |   0.010|    0.010|   0.000|    0.000|    64.50%|   0:00:01.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:47:32    364] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:32    364] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:32    364] 
[03/10 14:47:32    364] *** Finish Core Optimize Step (cpu=0:02:03 real=0:02:03 mem=1408.7M) ***
[03/10 14:47:32    364] Active Path Group: default 
[03/10 14:47:32    364] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:32    364] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:47:32    364] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:32    364] |   0.011|    0.010|   0.000|    0.000|    64.50%|   0:00:00.0| 1408.7M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:47:32    364] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:47:32    364] |   0.021|    0.010|   0.000|    0.000|    64.51%|   0:00:00.0| 1408.7M|        NA|       NA| NA                                                 |
[03/10 14:47:32    364] |   0.021|    0.010|   0.000|    0.000|    64.51%|   0:00:00.0| 1408.7M|   WC_VIEW|       NA| NA                                                 |
[03/10 14:47:32    364] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:32    364] 
[03/10 14:47:32    364] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1408.7M) ***
[03/10 14:47:32    364] 
[03/10 14:47:32    364] *** Finished Optimize Step Cumulative (cpu=0:02:03 real=0:02:03 mem=1408.7M) ***
[03/10 14:47:32    364] ** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 64.51
[03/10 14:47:32    364] Placement Snapshot: Density distribution:
[03/10 14:47:32    364] [1.00 -  +++]: 2 (3.12%)
[03/10 14:47:32    364] [0.95 - 1.00]: 0 (0.00%)
[03/10 14:47:32    364] [0.90 - 0.95]: 1 (1.56%)
[03/10 14:47:32    364] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:47:32    364] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:47:32    364] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:47:32    364] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:47:32    364] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:47:32    364] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:47:32    364] [0.55 - 0.60]: 2 (3.12%)
[03/10 14:47:32    364] [0.50 - 0.55]: 4 (6.25%)
[03/10 14:47:32    364] [0.45 - 0.50]: 3 (4.69%)
[03/10 14:47:32    364] [0.40 - 0.45]: 4 (6.25%)
[03/10 14:47:32    364] [0.35 - 0.40]: 4 (6.25%)
[03/10 14:47:32    364] [0.30 - 0.35]: 6 (9.38%)
[03/10 14:47:32    364] [0.25 - 0.30]: 3 (4.69%)
[03/10 14:47:32    364] [0.20 - 0.25]: 6 (9.38%)
[03/10 14:47:32    364] [0.15 - 0.20]: 6 (9.38%)
[03/10 14:47:32    364] [0.10 - 0.15]: 4 (6.25%)
[03/10 14:47:32    364] [0.05 - 0.10]: 3 (4.69%)
[03/10 14:47:32    364] [0.00 - 0.05]: 3 (4.69%)
[03/10 14:47:32    364] Begin: Area Reclaim Optimization
[03/10 14:47:32    364] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 64.51
[03/10 14:47:32    364] +----------+---------+--------+--------+------------+--------+
[03/10 14:47:32    365] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:47:32    365] +----------+---------+--------+--------+------------+--------+
[03/10 14:47:32    365] |    64.51%|        -|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:47:33    365] |    62.44%|      188|  -0.001|  -0.001|   0:00:01.0| 1408.7M|
[03/10 14:47:35    367] |    59.96%|      409|   0.000|   0.000|   0:00:02.0| 1408.7M|
[03/10 14:47:35    367] |    59.76%|       58|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:47:35    367] |    59.74%|        4|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:47:35    367] |    59.74%|        1|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:47:35    367] |    59.74%|        0|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:47:35    367] +----------+---------+--------+--------+------------+--------+
[03/10 14:47:35    367] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.74
[03/10 14:47:35    367] 
[03/10 14:47:35    367] ** Summary: Restruct = 0 Buffer Deletion = 192 Declone = 31 Resize = 471 **
[03/10 14:47:35    367] --------------------------------------------------------------
[03/10 14:47:35    367] |                                   | Total     | Sequential |
[03/10 14:47:35    367] --------------------------------------------------------------
[03/10 14:47:35    367] | Num insts resized                 |     413  |      16    |
[03/10 14:47:35    367] | Num insts undone                  |       1  |       0    |
[03/10 14:47:35    367] | Num insts Downsized               |     413  |      16    |
[03/10 14:47:35    367] | Num insts Samesized               |       0  |       0    |
[03/10 14:47:35    367] | Num insts Upsized                 |       0  |       0    |
[03/10 14:47:35    367] | Num multiple commits+uncommits    |      58  |       -    |
[03/10 14:47:35    367] --------------------------------------------------------------
[03/10 14:47:35    367] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:47:35    367] Layer 7 has 38 constrained nets 
[03/10 14:47:35    367] **** End NDR-Layer Usage Statistics ****
[03/10 14:47:35    367] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
[03/10 14:47:35    367] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1408.66M, totSessionCpu=0:06:08).
[03/10 14:47:35    367] Placement Snapshot: Density distribution:
[03/10 14:47:35    367] [1.00 -  +++]: 2 (3.12%)
[03/10 14:47:35    367] [0.95 - 1.00]: 1 (1.56%)
[03/10 14:47:35    367] [0.90 - 0.95]: 0 (0.00%)
[03/10 14:47:35    367] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:47:35    367] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:47:35    367] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:47:35    367] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:47:35    367] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:47:35    367] [0.60 - 0.65]: 4 (6.25%)
[03/10 14:47:35    367] [0.55 - 0.60]: 2 (3.12%)
[03/10 14:47:35    367] [0.50 - 0.55]: 7 (10.94%)
[03/10 14:47:35    367] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:47:35    367] [0.40 - 0.45]: 2 (3.12%)
[03/10 14:47:35    367] [0.35 - 0.40]: 5 (7.81%)
[03/10 14:47:35    367] [0.30 - 0.35]: 8 (12.50%)
[03/10 14:47:35    367] [0.25 - 0.30]: 5 (7.81%)
[03/10 14:47:35    367] [0.20 - 0.25]: 9 (14.06%)
[03/10 14:47:35    367] [0.15 - 0.20]: 4 (6.25%)
[03/10 14:47:35    367] [0.10 - 0.15]: 1 (1.56%)
[03/10 14:47:35    367] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:47:35    367] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:47:35    367] *** Starting refinePlace (0:06:08 mem=1408.7M) ***
[03/10 14:47:35    367] Total net bbox length = 3.710e+04 (1.650e+04 2.060e+04) (ext = 2.442e+03)
[03/10 14:47:35    367] default core: bins with density >  0.75 = 27.2 % ( 22 / 81 )
[03/10 14:47:35    367] Density distribution unevenness ratio = 15.722%
[03/10 14:47:35    367] RPlace IncrNP: Rollback Lev = -3
[03/10 14:47:35    367] RPlace: Density =1.002222, incremental np is triggered.
[03/10 14:47:35    367] nrCritNet: 1.84% ( 69 / 3741 ) cutoffSlk: -20.2ps stdDelay: 14.2ps
[03/10 14:47:35    368] default core: bins with density >  0.75 = 27.2 % ( 22 / 81 )
[03/10 14:47:35    368] Density distribution unevenness ratio = 15.681%
[03/10 14:47:35    368] RPlace postIncrNP: Density = 1.002222 -> 0.960000.
[03/10 14:47:35    368] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:47:35    368] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:47:35    368] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:47:35    368] [1.00 - 1.05] :	 1 (1.23%) -> 0 (0.00%)
[03/10 14:47:35    368] [0.95 - 1.00] :	 1 (1.23%) -> 1 (1.23%)
[03/10 14:47:35    368] [0.90 - 0.95] :	 2 (2.47%) -> 2 (2.47%)
[03/10 14:47:35    368] [0.85 - 0.90] :	 5 (6.17%) -> 5 (6.17%)
[03/10 14:47:35    368] [0.80 - 0.85] :	 10 (12.35%) -> 11 (13.58%)
[03/10 14:47:35    368] [CPU] RefinePlace/IncrNP (cpu=0:00:00.2, real=0:00:00.0, mem=1408.7MB) @(0:06:08 - 0:06:08).
[03/10 14:47:35    368] Move report: incrNP moves 74 insts, mean move: 2.48 um, max move: 7.80 um
[03/10 14:47:35    368] 	Max move on inst (genblk1_0__mac_col_inst/U78): (56.40, 154.00) --> (52.20, 150.40)
[03/10 14:47:35    368] Move report: Timing Driven Placement moves 74 insts, mean move: 2.48 um, max move: 7.80 um
[03/10 14:47:35    368] 	Max move on inst (genblk1_0__mac_col_inst/U78): (56.40, 154.00) --> (52.20, 150.40)
[03/10 14:47:35    368] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1408.7MB
[03/10 14:47:35    368] Starting refinePlace ...
[03/10 14:47:35    368] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:47:35    368] default core: bins with density >  0.75 = 22.2 % ( 18 / 81 )
[03/10 14:47:35    368] Density distribution unevenness ratio = 15.326%
[03/10 14:47:35    368]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:47:35    368] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1408.7MB) @(0:06:08 - 0:06:08).
[03/10 14:47:35    368] Move report: preRPlace moves 737 insts, mean move: 0.70 um, max move: 4.20 um
[03/10 14:47:35    368] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U355): (112.60, 141.40) --> (115.00, 139.60)
[03/10 14:47:35    368] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/10 14:47:35    368] Move report: Detail placement moves 737 insts, mean move: 0.70 um, max move: 4.20 um
[03/10 14:47:35    368] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/U355): (112.60, 141.40) --> (115.00, 139.60)
[03/10 14:47:35    368] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.7MB
[03/10 14:47:35    368] Statistics of distance of Instance movement in refine placement:
[03/10 14:47:35    368]   maximum (X+Y) =         8.20 um
[03/10 14:47:35    368]   inst (genblk1_0__mac_col_inst/U78) with max move: (56.4, 154) -> (51.8, 150.4)
[03/10 14:47:35    368]   mean    (X+Y) =         0.87 um
[03/10 14:47:35    368] Summary Report:
[03/10 14:47:35    368] Instances move: 807 (out of 3531 movable)
[03/10 14:47:35    368] Mean displacement: 0.87 um
[03/10 14:47:35    368] Max displacement: 8.20 um (Instance: genblk1_0__mac_col_inst/U78) (56.4, 154) -> (51.8, 150.4)
[03/10 14:47:35    368] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/10 14:47:35    368] Total instances moved : 807
[03/10 14:47:35    368] Total net bbox length = 3.741e+04 (1.674e+04 2.067e+04) (ext = 2.445e+03)
[03/10 14:47:35    368] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1408.7MB
[03/10 14:47:35    368] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1408.7MB) @(0:06:08 - 0:06:08).
[03/10 14:47:35    368] *** Finished refinePlace (0:06:08 mem=1408.7M) ***
[03/10 14:47:35    368] Finished re-routing un-routed nets (0:00:00.0 1408.7M)
[03/10 14:47:35    368] 
[03/10 14:47:35    368] 
[03/10 14:47:35    368] Density : 0.5975
[03/10 14:47:35    368] Max route overflow : 0.0000
[03/10 14:47:35    368] 
[03/10 14:47:35    368] 
[03/10 14:47:35    368] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1408.7M) ***
[03/10 14:47:35    368] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 59.75
[03/10 14:47:35    368] Skipped Place ECO bump recovery (WNS opt)
[03/10 14:47:35    368] Optimizer WNS Pass 4
[03/10 14:47:36    368] Active Path Group: reg2reg  
[03/10 14:47:36    368] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:36    368] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:47:36    368] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:47:36    368] |   0.000|    0.000|   0.000|    0.000|    59.75%|   0:00:00.0| 1408.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:47:36    368] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:47:49    381] |   0.000|    0.000|   0.000|    0.000|    59.92%|   0:00:13.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:47:49    381] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:47:51    383] |   0.005|    0.005|   0.000|    0.000|    60.17%|   0:00:02.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:47:51    383] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:48:07    399] |   0.006|    0.006|   0.000|    0.000|    60.62%|   0:00:16.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product0_ |
[03/10 14:48:07    399] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:48:09    401] |   0.008|    0.008|   0.000|    0.000|    60.86%|   0:00:02.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:48:09    401] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:48:14    406] |   0.009|    0.009|   0.000|    0.000|    60.84%|   0:00:05.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:48:14    406] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:48:18    410] |   0.010|    0.010|   0.000|    0.000|    61.14%|   0:00:04.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:18    410] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:25    417] |   0.011|    0.011|   0.000|    0.000|    61.32%|   0:00:07.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:25    417] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:48:33    425] |   0.011|    0.011|   0.000|    0.000|    61.42%|   0:00:08.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:33    425] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:33    425] |   0.012|    0.011|   0.000|    0.000|    61.49%|   0:00:00.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:33    425] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:39    431] Analyzing useful skew in preCTS mode ...
[03/10 14:48:39    431] skewClock did not found any end points to delay or to advance
[03/10 14:48:39    431]  ** Useful skew failure reasons **
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] skewClock did not found any end points to delay or to advance
[03/10 14:48:39    431]  ** Useful skew failure reasons **
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] skewClock did not found any end points to delay or to advance
[03/10 14:48:39    431]  ** Useful skew failure reasons **
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_26_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] The sequential element genblk1_0__mac_col_inst/query_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/10 14:48:39    431] skewClock did not found any end points to delay or to advance
[03/10 14:48:39    431] |   0.012|    0.011|   0.000|    0.000|    61.94%|   0:00:06.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:39    431] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:39    431] |   0.012|    0.011|   0.000|    0.000|    61.99%|   0:00:00.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:39    431] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:39    431] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:39    431] 
[03/10 14:48:39    431] *** Finish Core Optimize Step (cpu=0:01:04 real=0:01:03 mem=1410.4M) ***
[03/10 14:48:39    431] Active Path Group: default 
[03/10 14:48:39    431] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:39    431] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:48:39    431] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:39    431] |   0.011|    0.011|   0.000|    0.000|    61.99%|   0:00:00.0| 1410.4M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:48:39    431] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:48:39    432] |   0.021|    0.012|   0.000|    0.000|    61.99%|   0:00:00.0| 1410.4M|        NA|       NA| NA                                                 |
[03/10 14:48:39    432] |   0.021|    0.012|   0.000|    0.000|    61.99%|   0:00:00.0| 1410.4M|   WC_VIEW|       NA| NA                                                 |
[03/10 14:48:39    432] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:39    432] 
[03/10 14:48:39    432] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1410.4M) ***
[03/10 14:48:39    432] 
[03/10 14:48:39    432] *** Finished Optimize Step Cumulative (cpu=0:01:04 real=0:01:03 mem=1410.4M) ***
[03/10 14:48:39    432] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 61.99
[03/10 14:48:39    432] Placement Snapshot: Density distribution:
[03/10 14:48:39    432] [1.00 -  +++]: 2 (3.12%)
[03/10 14:48:39    432] [0.95 - 1.00]: 1 (1.56%)
[03/10 14:48:39    432] [0.90 - 0.95]: 0 (0.00%)
[03/10 14:48:39    432] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:48:39    432] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:48:39    432] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:48:39    432] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:48:39    432] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:48:39    432] [0.60 - 0.65]: 2 (3.12%)
[03/10 14:48:39    432] [0.55 - 0.60]: 4 (6.25%)
[03/10 14:48:39    432] [0.50 - 0.55]: 5 (7.81%)
[03/10 14:48:39    432] [0.45 - 0.50]: 5 (7.81%)
[03/10 14:48:39    432] [0.40 - 0.45]: 2 (3.12%)
[03/10 14:48:39    432] [0.35 - 0.40]: 5 (7.81%)
[03/10 14:48:39    432] [0.30 - 0.35]: 7 (10.94%)
[03/10 14:48:39    432] [0.25 - 0.30]: 4 (6.25%)
[03/10 14:48:39    432] [0.20 - 0.25]: 5 (7.81%)
[03/10 14:48:39    432] [0.15 - 0.20]: 8 (12.50%)
[03/10 14:48:39    432] [0.10 - 0.15]: 3 (4.69%)
[03/10 14:48:39    432] [0.05 - 0.10]: 1 (1.56%)
[03/10 14:48:39    432] [0.00 - 0.05]: 1 (1.56%)
[03/10 14:48:39    432] Begin: Area Reclaim Optimization
[03/10 14:48:39    432] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.99
[03/10 14:48:39    432] +----------+---------+--------+--------+------------+--------+
[03/10 14:48:39    432] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:48:39    432] +----------+---------+--------+--------+------------+--------+
[03/10 14:48:39    432] |    61.99%|        -|   0.000|   0.000|   0:00:00.0| 1410.4M|
[03/10 14:48:40    432] |    61.26%|       58|  -0.001|  -0.001|   0:00:01.0| 1410.4M|
[03/10 14:48:41    434] |    59.24%|      343|   0.000|   0.000|   0:00:01.0| 1410.4M|
[03/10 14:48:42    434] |    59.15%|       28|   0.000|   0.000|   0:00:01.0| 1410.4M|
[03/10 14:48:42    434] |    59.15%|        1|   0.000|   0.000|   0:00:00.0| 1410.4M|
[03/10 14:48:42    434] |    59.15%|        0|   0.000|   0.000|   0:00:00.0| 1410.4M|
[03/10 14:48:42    434] +----------+---------+--------+--------+------------+--------+
[03/10 14:48:42    434] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.15
[03/10 14:48:42    434] 
[03/10 14:48:42    434] ** Summary: Restruct = 0 Buffer Deletion = 51 Declone = 16 Resize = 370 **
[03/10 14:48:42    434] --------------------------------------------------------------
[03/10 14:48:42    434] |                                   | Total     | Sequential |
[03/10 14:48:42    434] --------------------------------------------------------------
[03/10 14:48:42    434] | Num insts resized                 |     342  |      12    |
[03/10 14:48:42    434] | Num insts undone                  |       2  |       0    |
[03/10 14:48:42    434] | Num insts Downsized               |     342  |      12    |
[03/10 14:48:42    434] | Num insts Samesized               |       0  |       0    |
[03/10 14:48:42    434] | Num insts Upsized                 |       0  |       0    |
[03/10 14:48:42    434] | Num multiple commits+uncommits    |      28  |       -    |
[03/10 14:48:42    434] --------------------------------------------------------------
[03/10 14:48:42    434] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:48:42    434] Layer 7 has 38 constrained nets 
[03/10 14:48:42    434] **** End NDR-Layer Usage Statistics ****
[03/10 14:48:42    434] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:03.0) **
[03/10 14:48:42    434] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1410.41M, totSessionCpu=0:07:14).
[03/10 14:48:42    434] Placement Snapshot: Density distribution:
[03/10 14:48:42    434] [1.00 -  +++]: 2 (3.12%)
[03/10 14:48:42    434] [0.95 - 1.00]: 1 (1.56%)
[03/10 14:48:42    434] [0.90 - 0.95]: 0 (0.00%)
[03/10 14:48:42    434] [0.85 - 0.90]: 0 (0.00%)
[03/10 14:48:42    434] [0.80 - 0.85]: 1 (1.56%)
[03/10 14:48:42    434] [0.75 - 0.80]: 3 (4.69%)
[03/10 14:48:42    434] [0.70 - 0.75]: 3 (4.69%)
[03/10 14:48:42    434] [0.65 - 0.70]: 2 (3.12%)
[03/10 14:48:42    434] [0.60 - 0.65]: 3 (4.69%)
[03/10 14:48:42    434] [0.55 - 0.60]: 3 (4.69%)
[03/10 14:48:42    434] [0.50 - 0.55]: 7 (10.94%)
[03/10 14:48:42    434] [0.45 - 0.50]: 4 (6.25%)
[03/10 14:48:42    434] [0.40 - 0.45]: 3 (4.69%)
[03/10 14:48:42    434] [0.35 - 0.40]: 7 (10.94%)
[03/10 14:48:42    434] [0.30 - 0.35]: 6 (9.38%)
[03/10 14:48:42    434] [0.25 - 0.30]: 8 (12.50%)
[03/10 14:48:42    434] [0.20 - 0.25]: 8 (12.50%)
[03/10 14:48:42    434] [0.15 - 0.20]: 3 (4.69%)
[03/10 14:48:42    434] [0.10 - 0.15]: 0 (0.00%)
[03/10 14:48:42    434] [0.05 - 0.10]: 0 (0.00%)
[03/10 14:48:42    434] [0.00 - 0.05]: 0 (0.00%)
[03/10 14:48:42    434] *** Starting refinePlace (0:07:14 mem=1410.4M) ***
[03/10 14:48:42    434] Total net bbox length = 3.753e+04 (1.682e+04 2.070e+04) (ext = 2.445e+03)
[03/10 14:48:42    434] default core: bins with density >  0.75 = 30.9 % ( 25 / 81 )
[03/10 14:48:42    434] Density distribution unevenness ratio = 15.425%
[03/10 14:48:42    434] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1410.4MB) @(0:07:14 - 0:07:14).
[03/10 14:48:42    434] Starting refinePlace ...
[03/10 14:48:42    434] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:48:42    434] default core: bins with density >  0.75 = 24.7 % ( 20 / 81 )
[03/10 14:48:42    434] Density distribution unevenness ratio = 14.970%
[03/10 14:48:42    434]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:48:42    434] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1410.4MB) @(0:07:14 - 0:07:14).
[03/10 14:48:42    434] Move report: preRPlace moves 303 insts, mean move: 0.50 um, max move: 2.80 um
[03/10 14:48:42    434] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_128_0): (53.60, 101.80) --> (54.60, 103.60)
[03/10 14:48:42    434] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 14:48:42    434] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:48:42    434] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:48:42    434] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1410.4MB) @(0:07:14 - 0:07:14).
[03/10 14:48:42    434] Move report: Detail placement moves 303 insts, mean move: 0.50 um, max move: 2.80 um
[03/10 14:48:42    434] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_128_0): (53.60, 101.80) --> (54.60, 103.60)
[03/10 14:48:42    434] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1410.4MB
[03/10 14:48:42    434] Statistics of distance of Instance movement in refine placement:
[03/10 14:48:42    434]   maximum (X+Y) =         2.80 um
[03/10 14:48:42    434]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_128_0) with max move: (53.6, 101.8) -> (54.6, 103.6)
[03/10 14:48:42    434]   mean    (X+Y) =         0.50 um
[03/10 14:48:42    434] Total instances flipped for legalization: 153
[03/10 14:48:42    434] Summary Report:
[03/10 14:48:42    434] Instances move: 303 (out of 3531 movable)
[03/10 14:48:42    434] Mean displacement: 0.50 um
[03/10 14:48:42    434] Max displacement: 2.80 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_128_0) (53.6, 101.8) -> (54.6, 103.6)
[03/10 14:48:42    434] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND2D2
[03/10 14:48:42    434] Total instances moved : 303
[03/10 14:48:42    434] Total net bbox length = 3.760e+04 (1.687e+04 2.073e+04) (ext = 2.447e+03)
[03/10 14:48:42    434] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1410.4MB
[03/10 14:48:42    434] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1410.4MB) @(0:07:14 - 0:07:14).
[03/10 14:48:42    434] *** Finished refinePlace (0:07:14 mem=1410.4M) ***
[03/10 14:48:42    434] Finished re-routing un-routed nets (0:00:00.0 1410.4M)
[03/10 14:48:42    434] 
[03/10 14:48:42    434] 
[03/10 14:48:42    434] Density : 0.5915
[03/10 14:48:42    434] Max route overflow : 0.0000
[03/10 14:48:42    434] 
[03/10 14:48:42    434] 
[03/10 14:48:42    434] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1410.4M) ***
[03/10 14:48:42    434] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 59.15
[03/10 14:48:42    434] Recovering Place ECO bump
[03/10 14:48:42    434] Active Path Group: reg2reg  
[03/10 14:48:42    434] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:42    434] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:48:42    434] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:42    434] |   0.001|    0.001|   0.000|    0.000|    59.15%|   0:00:00.0| 1410.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:48:42    434] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:48:49    441] |   0.000|    0.000|   0.000|    0.000|    59.31%|   0:00:07.0| 1411.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:48:49    441] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:48:50    442] |   0.001|    0.001|   0.000|    0.000|    59.33%|   0:00:01.0| 1410.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:48:50    442] |        |         |        |         |          |            |        |          |         | reg_13_/D                                          |
[03/10 14:48:50    442] |   0.004|    0.004|   0.000|    0.000|    59.60%|   0:00:00.0| 1410.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:48:50    442] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:48:55    447] |   0.006|    0.006|   0.000|    0.000|    59.99%|   0:00:05.0| 1410.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:55    447] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:58    450] |   0.007|    0.007|   0.000|    0.000|    60.17%|   0:00:03.0| 1410.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:58    450] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:58    450] |   0.007|    0.007|   0.000|    0.000|    60.26%|   0:00:00.0| 1410.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:48:58    450] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:48:58    450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:58    450] 
[03/10 14:48:58    450] *** Finish Core Optimize Step (cpu=0:00:16.1 real=0:00:16.0 mem=1410.7M) ***
[03/10 14:48:58    450] Active Path Group: default 
[03/10 14:48:58    450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:58    450] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:48:58    450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:58    450] |   0.013|    0.007|   0.000|    0.000|    60.26%|   0:00:00.0| 1410.7M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:48:58    450] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:48:58    450] |   0.021|    0.007|   0.000|    0.000|    60.31%|   0:00:00.0| 1410.7M|        NA|       NA| NA                                                 |
[03/10 14:48:58    450] |   0.021|    0.007|   0.000|    0.000|    60.31%|   0:00:00.0| 1410.7M|   WC_VIEW|       NA| NA                                                 |
[03/10 14:48:58    450] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:48:58    450] 
[03/10 14:48:58    450] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1410.7M) ***
[03/10 14:48:58    450] 
[03/10 14:48:58    450] *** Finished Optimize Step Cumulative (cpu=0:00:16.3 real=0:00:16.0 mem=1410.7M) ***
[03/10 14:48:58    450] *** Starting refinePlace (0:07:31 mem=1410.7M) ***
[03/10 14:48:58    450] Total net bbox length = 3.790e+04 (1.702e+04 2.088e+04) (ext = 2.447e+03)
[03/10 14:48:58    450] Starting refinePlace ...
[03/10 14:48:58    450] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:48:58    450] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:48:58    450] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1410.7MB) @(0:07:31 - 0:07:31).
[03/10 14:48:58    450] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:48:58    450] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.7MB
[03/10 14:48:58    450] Statistics of distance of Instance movement in refine placement:
[03/10 14:48:58    450]   maximum (X+Y) =         0.00 um
[03/10 14:48:58    450]   mean    (X+Y) =         0.00 um
[03/10 14:48:58    450] Summary Report:
[03/10 14:48:58    450] Instances move: 0 (out of 3598 movable)
[03/10 14:48:58    450] Mean displacement: 0.00 um
[03/10 14:48:58    450] Max displacement: 0.00 um 
[03/10 14:48:58    450] Total instances moved : 0
[03/10 14:48:58    450] Total net bbox length = 3.790e+04 (1.702e+04 2.088e+04) (ext = 2.447e+03)
[03/10 14:48:58    450] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.7MB
[03/10 14:48:58    450] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1410.7MB) @(0:07:31 - 0:07:31).
[03/10 14:48:58    450] *** Finished refinePlace (0:07:31 mem=1410.7M) ***
[03/10 14:48:58    450] Finished re-routing un-routed nets (0:00:00.0 1410.7M)
[03/10 14:48:58    450] 
[03/10 14:48:58    450] 
[03/10 14:48:58    450] Density : 0.6031
[03/10 14:48:58    450] Max route overflow : 0.0000
[03/10 14:48:58    450] 
[03/10 14:48:58    450] 
[03/10 14:48:58    450] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1410.7M) ***
[03/10 14:48:58    450] ** GigaOpt Optimizer WNS Slack 0.004 TNS Slack 0.000 Density 60.31
[03/10 14:48:58    450] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:48:58    450] Layer 7 has 43 constrained nets 
[03/10 14:48:58    450] **** End NDR-Layer Usage Statistics ****
[03/10 14:48:58    450] 
[03/10 14:48:58    450] *** Finish pre-CTS Setup Fixing (cpu=0:05:28 real=0:05:28 mem=1410.7M) ***
[03/10 14:48:58    450] 
[03/10 14:48:58    451] End: GigaOpt Optimization in WNS mode
[03/10 14:48:58    451] *** Timing NOT met, worst failing slack is 0.004
[03/10 14:48:58    451] *** Check timing (0:00:00.0)
[03/10 14:48:58    451] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:48:58    451] optDesignOneStep: Leakage Power Flow
[03/10 14:48:58    451] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:48:58    451] **INFO: Flow update: Design timing is met.
[03/10 14:48:58    451] Info: 1 clock net  excluded from IPO operation.
[03/10 14:48:58    451] Begin: Area Reclaim Optimization
[03/10 14:49:00    452] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:49:00    452] #spOpts: N=65 mergeVia=F 
[03/10 14:49:00    452] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.31
[03/10 14:49:00    452] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:00    452] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:49:00    452] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:00    452] |    60.31%|        -|   0.000|   0.000|   0:00:00.0| 1408.7M|
[03/10 14:49:00    452] |    59.75%|       66|  -0.000|  -0.000|   0:00:00.0| 1408.7M|
[03/10 14:49:01    453] |    58.76%|      187|  -0.001|  -0.001|   0:00:01.0| 1408.7M|
[03/10 14:49:01    453] |    58.67%|       25|  -0.001|  -0.001|   0:00:00.0| 1408.7M|
[03/10 14:49:01    454] |    58.66%|        1|  -0.001|  -0.001|   0:00:00.0| 1408.7M|
[03/10 14:49:01    454] |    58.66%|        0|  -0.001|  -0.001|   0:00:00.0| 1408.7M|
[03/10 14:49:01    454] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:01    454] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 58.66
[03/10 14:49:01    454] 
[03/10 14:49:01    454] ** Summary: Restruct = 0 Buffer Deletion = 68 Declone = 0 Resize = 213 **
[03/10 14:49:01    454] --------------------------------------------------------------
[03/10 14:49:01    454] |                                   | Total     | Sequential |
[03/10 14:49:01    454] --------------------------------------------------------------
[03/10 14:49:01    454] | Num insts resized                 |     197  |      21    |
[03/10 14:49:01    454] | Num insts undone                  |       0  |       0    |
[03/10 14:49:01    454] | Num insts Downsized               |     197  |      21    |
[03/10 14:49:01    454] | Num insts Samesized               |       0  |       0    |
[03/10 14:49:01    454] | Num insts Upsized                 |       0  |       0    |
[03/10 14:49:01    454] | Num multiple commits+uncommits    |      16  |       -    |
[03/10 14:49:01    454] --------------------------------------------------------------
[03/10 14:49:01    454] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:01    454] Layer 7 has 39 constrained nets 
[03/10 14:49:01    454] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:01    454] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.0) (real = 0:00:03.0) **
[03/10 14:49:01    454] *** Starting refinePlace (0:07:34 mem=1408.7M) ***
[03/10 14:49:01    454] Total net bbox length = 3.767e+04 (1.691e+04 2.076e+04) (ext = 2.447e+03)
[03/10 14:49:01    454] Starting refinePlace ...
[03/10 14:49:01    454] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:01    454] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:01    454] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1408.7MB) @(0:07:34 - 0:07:34).
[03/10 14:49:01    454] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:01    454] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.7MB
[03/10 14:49:01    454] Statistics of distance of Instance movement in refine placement:
[03/10 14:49:01    454]   maximum (X+Y) =         0.00 um
[03/10 14:49:01    454]   mean    (X+Y) =         0.00 um
[03/10 14:49:01    454] Summary Report:
[03/10 14:49:01    454] Instances move: 0 (out of 3530 movable)
[03/10 14:49:01    454] Mean displacement: 0.00 um
[03/10 14:49:01    454] Max displacement: 0.00 um 
[03/10 14:49:01    454] Total instances moved : 0
[03/10 14:49:01    454] Total net bbox length = 3.767e+04 (1.691e+04 2.076e+04) (ext = 2.447e+03)
[03/10 14:49:01    454] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1408.7MB
[03/10 14:49:01    454] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1408.7MB) @(0:07:34 - 0:07:34).
[03/10 14:49:01    454] *** Finished refinePlace (0:07:34 mem=1408.7M) ***
[03/10 14:49:02    454] Finished re-routing un-routed nets (0:00:00.0 1408.7M)
[03/10 14:49:02    454] 
[03/10 14:49:02    454] 
[03/10 14:49:02    454] Density : 0.5866
[03/10 14:49:02    454] Max route overflow : 0.0000
[03/10 14:49:02    454] 
[03/10 14:49:02    454] 
[03/10 14:49:02    454] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=1408.7M) ***
[03/10 14:49:02    454] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1259.16M, totSessionCpu=0:07:34).
[03/10 14:49:02    454] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:49:02    454] [PSP] Started earlyGlobalRoute kernel
[03/10 14:49:02    454] [PSP] Initial Peak syMemory usage = 1259.2 MB
[03/10 14:49:02    454] (I)       Reading DB...
[03/10 14:49:02    454] (I)       congestionReportName   : 
[03/10 14:49:02    454] (I)       buildTerm2TermWires    : 1
[03/10 14:49:02    454] (I)       doTrackAssignment      : 1
[03/10 14:49:02    454] (I)       dumpBookshelfFiles     : 0
[03/10 14:49:02    454] (I)       numThreads             : 1
[03/10 14:49:02    454] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:49:02    454] (I)       honorPin               : false
[03/10 14:49:02    454] (I)       honorPinGuide          : true
[03/10 14:49:02    454] (I)       honorPartition         : false
[03/10 14:49:02    454] (I)       allowPartitionCrossover: false
[03/10 14:49:02    454] (I)       honorSingleEntry       : true
[03/10 14:49:02    454] (I)       honorSingleEntryStrong : true
[03/10 14:49:02    454] (I)       handleViaSpacingRule   : false
[03/10 14:49:02    454] (I)       PDConstraint           : none
[03/10 14:49:02    454] (I)       expBetterNDRHandling   : false
[03/10 14:49:02    454] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:49:02    454] (I)       routingEffortLevel     : 3
[03/10 14:49:02    454] [NR-eagl] minRouteLayer          : 2
[03/10 14:49:02    454] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:49:02    454] (I)       numRowsPerGCell        : 1
[03/10 14:49:02    454] (I)       speedUpLargeDesign     : 0
[03/10 14:49:02    454] (I)       speedUpBlkViolationClean: 0
[03/10 14:49:02    454] (I)       multiThreadingTA       : 0
[03/10 14:49:02    454] (I)       blockedPinEscape       : 1
[03/10 14:49:02    454] (I)       blkAwareLayerSwitching : 0
[03/10 14:49:02    454] (I)       betterClockWireModeling: 1
[03/10 14:49:02    454] (I)       punchThroughDistance   : 500.00
[03/10 14:49:02    454] (I)       scenicBound            : 1.15
[03/10 14:49:02    454] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:49:02    454] (I)       source-to-sink ratio   : 0.00
[03/10 14:49:02    454] (I)       targetCongestionRatioH : 1.00
[03/10 14:49:02    454] (I)       targetCongestionRatioV : 1.00
[03/10 14:49:02    454] (I)       layerCongestionRatio   : 0.70
[03/10 14:49:02    454] (I)       m1CongestionRatio      : 0.10
[03/10 14:49:02    454] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:49:02    454] (I)       localRouteEffort       : 1.00
[03/10 14:49:02    454] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:49:02    454] (I)       supplyScaleFactorH     : 1.00
[03/10 14:49:02    454] (I)       supplyScaleFactorV     : 1.00
[03/10 14:49:02    454] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:49:02    454] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:49:02    454] (I)       blockTrack             : 
[03/10 14:49:02    454] (I)       readTROption           : true
[03/10 14:49:02    454] (I)       extraSpacingBothSide   : false
[03/10 14:49:02    454] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:49:02    454] (I)       routeSelectedNetsOnly  : false
[03/10 14:49:02    454] (I)       before initializing RouteDB syMemory usage = 1259.2 MB
[03/10 14:49:02    454] (I)       starting read tracks
[03/10 14:49:02    454] (I)       build grid graph
[03/10 14:49:02    454] (I)       build grid graph start
[03/10 14:49:02    454] [NR-eagl] Layer1 has no routable track
[03/10 14:49:02    454] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:49:02    454] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:49:02    454] (I)       build grid graph end
[03/10 14:49:02    454] (I)       Layer1   numNetMinLayer=3701
[03/10 14:49:02    454] (I)       Layer2   numNetMinLayer=0
[03/10 14:49:02    454] (I)       Layer3   numNetMinLayer=0
[03/10 14:49:02    454] (I)       Layer4   numNetMinLayer=0
[03/10 14:49:02    454] (I)       Layer5   numNetMinLayer=0
[03/10 14:49:02    454] (I)       Layer6   numNetMinLayer=0
[03/10 14:49:02    454] (I)       Layer7   numNetMinLayer=39
[03/10 14:49:02    454] (I)       Layer8   numNetMinLayer=0
[03/10 14:49:02    454] (I)       numViaLayers=7
[03/10 14:49:02    454] (I)       end build via table
[03/10 14:49:02    454] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:49:02    454] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:49:02    454] (I)       readDataFromPlaceDB
[03/10 14:49:02    454] (I)       Read net information..
[03/10 14:49:02    454] [NR-eagl] Read numTotalNets=3740  numIgnoredNets=0
[03/10 14:49:02    454] (I)       Read testcase time = 0.000 seconds
[03/10 14:49:02    454] 
[03/10 14:49:02    454] (I)       totalPins=11880  totalGlobalPin=11411 (96.05%)
[03/10 14:49:02    454] (I)       Model blockage into capacity
[03/10 14:49:02    454] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:49:02    454] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:49:02    454] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:49:02    454] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:49:02    454] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:49:02    454] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:49:02    454] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:49:02    454] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:49:02    454] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:49:02    454] (I)       Modeling time = 0.000 seconds
[03/10 14:49:02    454] 
[03/10 14:49:02    454] (I)       Number of ignored nets = 0
[03/10 14:49:02    454] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:49:02    454] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:49:02    454] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:49:02    454] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:49:02    454] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:49:02    454] (I)       Before initializing earlyGlobalRoute syMemory usage = 1259.2 MB
[03/10 14:49:02    454] (I)       Layer1  viaCost=300.00
[03/10 14:49:02    454] (I)       Layer2  viaCost=100.00
[03/10 14:49:02    454] (I)       Layer3  viaCost=100.00
[03/10 14:49:02    454] (I)       Layer4  viaCost=100.00
[03/10 14:49:02    454] (I)       Layer5  viaCost=100.00
[03/10 14:49:02    454] (I)       Layer6  viaCost=200.00
[03/10 14:49:02    454] (I)       Layer7  viaCost=100.00
[03/10 14:49:02    454] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:49:02    454] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:49:02    454] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:49:02    454] (I)       Site Width          :   400  (dbu)
[03/10 14:49:02    454] (I)       Row Height          :  3600  (dbu)
[03/10 14:49:02    454] (I)       GCell Width         :  3600  (dbu)
[03/10 14:49:02    454] (I)       GCell Height        :  3600  (dbu)
[03/10 14:49:02    454] (I)       grid                :    93    92     8
[03/10 14:49:02    454] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:49:02    454] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:49:02    454] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:49:02    454] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:49:02    454] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:49:02    454] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:49:02    454] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:49:02    454] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:49:02    454] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:49:02    454] (I)       --------------------------------------------------------
[03/10 14:49:02    454] 
[03/10 14:49:02    454] [NR-eagl] ============ Routing rule table ============
[03/10 14:49:02    454] [NR-eagl] Rule id 0. Nets 3740 
[03/10 14:49:02    454] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:49:02    454] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:49:02    454] [NR-eagl] ========================================
[03/10 14:49:02    454] [NR-eagl] 
[03/10 14:49:02    454] (I)       After initializing earlyGlobalRoute syMemory usage = 1259.2 MB
[03/10 14:49:02    454] (I)       Loading and dumping file time : 0.02 seconds
[03/10 14:49:02    454] (I)       ============= Initialization =============
[03/10 14:49:02    454] (I)       total 2D Cap : 38571 = (19251 H, 19320 V)
[03/10 14:49:02    454] [NR-eagl] Layer group 1: route 39 net(s) in layer range [7, 8]
[03/10 14:49:02    454] (I)       ============  Phase 1a Route ============
[03/10 14:49:02    454] (I)       Phase 1a runs 0.00 seconds
[03/10 14:49:02    454] (I)       Usage: 858 = (293 H, 565 V) = (1.52% H, 2.92% V) = (5.274e+02um H, 1.017e+03um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1b Route ============
[03/10 14:49:02    454] (I)       Usage: 858 = (293 H, 565 V) = (1.52% H, 2.92% V) = (5.274e+02um H, 1.017e+03um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.544400e+03um
[03/10 14:49:02    454] (I)       ============  Phase 1c Route ============
[03/10 14:49:02    454] (I)       Usage: 858 = (293 H, 565 V) = (1.52% H, 2.92% V) = (5.274e+02um H, 1.017e+03um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1d Route ============
[03/10 14:49:02    454] (I)       Usage: 858 = (293 H, 565 V) = (1.52% H, 2.92% V) = (5.274e+02um H, 1.017e+03um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1e Route ============
[03/10 14:49:02    454] (I)       Phase 1e runs 0.00 seconds
[03/10 14:49:02    454] (I)       Usage: 858 = (293 H, 565 V) = (1.52% H, 2.92% V) = (5.274e+02um H, 1.017e+03um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.544400e+03um
[03/10 14:49:02    454] [NR-eagl] 
[03/10 14:49:02    454] (I)       dpBasedLA: time=0.00  totalOF=148  totalVia=1671  totalWL=858  total(Via+WL)=2529 
[03/10 14:49:02    454] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:49:02    454] [NR-eagl] Layer group 2: route 3701 net(s) in layer range [2, 8]
[03/10 14:49:02    454] (I)       ============  Phase 1a Route ============
[03/10 14:49:02    454] (I)       Phase 1a runs 0.00 seconds
[03/10 14:49:02    454] (I)       Usage: 23392 = (10623 H, 12769 V) = (6.37% H, 6.22% V) = (1.912e+04um H, 2.298e+04um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1b Route ============
[03/10 14:49:02    454] (I)       Usage: 23392 = (10623 H, 12769 V) = (6.37% H, 6.22% V) = (1.912e+04um H, 2.298e+04um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.056120e+04um
[03/10 14:49:02    454] (I)       ============  Phase 1c Route ============
[03/10 14:49:02    454] (I)       Usage: 23392 = (10623 H, 12769 V) = (6.37% H, 6.22% V) = (1.912e+04um H, 2.298e+04um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1d Route ============
[03/10 14:49:02    454] (I)       Usage: 23392 = (10623 H, 12769 V) = (6.37% H, 6.22% V) = (1.912e+04um H, 2.298e+04um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============  Phase 1e Route ============
[03/10 14:49:02    454] (I)       Phase 1e runs 0.00 seconds
[03/10 14:49:02    454] (I)       Usage: 23392 = (10623 H, 12769 V) = (6.37% H, 6.22% V) = (1.912e+04um H, 2.298e+04um V)
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 4.056120e+04um
[03/10 14:49:02    454] [NR-eagl] 
[03/10 14:49:02    454] (I)       dpBasedLA: time=0.00  totalOF=411  totalVia=21150  totalWL=22534  total(Via+WL)=43684 
[03/10 14:49:02    454] (I)       ============  Phase 1l Route ============
[03/10 14:49:02    454] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:49:02    454] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:49:02    454] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:49:02    454] (I)       
[03/10 14:49:02    454] (I)       ============= track Assignment ============
[03/10 14:49:02    454] (I)       extract Global 3D Wires
[03/10 14:49:02    454] (I)       Extract Global WL : time=0.01
[03/10 14:49:02    454] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:49:02    454] (I)       Initialization real time=0.00 seconds
[03/10 14:49:02    454] (I)       Kernel real time=0.03 seconds
[03/10 14:49:02    454] (I)       End Greedy Track Assignment
[03/10 14:49:02    454] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11789
[03/10 14:49:02    454] [NR-eagl] Layer2(M2)(V) length: 1.901142e+04um, number of vias: 16726
[03/10 14:49:02    454] [NR-eagl] Layer3(M3)(H) length: 1.896460e+04um, number of vias: 774
[03/10 14:49:02    454] [NR-eagl] Layer4(M4)(V) length: 2.401229e+03um, number of vias: 486
[03/10 14:49:02    454] [NR-eagl] Layer5(M5)(H) length: 7.784915e+02um, number of vias: 434
[03/10 14:49:02    454] [NR-eagl] Layer6(M6)(V) length: 1.642000e+03um, number of vias: 228
[03/10 14:49:02    454] [NR-eagl] Layer7(M7)(H) length: 5.444000e+02um, number of vias: 233
[03/10 14:49:02    454] [NR-eagl] Layer8(M8)(V) length: 1.012600e+03um, number of vias: 0
[03/10 14:49:02    454] [NR-eagl] Total length: 4.435474e+04um, number of vias: 30670
[03/10 14:49:02    454] [NR-eagl] End Peak syMemory usage = 1241.0 MB
[03/10 14:49:02    454] [NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
[03/10 14:49:02    454] Extraction called for design 'mac_array' of instances=3530 and nets=3809 using extraction engine 'preRoute' .
[03/10 14:49:02    454] PreRoute RC Extraction called for design mac_array.
[03/10 14:49:02    454] RC Extraction called in multi-corner(2) mode.
[03/10 14:49:02    454] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:49:02    454] RCMode: PreRoute
[03/10 14:49:02    454]       RC Corner Indexes            0       1   
[03/10 14:49:02    454] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:49:02    454] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:02    454] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:02    454] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:02    454] Shrink Factor                : 1.00000
[03/10 14:49:02    454] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:49:02    454] Using capacitance table file ...
[03/10 14:49:02    454] Updating RC grid for preRoute extraction ...
[03/10 14:49:02    454] Initializing multi-corner capacitance tables ... 
[03/10 14:49:02    454] Initializing multi-corner resistance tables ...
[03/10 14:49:02    454] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1241.016M)
[03/10 14:49:02    454] Compute RC Scale Done ...
[03/10 14:49:02    454] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:49:02    454] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:49:02    454] 
[03/10 14:49:02    454] ** np local hotspot detection info verbose **
[03/10 14:49:02    454] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:49:02    454] 
[03/10 14:49:02    454] #################################################################################
[03/10 14:49:02    454] # Design Stage: PreRoute
[03/10 14:49:02    454] # Design Name: mac_array
[03/10 14:49:02    454] # Design Mode: 65nm
[03/10 14:49:02    454] # Analysis Mode: MMMC Non-OCV 
[03/10 14:49:02    454] # Parasitics Mode: No SPEF/RCDB
[03/10 14:49:02    454] # Signoff Settings: SI Off 
[03/10 14:49:02    454] #################################################################################
[03/10 14:49:02    454] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:49:02    454] Calculate delays in BcWc mode...
[03/10 14:49:02    454] Topological Sorting (CPU = 0:00:00.0, MEM = 1296.2M, InitMEM = 1296.2M)
[03/10 14:49:03    455] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:49:03    455] End delay calculation. (MEM=1331.45 CPU=0:00:00.4 REAL=0:00:01.0)
[03/10 14:49:03    455] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1331.5M) ***
[03/10 14:49:03    455] Begin: GigaOpt postEco DRV Optimization
[03/10 14:49:03    455] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:03    455] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:49:03    455] #spOpts: N=65 
[03/10 14:49:03    455] Core basic site is core
[03/10 14:49:03    455] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:49:04    456] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:49:04    456] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 14:49:04    456] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:49:04    456] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 14:49:04    456] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:49:04    456] DEBUG: @coeDRVCandCache::init.
[03/10 14:49:04    456] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:49:04    456] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  58.66  |            |           |
[03/10 14:49:04    456] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:49:04    456] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  58.66  |   0:00:00.0|    1407.8M|
[03/10 14:49:04    456] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:49:04    456] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:04    456] Layer 7 has 10 constrained nets 
[03/10 14:49:04    456] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:04    456] 
[03/10 14:49:04    456] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1407.8M) ***
[03/10 14:49:04    456] 
[03/10 14:49:04    456] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:49:04    456] End: GigaOpt postEco DRV Optimization
[03/10 14:49:04    456] GigaOpt: WNS changes after routing: -0.001 -> -0.036 (bump = 0.035)
[03/10 14:49:04    456] Begin: GigaOpt postEco optimization
[03/10 14:49:04    456] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:04    456] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:49:04    456] #spOpts: N=65 mergeVia=F 
[03/10 14:49:05    458] *info: 1 clock net excluded
[03/10 14:49:05    458] *info: 2 special nets excluded.
[03/10 14:49:05    458] *info: 69 no-driver nets excluded.
[03/10 14:49:06    458] ** GigaOpt Optimizer WNS Slack -0.036 TNS Slack -0.639 Density 58.66
[03/10 14:49:06    458] Optimizer WNS Pass 0
[03/10 14:49:06    458] Active Path Group: reg2reg  
[03/10 14:49:06    458] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:06    458] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:49:06    458] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:06    458] |  -0.036|   -0.036|  -0.587|   -0.639|    58.66%|   0:00:00.0| 1423.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:06    458] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:49:11    463] |  -0.020|   -0.020|  -0.288|   -0.341|    58.87%|   0:00:05.0| 1423.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:11    463] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:49:11    463] |  -0.020|   -0.020|  -0.288|   -0.341|    58.88%|   0:00:00.0| 1423.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:11    463] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:49:11    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:11    463] 
[03/10 14:49:11    463] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1423.0M) ***
[03/10 14:49:11    463] Active Path Group: default 
[03/10 14:49:11    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:11    463] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:49:11    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:11    463] |  -0.003|   -0.020|  -0.052|   -0.341|    58.88%|   0:00:00.0| 1423.0M|   WC_VIEW|  default| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:11    463] |        |         |        |         |          |            |        |          |         | reg_3_/CN                                          |
[03/10 14:49:11    463] |   0.000|   -0.020|   0.000|   -0.288|    58.88%|   0:00:00.0| 1423.0M|   WC_VIEW|       NA| NA                                                 |
[03/10 14:49:11    463] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:11    463] 
[03/10 14:49:11    463] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1423.0M) ***
[03/10 14:49:11    463] 
[03/10 14:49:11    463] *** Finished Optimize Step Cumulative (cpu=0:00:04.4 real=0:00:05.0 mem=1423.0M) ***
[03/10 14:49:11    463] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.288 Density 58.88
[03/10 14:49:11    463] *** Starting refinePlace (0:07:43 mem=1423.0M) ***
[03/10 14:49:11    463] Total net bbox length = 3.769e+04 (1.691e+04 2.077e+04) (ext = 2.447e+03)
[03/10 14:49:11    463] Starting refinePlace ...
[03/10 14:49:11    463] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:11    463] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:11    463] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1423.0MB) @(0:07:43 - 0:07:43).
[03/10 14:49:11    463] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:11    463] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1423.0MB
[03/10 14:49:11    463] Statistics of distance of Instance movement in refine placement:
[03/10 14:49:11    463]   maximum (X+Y) =         0.00 um
[03/10 14:49:11    463]   mean    (X+Y) =         0.00 um
[03/10 14:49:11    463] Summary Report:
[03/10 14:49:11    463] Instances move: 0 (out of 3537 movable)
[03/10 14:49:11    463] Mean displacement: 0.00 um
[03/10 14:49:11    463] Max displacement: 0.00 um 
[03/10 14:49:11    463] Total instances moved : 0
[03/10 14:49:11    463] Total net bbox length = 3.769e+04 (1.691e+04 2.077e+04) (ext = 2.447e+03)
[03/10 14:49:11    463] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1423.0MB
[03/10 14:49:11    463] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1423.0MB) @(0:07:43 - 0:07:43).
[03/10 14:49:11    463] *** Finished refinePlace (0:07:43 mem=1423.0M) ***
[03/10 14:49:11    463] Finished re-routing un-routed nets (0:00:00.0 1423.0M)
[03/10 14:49:11    463] 
[03/10 14:49:11    463] 
[03/10 14:49:11    463] Density : 0.5888
[03/10 14:49:11    463] Max route overflow : 0.0000
[03/10 14:49:11    463] 
[03/10 14:49:11    463] 
[03/10 14:49:11    463] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1423.0M) ***
[03/10 14:49:11    463] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.288 Density 58.88
[03/10 14:49:11    463] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:11    463] Layer 7 has 10 constrained nets 
[03/10 14:49:11    463] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:11    463] 
[03/10 14:49:11    463] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.7 real=0:00:05.0 mem=1423.0M) ***
[03/10 14:49:11    463] 
[03/10 14:49:11    463] End: GigaOpt postEco optimization
[03/10 14:49:11    463] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.019 (bump = 0.018)
[03/10 14:49:11    463] GigaOpt: Skipping nonLegal postEco optimization
[03/10 14:49:11    463] Design TNS changes after trial route: 0.099 -> -0.188
[03/10 14:49:11    463] Begin: GigaOpt TNS recovery
[03/10 14:49:11    463] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:11    463] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:49:11    463] #spOpts: N=65 
[03/10 14:49:13    465] *info: 1 clock net excluded
[03/10 14:49:13    465] *info: 2 special nets excluded.
[03/10 14:49:13    465] *info: 69 no-driver nets excluded.
[03/10 14:49:13    465] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.288 Density 58.88
[03/10 14:49:13    465] Optimizer TNS Opt
[03/10 14:49:13    466] Active Path Group: reg2reg  
[03/10 14:49:13    466] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:13    466] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:49:13    466] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:13    466] |  -0.020|   -0.020|  -0.288|   -0.288|    58.88%|   0:00:00.0| 1415.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:13    466] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:49:17    470] |  -0.020|   -0.020|  -0.106|   -0.106|    59.46%|   0:00:04.0| 1402.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:49:17    470] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:49:18    470] |  -0.020|   -0.020|  -0.106|   -0.106|    59.46%|   0:00:01.0| 1402.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:18    470] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:49:18    470] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:18    470] 
[03/10 14:49:18    470] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:05.0 mem=1402.2M) ***
[03/10 14:49:18    470] 
[03/10 14:49:18    470] *** Finished Optimize Step Cumulative (cpu=0:00:04.1 real=0:00:05.0 mem=1402.2M) ***
[03/10 14:49:18    470] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.106 Density 59.46
[03/10 14:49:18    470] *** Starting refinePlace (0:07:50 mem=1410.2M) ***
[03/10 14:49:18    470] Total net bbox length = 3.779e+04 (1.697e+04 2.081e+04) (ext = 2.447e+03)
[03/10 14:49:18    470] Starting refinePlace ...
[03/10 14:49:18    470] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:18    470] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:18    470] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1410.2MB) @(0:07:50 - 0:07:50).
[03/10 14:49:18    470] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:18    470] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.2MB
[03/10 14:49:18    470] Statistics of distance of Instance movement in refine placement:
[03/10 14:49:18    470]   maximum (X+Y) =         0.00 um
[03/10 14:49:18    470]   mean    (X+Y) =         0.00 um
[03/10 14:49:18    470] Summary Report:
[03/10 14:49:18    470] Instances move: 0 (out of 3555 movable)
[03/10 14:49:18    470] Mean displacement: 0.00 um
[03/10 14:49:18    470] Max displacement: 0.00 um 
[03/10 14:49:18    470] Total instances moved : 0
[03/10 14:49:18    470] Total net bbox length = 3.779e+04 (1.697e+04 2.081e+04) (ext = 2.447e+03)
[03/10 14:49:18    470] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1410.2MB
[03/10 14:49:18    470] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1410.2MB) @(0:07:50 - 0:07:50).
[03/10 14:49:18    470] *** Finished refinePlace (0:07:50 mem=1410.2M) ***
[03/10 14:49:18    470] Finished re-routing un-routed nets (0:00:00.0 1410.2M)
[03/10 14:49:18    470] 
[03/10 14:49:18    470] 
[03/10 14:49:18    470] Density : 0.5946
[03/10 14:49:18    470] Max route overflow : 0.0000
[03/10 14:49:18    470] 
[03/10 14:49:18    470] 
[03/10 14:49:18    470] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1410.2M) ***
[03/10 14:49:18    470] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.106 Density 59.46
[03/10 14:49:18    470] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:18    470] Layer 7 has 10 constrained nets 
[03/10 14:49:18    470] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:18    470] 
[03/10 14:49:18    470] *** Finish pre-CTS Setup Fixing (cpu=0:00:04.4 real=0:00:05.0 mem=1410.2M) ***
[03/10 14:49:18    470] 
[03/10 14:49:18    470] End: GigaOpt TNS recovery
[03/10 14:49:18    470] *** Steiner Routed Nets: 0.053%; Threshold: 100; Threshold for Hold: 100
[03/10 14:49:18    470] Start to check current routing status for nets...
[03/10 14:49:18    470] Using hname+ instead name for net compare
[03/10 14:49:18    470] All nets are already routed correctly.
[03/10 14:49:18    470] End to check current routing status for nets (mem=1383.1M)
[03/10 14:49:18    470] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 14:49:18    470] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:18    470] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:49:18    470] #spOpts: N=65 
[03/10 14:49:18    470] Core basic site is core
[03/10 14:49:18    470] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:49:20    472] *info: 1 clock net excluded
[03/10 14:49:20    472] *info: 2 special nets excluded.
[03/10 14:49:20    472] *info: 69 no-driver nets excluded.
[03/10 14:49:20    472] ** GigaOpt Optimizer WNS Slack -0.020 TNS Slack -0.106 Density 59.46
[03/10 14:49:20    472] Optimizer TNS Opt
[03/10 14:49:20    472] Active Path Group: reg2reg  
[03/10 14:49:20    472] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:20    472] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:49:20    472] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:20    472] |  -0.020|   -0.020|  -0.106|   -0.106|    59.46%|   0:00:00.0| 1402.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:20    472] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:49:20    472] |  -0.020|   -0.020|  -0.106|   -0.106|    59.46%|   0:00:00.0| 1402.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:20    472] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:49:20    472] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:20    472] 
[03/10 14:49:20    472] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1402.2M) ***
[03/10 14:49:20    472] 
[03/10 14:49:20    472] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1402.2M) ***
[03/10 14:49:20    472] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:20    472] Layer 7 has 10 constrained nets 
[03/10 14:49:20    472] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:20    472] 
[03/10 14:49:20    472] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1402.2M) ***
[03/10 14:49:20    472] 
[03/10 14:49:20    472] End: GigaOpt Optimization in post-eco TNS mode
[03/10 14:49:20    473] **optDesign ... cpu = 0:06:56, real = 0:06:57, mem = 1268.6M, totSessionCpu=0:07:53 **
[03/10 14:49:20    473] ** Profile ** Start :  cpu=0:00:00.0, mem=1266.6M
[03/10 14:49:20    473] ** Profile ** Other data :  cpu=0:00:00.0, mem=1266.6M
[03/10 14:49:20    473] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1276.6M
[03/10 14:49:20    473] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1276.6M
[03/10 14:49:20    473] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.020  | -0.020  |  0.019  |
|           TNS (ns):| -0.106  | -0.106  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.463%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1276.6M
[03/10 14:49:20    473] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:20    473] 
[03/10 14:49:20    473] Begin Power Analysis
[03/10 14:49:20    473] 
[03/10 14:49:20    473]     0.00V	    VSS
[03/10 14:49:20    473]     0.90V	    VDD
[03/10 14:49:21    473] Begin Processing Timing Library for Power Calculation
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing Timing Library for Power Calculation
[03/10 14:49:21    473] 
[03/10 14:49:21    473] 
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.53MB/998.53MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing Timing Window Data for Power Calculation
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.53MB/998.53MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing User Attributes
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.53MB/998.53MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing Signal Activity
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.53MB/998.53MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Power Computation
[03/10 14:49:21    473] 
[03/10 14:49:21    473]       ----------------------------------------------------------
[03/10 14:49:21    473]       # of cell(s) missing both power/leakage table: 0
[03/10 14:49:21    473]       # of cell(s) missing power table: 0
[03/10 14:49:21    473]       # of cell(s) missing leakage table: 0
[03/10 14:49:21    473]       # of MSMV cell(s) missing power_level: 0
[03/10 14:49:21    473]       ----------------------------------------------------------
[03/10 14:49:21    473] 
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.62MB/998.62MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin Processing User Attributes
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=998.62MB/998.62MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=998.62MB/998.62MB)
[03/10 14:49:21    473] 
[03/10 14:49:21    473]   Timing Snapshot: (REF)
[03/10 14:49:21    473]      Weighted WNS: -0.020
[03/10 14:49:21    473]       All  PG WNS: -0.020
[03/10 14:49:21    473]       High PG WNS: -0.020
[03/10 14:49:21    473]       All  PG TNS: -0.106
[03/10 14:49:21    473]       High PG TNS: -0.106
[03/10 14:49:21    473]          Tran DRV: 0
[03/10 14:49:21    473]           Cap DRV: 0
[03/10 14:49:21    473]        Fanout DRV: 0
[03/10 14:49:21    473]            Glitch: 0
[03/10 14:49:21    473]    Category Slack: { [L, -0.020] [H, -0.020] }
[03/10 14:49:21    473] 
[03/10 14:49:21    473] Begin: Power Optimization
[03/10 14:49:21    473] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:49:21    473] #spOpts: N=65 mergeVia=F 
[03/10 14:49:21    473] Reclaim Optimization WNS Slack -0.020  TNS Slack -0.106 Density 59.46
[03/10 14:49:21    473] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:21    473] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:49:21    473] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:21    473] |    59.46%|        -|  -0.020|  -0.106|   0:00:00.0| 1410.2M|
[03/10 14:49:25    477] |    59.46%|        0|  -0.020|  -0.106|   0:00:04.0| 1410.2M|
[03/10 14:49:27    479] |    59.46%|        5|  -0.020|  -0.105|   0:00:02.0| 1410.2M|
[03/10 14:49:29    481] |    59.37%|       20|  -0.021|  -0.107|   0:00:02.0| 1406.2M|
[03/10 14:49:31    483] |    59.36%|      543|  -0.021|  -0.098|   0:00:02.0| 1406.2M|
[03/10 14:49:31    483] |    59.36%|        5|  -0.021|  -0.098|   0:00:00.0| 1406.2M|
[03/10 14:49:31    483] +----------+---------+--------+--------+------------+--------+
[03/10 14:49:31    483] Reclaim Optimization End WNS Slack -0.021  TNS Slack -0.098 Density 59.36
[03/10 14:49:31    483] 
[03/10 14:49:31    483] ** Summary: Restruct = 20 Buffer Deletion = 0 Declone = 0 Resize = 549 **
[03/10 14:49:31    483] --------------------------------------------------------------
[03/10 14:49:31    483] |                                   | Total     | Sequential |
[03/10 14:49:31    483] --------------------------------------------------------------
[03/10 14:49:31    483] | Num insts resized                 |     490  |       0    |
[03/10 14:49:31    483] | Num insts undone                  |       1  |       0    |
[03/10 14:49:31    483] | Num insts Downsized               |       3  |       0    |
[03/10 14:49:31    483] | Num insts Samesized               |     487  |       0    |
[03/10 14:49:31    483] | Num insts Upsized                 |       0  |       0    |
[03/10 14:49:31    483] | Num multiple commits+uncommits    |      57  |       -    |
[03/10 14:49:31    483] --------------------------------------------------------------
[03/10 14:49:31    483] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:31    483] Layer 7 has 10 constrained nets 
[03/10 14:49:31    483] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:31    483] ** Finished Core Power Optimization (cpu = 0:00:09.6) (real = 0:00:10.0) **
[03/10 14:49:31    483] Executing incremental physical updates
[03/10 14:49:31    483] #spOpts: N=65 mergeVia=F 
[03/10 14:49:31    483] *** Starting refinePlace (0:08:03 mem=1387.1M) ***
[03/10 14:49:31    483] Total net bbox length = 3.757e+04 (1.688e+04 2.069e+04) (ext = 2.447e+03)
[03/10 14:49:31    483] default core: bins with density >  0.75 = 29.6 % ( 24 / 81 )
[03/10 14:49:31    483] Density distribution unevenness ratio = 15.624%
[03/10 14:49:31    483] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1387.1MB) @(0:08:03 - 0:08:03).
[03/10 14:49:31    483] Starting refinePlace ...
[03/10 14:49:31    483] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:31    483] default core: bins with density >  0.75 = 24.7 % ( 20 / 81 )
[03/10 14:49:31    483] Density distribution unevenness ratio = 15.285%
[03/10 14:49:31    483]   Spread Effort: high, pre-route mode, useDDP on.
[03/10 14:49:31    483] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1387.1MB) @(0:08:03 - 0:08:03).
[03/10 14:49:31    483] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:49:31    483] wireLenOptFixPriorityInst 0 inst fixed
[03/10 14:49:31    483] Move report: legalization moves 35 insts, mean move: 2.13 um, max move: 5.40 um
[03/10 14:49:31    483] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_424_0): (22.40, 67.60) --> (26.00, 69.40)
[03/10 14:49:31    483] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1387.1MB) @(0:08:03 - 0:08:03).
[03/10 14:49:31    483] Move report: Detail placement moves 35 insts, mean move: 2.13 um, max move: 5.40 um
[03/10 14:49:31    483] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_424_0): (22.40, 67.60) --> (26.00, 69.40)
[03/10 14:49:31    483] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1387.1MB
[03/10 14:49:31    483] Statistics of distance of Instance movement in refine placement:
[03/10 14:49:31    483]   maximum (X+Y) =         5.40 um
[03/10 14:49:31    483]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_424_0) with max move: (22.4, 67.6) -> (26, 69.4)
[03/10 14:49:31    483]   mean    (X+Y) =         2.13 um
[03/10 14:49:31    483] Total instances flipped for legalization: 7
[03/10 14:49:31    483] Summary Report:
[03/10 14:49:31    483] Instances move: 35 (out of 3531 movable)
[03/10 14:49:31    483] Mean displacement: 2.13 um
[03/10 14:49:31    483] Max displacement: 5.40 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_424_0) (22.4, 67.6) -> (26, 69.4)
[03/10 14:49:31    483] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/10 14:49:31    483] Total instances moved : 35
[03/10 14:49:31    483] Total net bbox length = 3.765e+04 (1.693e+04 2.072e+04) (ext = 2.450e+03)
[03/10 14:49:31    483] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1387.1MB
[03/10 14:49:31    483] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1387.1MB) @(0:08:03 - 0:08:03).
[03/10 14:49:31    483] *** Finished refinePlace (0:08:03 mem=1387.1M) ***
[03/10 14:49:31    483]   Timing Snapshot: (TGT)
[03/10 14:49:31    483]      Weighted WNS: -0.021
[03/10 14:49:31    483]       All  PG WNS: -0.021
[03/10 14:49:31    483]       High PG WNS: -0.021
[03/10 14:49:31    483]       All  PG TNS: -0.098
[03/10 14:49:31    483]       High PG TNS: -0.098
[03/10 14:49:31    483]          Tran DRV: 0
[03/10 14:49:31    483]           Cap DRV: 0
[03/10 14:49:31    483]        Fanout DRV: 0
[03/10 14:49:31    483]            Glitch: 0
[03/10 14:49:31    483]    Category Slack: { [L, -0.021] [H, -0.021] }
[03/10 14:49:31    483] 
[03/10 14:49:31    483] Checking setup slack degradation ...
[03/10 14:49:31    483] 
[03/10 14:49:31    483] Recovery Manager:
[03/10 14:49:31    483]   Low  Effort WNS Jump: 0.001 (REF: -0.020, TGT: -0.021, Threshold: 0.010) - Skip
[03/10 14:49:31    483]   High Effort WNS Jump: 0.001 (REF: -0.020, TGT: -0.021, Threshold: 0.010) - Skip
[03/10 14:49:31    483]   Low  Effort TNS Jump: 0.000 (REF: -0.106, TGT: -0.098, Threshold: 25.000) - Skip
[03/10 14:49:31    483]   High Effort TNS Jump: 0.000 (REF: -0.106, TGT: -0.098, Threshold: 25.000) - Skip
[03/10 14:49:31    483] 
[03/10 14:49:31    483] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:31    483] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:49:31    483] #spOpts: N=65 mergeVia=F 
[03/10 14:49:33    485] Info: 1 clock net  excluded from IPO operation.
[03/10 14:49:34    486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:34    486] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:49:34    486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:34    486] |  -0.021|   -0.021|  -0.098|   -0.098|    59.36%|   0:00:00.0| 1425.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:49:34    486] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:49:34    486] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:49:34    486] 
[03/10 14:49:34    486] *** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1425.3M) ***
[03/10 14:49:34    486] 
[03/10 14:49:34    486] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1425.3M) ***
[03/10 14:49:34    486] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:49:34    486] Layer 7 has 10 constrained nets 
[03/10 14:49:34    486] **** End NDR-Layer Usage Statistics ****
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Power Analysis
[03/10 14:49:34    486] 
[03/10 14:49:34    486]     0.00V	    VSS
[03/10 14:49:34    486]     0.90V	    VDD
[03/10 14:49:34    486] Begin Processing Timing Library for Power Calculation
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing Timing Library for Power Calculation
[03/10 14:49:34    486] 
[03/10 14:49:34    486] 
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing Timing Window Data for Power Calculation
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing User Attributes
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing Signal Activity
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Power Computation
[03/10 14:49:34    486] 
[03/10 14:49:34    486]       ----------------------------------------------------------
[03/10 14:49:34    486]       # of cell(s) missing both power/leakage table: 0
[03/10 14:49:34    486]       # of cell(s) missing power table: 0
[03/10 14:49:34    486]       # of cell(s) missing leakage table: 0
[03/10 14:49:34    486]       # of MSMV cell(s) missing power_level: 0
[03/10 14:49:34    486]       ----------------------------------------------------------
[03/10 14:49:34    486] 
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Begin Processing User Attributes
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=1014.86MB/1014.86MB)
[03/10 14:49:34    486] 
[03/10 14:49:34    486] *** Finished Leakage Power Optimization (cpu=0:00:13, real=0:00:13, mem=1272.66M, totSessionCpu=0:08:07).
[03/10 14:49:34    487] Extraction called for design 'mac_array' of instances=3531 and nets=3810 using extraction engine 'preRoute' .
[03/10 14:49:34    487] PreRoute RC Extraction called for design mac_array.
[03/10 14:49:34    487] RC Extraction called in multi-corner(2) mode.
[03/10 14:49:34    487] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:49:34    487] RCMode: PreRoute
[03/10 14:49:34    487]       RC Corner Indexes            0       1   
[03/10 14:49:34    487] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:49:34    487] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:34    487] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:34    487] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:49:34    487] Shrink Factor                : 1.00000
[03/10 14:49:34    487] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:49:34    487] Using capacitance table file ...
[03/10 14:49:34    487] Initializing multi-corner capacitance tables ... 
[03/10 14:49:35    487] Initializing multi-corner resistance tables ...
[03/10 14:49:35    487] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1253.266M)
[03/10 14:49:35    487] doiPBLastSyncSlave
[03/10 14:49:35    487] #################################################################################
[03/10 14:49:35    487] # Design Stage: PreRoute
[03/10 14:49:35    487] # Design Name: mac_array
[03/10 14:49:35    487] # Design Mode: 65nm
[03/10 14:49:35    487] # Analysis Mode: MMMC Non-OCV 
[03/10 14:49:35    487] # Parasitics Mode: No SPEF/RCDB
[03/10 14:49:35    487] # Signoff Settings: SI Off 
[03/10 14:49:35    487] #################################################################################
[03/10 14:49:35    487] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:49:35    487] Calculate delays in BcWc mode...
[03/10 14:49:35    487] Topological Sorting (CPU = 0:00:00.0, MEM = 1255.3M, InitMEM = 1255.3M)
[03/10 14:49:35    487] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:49:35    487] End delay calculation. (MEM=1321.38 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:49:35    487] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1321.4M) ***
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Power Analysis
[03/10 14:49:35    487] 
[03/10 14:49:35    487]     0.00V	    VSS
[03/10 14:49:35    487]     0.90V	    VDD
[03/10 14:49:35    487] Begin Processing Timing Library for Power Calculation
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Processing Timing Library for Power Calculation
[03/10 14:49:35    487] 
[03/10 14:49:35    487] 
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.15MB/996.15MB)
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Processing Timing Window Data for Power Calculation
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.15MB/996.15MB)
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Processing User Attributes
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.15MB/996.15MB)
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Processing Signal Activity
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.20MB/996.20MB)
[03/10 14:49:35    487] 
[03/10 14:49:35    487] Begin Power Computation
[03/10 14:49:35    487] 
[03/10 14:49:35    487]       ----------------------------------------------------------
[03/10 14:49:35    487]       # of cell(s) missing both power/leakage table: 0
[03/10 14:49:35    487]       # of cell(s) missing power table: 0
[03/10 14:49:35    487]       # of cell(s) missing leakage table: 0
[03/10 14:49:35    487]       # of MSMV cell(s) missing power_level: 0
[03/10 14:49:35    487]       ----------------------------------------------------------
[03/10 14:49:35    487] 
[03/10 14:49:35    487] 
[03/10 14:49:36    488] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.20MB/996.20MB)
[03/10 14:49:36    488] 
[03/10 14:49:36    488] Begin Processing User Attributes
[03/10 14:49:36    488] 
[03/10 14:49:36    488] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.20MB/996.20MB)
[03/10 14:49:36    488] 
[03/10 14:49:36    488] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=996.20MB/996.20MB)
[03/10 14:49:36    488] 
[03/10 14:49:36    488] <optDesign CMD> Restore Using all VT Cells
[03/10 14:49:36    488] Reported timing to dir ./timingReports
[03/10 14:49:36    488] **optDesign ... cpu = 0:07:11, real = 0:07:13, mem = 1264.1M, totSessionCpu=0:08:08 **
[03/10 14:49:36    488] ** Profile ** Start :  cpu=0:00:00.0, mem=1264.1M
[03/10 14:49:36    488] ** Profile ** Other data :  cpu=0:00:00.0, mem=1264.1M
[03/10 14:49:36    488] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1274.2M
[03/10 14:49:36    488] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1266.1M
[03/10 14:49:36    488] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1266.1M
[03/10 14:49:36    488] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  |  0.020  |
|           TNS (ns):| -0.098  | -0.098  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1266.1M
[03/10 14:49:36    488] **optDesign ... cpu = 0:07:11, real = 0:07:13, mem = 1264.1M, totSessionCpu=0:08:09 **
[03/10 14:49:36    488] *** Finished optDesign ***
[03/10 14:49:36    488] 
[03/10 14:49:36    488] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:16 real=  0:07:17)
[03/10 14:49:36    488] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/10 14:49:36    488] 	OPT_RUNTIME:            reclaim (count = 10): (cpu=0:00:17.9 real=0:00:17.9)
[03/10 14:49:36    488] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.8 real=0:00:14.8)
[03/10 14:49:36    488] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=0:00:13.3 real=0:00:14.1)
[03/10 14:49:36    488] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:18.2 real=0:00:18.4)
[03/10 14:49:36    488] 	OPT_RUNTIME:             tnsOpt (count =  3): (cpu=0:00:15.0 real=0:00:15.1)
[03/10 14:49:36    488] 	OPT_RUNTIME:          phyUpdate (count = 10): (cpu=0:00:01.5 real=0:00:01.5)
[03/10 14:49:36    488] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:05:36 real=  0:05:36)
[03/10 14:49:36    488] 	OPT_RUNTIME:             wnsOpt (count =  6): (cpu=  0:05:07 real=  0:05:08)
[03/10 14:49:36    488] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:16.4 real=0:00:16.4)
[03/10 14:49:36    488] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:22.5 real=0:00:22.5)
[03/10 14:49:36    488] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:14.0 real=0:00:14.0)
[03/10 14:49:36    488] Info: pop threads available for lower-level modules during optimization.
[03/10 14:49:36    488]  *** Writing scheduling file: 'scheduling_file.cts.2000' ***
[03/10 14:49:36    488] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 14:49:36    488] **place_opt_design ... cpu = 0:07:19, real = 0:07:20, mem = 1199.2M **
[03/10 14:49:36    488] *** Finished GigaPlace ***
[03/10 14:49:36    488] 
[03/10 14:49:36    488] *** Summary of all messages that are not suppressed in this session:
[03/10 14:49:36    488] Severity  ID               Count  Summary                                  
[03/10 14:49:36    488] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 14:49:36    488] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/10 14:49:36    488] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/10 14:49:36    488] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/10 14:49:36    488] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 14:49:36    488] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 14:49:36    488] *** Message Summary: 10 warning(s), 0 error(s)
[03/10 14:49:36    488] 
[03/10 14:49:36    488] <CMD> saveDesign placement.enc
[03/10 14:49:36    488] Writing Netlist "placement.enc.dat.tmp/mac_array.v.gz" ...
[03/10 14:49:36    488] Saving AAE Data ...
[03/10 14:49:36    488] Saving scheduling_file.cts.2000 in placement.enc.dat/scheduling_file.cts
[03/10 14:49:36    488] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/10 14:49:36    488] Saving mode setting ...
[03/10 14:49:37    488] Saving global file ...
[03/10 14:49:37    488] Saving floorplan file ...
[03/10 14:49:37    488] Saving Drc markers ...
[03/10 14:49:37    488] ... No Drc file written since there is no markers found.
[03/10 14:49:37    488] Saving placement file ...
[03/10 14:49:37    488] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1199.2M) ***
[03/10 14:49:37    488] Saving route file ...
[03/10 14:49:37    488] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1199.2M) ***
[03/10 14:49:37    488] Saving DEF file ...
[03/10 14:49:37    488] Saving rc congestion map placement.enc.dat.tmp/mac_array.congmap.gz ...
[03/10 14:49:37    488] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 14:49:37    488] 
[03/10 14:49:37    488] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 14:49:37    488] 
[03/10 14:49:37    488] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 14:49:38    490] Generated self-contained design placement.enc.dat.tmp
[03/10 14:49:38    490] 
[03/10 14:49:38    490] *** Summary of all messages that are not suppressed in this session:
[03/10 14:49:38    490] Severity  ID               Count  Summary                                  
[03/10 14:49:38    490] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 14:49:38    490] ERROR     IMPOAX-142           2  %s                                       
[03/10 14:49:38    490] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 14:49:38    490] 
[03/10 14:51:01    502] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 14:51:01    502] #spOpts: N=65 
[03/10 14:51:01    502] Core basic site is core
[03/10 14:51:01    502]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 14:51:01    502] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:51:01    502] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 14:51:01    502] *INFO: Adding fillers to top-module.
[03/10 14:51:01    502] *INFO:   Added 47 filler insts (cell DCAP64 / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 84 filler insts (cell DCAP32 / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 274 filler insts (cell DCAP16 / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 2642 filler insts (cell DCAP4 / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 607 filler insts (cell DCAP / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 568 filler insts (cell FILL2 / prefix FILLER).
[03/10 14:51:01    502] *INFO:   Added 723 filler insts (cell FILL1 / prefix FILLER).
[03/10 14:51:01    502] *INFO: Total 4945 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[03/10 14:51:01    502] For 4945 new insts, 4945 new pwr-pin connections were made to global net 'VDD'.
[03/10 14:51:01    502] 4945 new gnd-pin connections were made to global net 'VSS'.
[03/10 14:51:01    502] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 14:51:01    502] For 8476 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/10 14:51:01    502] 0 new gnd-pin connection was made to global net 'VSS'.
[03/10 14:51:01    502] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 14:51:14    504] <CMD> pan -19.500 3.570
[03/10 14:51:15    504] <CMD> pan -25.646 -2.909
[03/10 14:51:17    505] <CMD> pan 199.609 55.447
[03/10 14:51:19    505] <CMD> pan -51.099 -8.640
[03/10 14:51:20    505] <CMD> pan 6.538 -3.054
[03/10 14:51:23    506] <CMD> pan 19.220 0.056
[03/10 14:51:23    506] <CMD> pan 25.233 0.899
[03/10 14:51:28    507] <CMD> pan 0.188 -3.787
[03/10 14:51:29    507] <CMD> pan -0.210 -1.805
[03/10 14:51:31    507] <CMD> pan -44.395 34.568
[03/10 14:51:32    507] <CMD> pan -101.517 53.111
[03/10 14:51:33    508] <CMD> pan 96.614 -14.929
[03/10 14:51:50    510] <CMD> set_ccopt_property -update_io_latency false
[03/10 14:51:50    510] <CMD> create_ccopt_clock_tree_spec -file ./constraints/mac_array.ccopt
[03/10 14:51:50    510] Creating clock tree spec for modes (timing configs): CON
[03/10 14:51:50    510] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 14:51:50    510] Analyzing clock structure... 
[03/10 14:51:50    510] Analyzing clock structure done.
[03/10 14:51:50    510] Wrote: ./constraints/mac_array.ccopt
[03/10 14:51:50    510] <CMD> ccopt_design
[03/10 14:51:50    511] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/10 14:51:50    511] (ccopt_design): create_ccopt_clock_tree_spec
[03/10 14:51:50    511] Creating clock tree spec for modes (timing configs): CON
[03/10 14:51:50    511] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/10 14:51:50    511] Analyzing clock structure... 
[03/10 14:51:50    511] Analyzing clock structure done.
[03/10 14:51:50    511] Extracting original clock gating for clk... 
[03/10 14:51:50    511]   clock_tree clk contains 422 sinks and 0 clock gates.
[03/10 14:51:50    511]   Extraction for clk complete.
[03/10 14:51:50    511] Extracting original clock gating for clk done.
[03/10 14:51:50    511] Checking clock tree convergence... 
[03/10 14:51:50    511] Checking clock tree convergence done.
[03/10 14:51:50    511] Preferred extra space for top nets is 0
[03/10 14:51:50    511] Preferred extra space for trunk nets is 1
[03/10 14:51:50    511] Preferred extra space for leaf nets is 1
[03/10 14:51:50    511] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/10 14:51:50    511] Set place::cacheFPlanSiteMark to 1
[03/10 14:51:50    511] Using CCOpt effort low.
[03/10 14:51:50    511] #spOpts: N=65 
[03/10 14:51:50    511] Core basic site is core
[03/10 14:51:50    511] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:51:50    511] Begin checking placement ... (start mem=1200.4M, init mem=1200.4M)
[03/10 14:51:50    511] *info: Placed = 8476          
[03/10 14:51:50    511] *info: Unplaced = 0           
[03/10 14:51:50    511] Placement Density:100.00%(21549/21549)
[03/10 14:51:50    511] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1200.4M)
[03/10 14:51:50    511] Validating CTS configuration... 
[03/10 14:51:50    511]   Non-default CCOpt properties:
[03/10 14:51:50    511]   preferred_extra_space is set for at least one key
[03/10 14:51:50    511]   route_type is set for at least one key
[03/10 14:51:50    511]   update_io_latency: 0 (default: true)
[03/10 14:51:50    511] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 14:51:50    511] #spOpts: N=65 
[03/10 14:51:50    511] Core basic site is core
[03/10 14:51:50    511] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:51:50    511]   Route type trimming info:
[03/10 14:51:50    511]     No route type modifications were made.
[03/10 14:51:50    511]   Clock tree balancer configuration for clock_tree clk:
[03/10 14:51:50    511]   Non-default CCOpt properties for clock tree clk:
[03/10 14:51:50    511]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 14:51:50    511]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 14:51:50    511]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 14:51:50    511]   For power_domain auto-default and effective power_domain auto-default:
[03/10 14:51:50    511]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 14:51:50    511]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 14:51:50    511]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 14:51:50    511]     Unblocked area available for placement of any clock cells in power_domain auto-default: 27821.240um^2
[03/10 14:51:50    511]   Top Routing info:
[03/10 14:51:50    511]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:50    511]     Unshielded; Mask Constraint: 0.
[03/10 14:51:50    511]   Trunk Routing info:
[03/10 14:51:50    511]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:50    511]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 14:51:50    511]   Leaf Routing info:
[03/10 14:51:50    511]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:50    511]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 14:51:50    511]   Rebuilding timing graph... 
[03/10 14:51:51    511]   Rebuilding timing graph done.
[03/10 14:51:51    511]   For timing_corner WC:setup, late:
[03/10 14:51:51    511]     Slew time target (leaf):    0.105ns
[03/10 14:51:51    511]     Slew time target (trunk):   0.105ns
[03/10 14:51:51    511]     Slew time target (top):     0.105ns
[03/10 14:51:51    511]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 14:51:51    511]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 14:51:51    511]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 14:51:51    511]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 14:51:51    511]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 14:51:51    511]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 14:51:51    511]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/10 14:51:51    511]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/10 14:51:51    511]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/10 14:51:51    511]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 14:51:51    511]     Sources:                     pin clk
[03/10 14:51:51    511]     Total number of sinks:       422
[03/10 14:51:51    511]     Delay constrained sinks:     422
[03/10 14:51:51    511]     Non-leaf sinks:              0
[03/10 14:51:51    511]     Ignore pins:                 0
[03/10 14:51:51    511]    Timing corner WC:setup.late:
[03/10 14:51:51    511]     Skew target:                 0.057ns
[03/10 14:51:51    511] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:51    511] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:51    511] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:51    511]   
[03/10 14:51:51    511]   Via Selection for Estimated Routes (rule default):
[03/10 14:51:51    511]   
[03/10 14:51:51    511]   ----------------------------------------------------------------
[03/10 14:51:51    511]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 14:51:51    511]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 14:51:51    511]   ----------------------------------------------------------------
[03/10 14:51:51    511]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 14:51:51    511]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 14:51:51    511]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 14:51:51    511]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 14:51:51    511]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 14:51:51    511]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 14:51:51    511]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 14:51:51    511]   ----------------------------------------------------------------
[03/10 14:51:51    511]   
[03/10 14:51:51    511] Validating CTS configuration done.
[03/10 14:51:51    511] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 14:51:51    511]  * CCOpt property update_io_latency is false
[03/10 14:51:51    511] 
[03/10 14:51:51    511] All good
[03/10 14:51:51    511] Executing ccopt post-processing.
[03/10 14:51:51    511] Synthesizing clock trees with CCOpt...
[03/10 14:51:51    511] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 14:51:51    511] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:51:51    511] [PSP] Started earlyGlobalRoute kernel
[03/10 14:51:51    511] [PSP] Initial Peak syMemory usage = 1260.1 MB
[03/10 14:51:51    511] (I)       Reading DB...
[03/10 14:51:51    511] (I)       congestionReportName   : 
[03/10 14:51:51    511] (I)       buildTerm2TermWires    : 1
[03/10 14:51:51    511] (I)       doTrackAssignment      : 1
[03/10 14:51:51    511] (I)       dumpBookshelfFiles     : 0
[03/10 14:51:51    511] (I)       numThreads             : 1
[03/10 14:51:51    511] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:51:51    511] (I)       honorPin               : false
[03/10 14:51:51    511] (I)       honorPinGuide          : true
[03/10 14:51:51    511] (I)       honorPartition         : false
[03/10 14:51:51    511] (I)       allowPartitionCrossover: false
[03/10 14:51:51    511] (I)       honorSingleEntry       : true
[03/10 14:51:51    511] (I)       honorSingleEntryStrong : true
[03/10 14:51:51    511] (I)       handleViaSpacingRule   : false
[03/10 14:51:51    511] (I)       PDConstraint           : none
[03/10 14:51:51    511] (I)       expBetterNDRHandling   : false
[03/10 14:51:51    511] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:51:51    511] (I)       routingEffortLevel     : 3
[03/10 14:51:51    511] [NR-eagl] minRouteLayer          : 2
[03/10 14:51:51    511] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:51:51    511] (I)       numRowsPerGCell        : 1
[03/10 14:51:51    511] (I)       speedUpLargeDesign     : 0
[03/10 14:51:51    511] (I)       speedUpBlkViolationClean: 0
[03/10 14:51:51    511] (I)       multiThreadingTA       : 0
[03/10 14:51:51    511] (I)       blockedPinEscape       : 1
[03/10 14:51:51    511] (I)       blkAwareLayerSwitching : 0
[03/10 14:51:51    511] (I)       betterClockWireModeling: 1
[03/10 14:51:51    511] (I)       punchThroughDistance   : 500.00
[03/10 14:51:51    511] (I)       scenicBound            : 1.15
[03/10 14:51:51    511] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:51:51    511] (I)       source-to-sink ratio   : 0.00
[03/10 14:51:51    511] (I)       targetCongestionRatioH : 1.00
[03/10 14:51:51    511] (I)       targetCongestionRatioV : 1.00
[03/10 14:51:51    511] (I)       layerCongestionRatio   : 0.70
[03/10 14:51:51    511] (I)       m1CongestionRatio      : 0.10
[03/10 14:51:51    511] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:51:51    511] (I)       localRouteEffort       : 1.00
[03/10 14:51:51    511] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:51:51    511] (I)       supplyScaleFactorH     : 1.00
[03/10 14:51:51    511] (I)       supplyScaleFactorV     : 1.00
[03/10 14:51:51    511] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:51:51    511] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:51:51    511] (I)       blockTrack             : 
[03/10 14:51:51    511] (I)       readTROption           : true
[03/10 14:51:51    511] (I)       extraSpacingBothSide   : false
[03/10 14:51:51    511] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:51:51    511] (I)       routeSelectedNetsOnly  : false
[03/10 14:51:51    511] (I)       before initializing RouteDB syMemory usage = 1260.1 MB
[03/10 14:51:51    511] (I)       starting read tracks
[03/10 14:51:51    511] (I)       build grid graph
[03/10 14:51:51    511] (I)       build grid graph start
[03/10 14:51:51    511] [NR-eagl] Layer1 has no routable track
[03/10 14:51:51    511] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:51:51    511] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:51:51    511] (I)       build grid graph end
[03/10 14:51:51    511] (I)       Layer1   numNetMinLayer=3731
[03/10 14:51:51    511] (I)       Layer2   numNetMinLayer=0
[03/10 14:51:51    511] (I)       Layer3   numNetMinLayer=0
[03/10 14:51:51    511] (I)       Layer4   numNetMinLayer=0
[03/10 14:51:51    511] (I)       Layer5   numNetMinLayer=0
[03/10 14:51:51    511] (I)       Layer6   numNetMinLayer=0
[03/10 14:51:51    511] (I)       Layer7   numNetMinLayer=10
[03/10 14:51:51    511] (I)       Layer8   numNetMinLayer=0
[03/10 14:51:51    511] (I)       numViaLayers=7
[03/10 14:51:51    511] (I)       end build via table
[03/10 14:51:51    511] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:51:51    511] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/10 14:51:51    511] (I)       readDataFromPlaceDB
[03/10 14:51:51    511] (I)       Read net information..
[03/10 14:51:51    511] [NR-eagl] Read numTotalNets=3741  numIgnoredNets=0
[03/10 14:51:51    511] (I)       Read testcase time = 0.000 seconds
[03/10 14:51:51    511] 
[03/10 14:51:51    511] (I)       totalPins=11881  totalGlobalPin=11422 (96.14%)
[03/10 14:51:51    511] (I)       Model blockage into capacity
[03/10 14:51:51    511] (I)       Read numBlocks=2776  numPreroutedWires=0  numCapScreens=0
[03/10 14:51:51    511] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:51:51    511] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:51:51    511] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:51:51    511] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:51:51    511] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:51:51    511] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:51:51    511] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:51:51    511] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:51:51    511] (I)       Modeling time = 0.010 seconds
[03/10 14:51:51    511] 
[03/10 14:51:51    511] (I)       Number of ignored nets = 0
[03/10 14:51:51    511] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of clock nets = 1.  Ignored: No
[03/10 14:51:51    511] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:51:51    511] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:51:51    511] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:51:51    511] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/10 14:51:51    511] (I)       Before initializing earlyGlobalRoute syMemory usage = 1260.1 MB
[03/10 14:51:51    511] (I)       Layer1  viaCost=300.00
[03/10 14:51:51    511] (I)       Layer2  viaCost=100.00
[03/10 14:51:51    511] (I)       Layer3  viaCost=100.00
[03/10 14:51:51    511] (I)       Layer4  viaCost=100.00
[03/10 14:51:51    511] (I)       Layer5  viaCost=100.00
[03/10 14:51:51    511] (I)       Layer6  viaCost=200.00
[03/10 14:51:51    511] (I)       Layer7  viaCost=100.00
[03/10 14:51:51    511] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:51:51    511] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:51:51    511] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:51:51    511] (I)       Site Width          :   400  (dbu)
[03/10 14:51:51    511] (I)       Row Height          :  3600  (dbu)
[03/10 14:51:51    511] (I)       GCell Width         :  3600  (dbu)
[03/10 14:51:51    511] (I)       GCell Height        :  3600  (dbu)
[03/10 14:51:51    511] (I)       grid                :    93    92     8
[03/10 14:51:51    511] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:51:51    511] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:51:51    511] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:51:51    511] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:51:51    511] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:51:51    511] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:51:51    511] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:51:51    511] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:51:51    511] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:51:51    511] (I)       --------------------------------------------------------
[03/10 14:51:51    511] 
[03/10 14:51:51    511] [NR-eagl] ============ Routing rule table ============
[03/10 14:51:51    511] [NR-eagl] Rule id 0. Nets 3741 
[03/10 14:51:51    511] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:51:51    511] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:51:51    511] [NR-eagl] ========================================
[03/10 14:51:51    511] [NR-eagl] 
[03/10 14:51:51    511] (I)       After initializing earlyGlobalRoute syMemory usage = 1260.1 MB
[03/10 14:51:51    511] (I)       Loading and dumping file time : 0.05 seconds
[03/10 14:51:51    511] (I)       ============= Initialization =============
[03/10 14:51:51    511] (I)       total 2D Cap : 38571 = (19251 H, 19320 V)
[03/10 14:51:51    511] [NR-eagl] Layer group 1: route 10 net(s) in layer range [7, 8]
[03/10 14:51:51    511] (I)       ============  Phase 1a Route ============
[03/10 14:51:51    511] (I)       Phase 1a runs 0.00 seconds
[03/10 14:51:51    511] (I)       Usage: 413 = (110 H, 303 V) = (0.57% H, 1.57% V) = (1.980e+02um H, 5.454e+02um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1b Route ============
[03/10 14:51:51    511] (I)       Usage: 413 = (110 H, 303 V) = (0.57% H, 1.57% V) = (1.980e+02um H, 5.454e+02um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.434000e+02um
[03/10 14:51:51    511] (I)       ============  Phase 1c Route ============
[03/10 14:51:51    511] (I)       Usage: 413 = (110 H, 303 V) = (0.57% H, 1.57% V) = (1.980e+02um H, 5.454e+02um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1d Route ============
[03/10 14:51:51    511] (I)       Usage: 413 = (110 H, 303 V) = (0.57% H, 1.57% V) = (1.980e+02um H, 5.454e+02um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1e Route ============
[03/10 14:51:51    511] (I)       Phase 1e runs 0.00 seconds
[03/10 14:51:51    511] (I)       Usage: 413 = (110 H, 303 V) = (0.57% H, 1.57% V) = (1.980e+02um H, 5.454e+02um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.434000e+02um
[03/10 14:51:51    511] [NR-eagl] 
[03/10 14:51:51    511] (I)       dpBasedLA: time=0.00  totalOF=59  totalVia=329  totalWL=413  total(Via+WL)=742 
[03/10 14:51:51    511] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:51:51    511] [NR-eagl] Layer group 2: route 3731 net(s) in layer range [2, 8]
[03/10 14:51:51    511] (I)       ============  Phase 1a Route ============
[03/10 14:51:51    511] (I)       Phase 1a runs 0.01 seconds
[03/10 14:51:51    511] (I)       Usage: 23379 = (10606 H, 12773 V) = (6.36% H, 6.22% V) = (1.909e+04um H, 2.299e+04um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1b Route ============
[03/10 14:51:51    511] (I)       Usage: 23379 = (10606 H, 12773 V) = (6.36% H, 6.22% V) = (1.909e+04um H, 2.299e+04um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.133880e+04um
[03/10 14:51:51    511] (I)       ============  Phase 1c Route ============
[03/10 14:51:51    511] (I)       Usage: 23379 = (10606 H, 12773 V) = (6.36% H, 6.22% V) = (1.909e+04um H, 2.299e+04um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1d Route ============
[03/10 14:51:51    511] (I)       Usage: 23379 = (10606 H, 12773 V) = (6.36% H, 6.22% V) = (1.909e+04um H, 2.299e+04um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============  Phase 1e Route ============
[03/10 14:51:51    511] (I)       Phase 1e runs 0.00 seconds
[03/10 14:51:51    511] (I)       Usage: 23379 = (10606 H, 12773 V) = (6.36% H, 6.22% V) = (1.909e+04um H, 2.299e+04um V)
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 4.133880e+04um
[03/10 14:51:51    511] [NR-eagl] 
[03/10 14:51:51    511] (I)       dpBasedLA: time=0.00  totalOF=325  totalVia=21592  totalWL=22966  total(Via+WL)=44558 
[03/10 14:51:51    511] (I)       ============  Phase 1l Route ============
[03/10 14:51:51    511] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:51:51    511] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:51:51    511] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:51:51    511] (I)       
[03/10 14:51:51    511] (I)       ============= track Assignment ============
[03/10 14:51:51    511] (I)       extract Global 3D Wires
[03/10 14:51:51    511] (I)       Extract Global WL : time=0.00
[03/10 14:51:51    511] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:51:51    511] (I)       Initialization real time=0.00 seconds
[03/10 14:51:51    512] (I)       Kernel real time=0.04 seconds
[03/10 14:51:51    512] (I)       End Greedy Track Assignment
[03/10 14:51:51    512] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11790
[03/10 14:51:51    512] [NR-eagl] Layer2(M2)(V) length: 1.925430e+04um, number of vias: 16808
[03/10 14:51:51    512] [NR-eagl] Layer3(M3)(H) length: 1.904210e+04um, number of vias: 625
[03/10 14:51:51    512] [NR-eagl] Layer4(M4)(V) length: 2.545428e+03um, number of vias: 321
[03/10 14:51:51    512] [NR-eagl] Layer5(M5)(H) length: 9.567900e+02um, number of vias: 262
[03/10 14:51:51    512] [NR-eagl] Layer6(M6)(V) length: 1.679200e+03um, number of vias: 43
[03/10 14:51:51    512] [NR-eagl] Layer7(M7)(H) length: 2.048000e+02um, number of vias: 49
[03/10 14:51:51    512] [NR-eagl] Layer8(M8)(V) length: 5.436000e+02um, number of vias: 0
[03/10 14:51:51    512] [NR-eagl] Total length: 4.422622e+04um, number of vias: 29898
[03/10 14:51:51    512] [NR-eagl] End Peak syMemory usage = 1194.9 MB
[03/10 14:51:51    512] [NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
[03/10 14:51:51    512] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[03/10 14:51:51    512] #spOpts: N=65 
[03/10 14:51:51    512] Core basic site is core
[03/10 14:51:51    512] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:51:51    512] Validating CTS configuration... 
[03/10 14:51:51    512]   Non-default CCOpt properties:
[03/10 14:51:51    512]   cts_merge_clock_gates is set for at least one key
[03/10 14:51:51    512]   cts_merge_clock_logic is set for at least one key
[03/10 14:51:51    512]   preferred_extra_space is set for at least one key
[03/10 14:51:51    512]   route_type is set for at least one key
[03/10 14:51:51    512]   update_io_latency: 0 (default: true)
[03/10 14:51:51    512]   Route type trimming info:
[03/10 14:51:51    512]     No route type modifications were made.
[03/10 14:51:51    512]   Clock tree balancer configuration for clock_tree clk:
[03/10 14:51:51    512]   Non-default CCOpt properties for clock tree clk:
[03/10 14:51:51    512]     cts_merge_clock_gates: true (default: false)
[03/10 14:51:51    512]     cts_merge_clock_logic: true (default: false)
[03/10 14:51:51    512]     route_type (leaf): default_route_type_leaf (default: default)
[03/10 14:51:51    512]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/10 14:51:51    512]     route_type (top): default_route_type_nonleaf (default: default)
[03/10 14:51:51    512]   For power_domain auto-default and effective power_domain auto-default:
[03/10 14:51:51    512]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/10 14:51:51    512]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/10 14:51:51    512]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/10 14:51:51    512]     Unblocked area available for placement of any clock cells in power_domain auto-default: 27821.240um^2
[03/10 14:51:51    512]   Top Routing info:
[03/10 14:51:51    512]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:51    512]     Unshielded; Mask Constraint: 0.
[03/10 14:51:51    512]   Trunk Routing info:
[03/10 14:51:51    512]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:51    512]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 14:51:51    512]   Leaf Routing info:
[03/10 14:51:51    512]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/10 14:51:51    512]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/10 14:51:51    512] Updating RC grid for preRoute extraction ...
[03/10 14:51:51    512] Initializing multi-corner capacitance tables ... 
[03/10 14:51:51    512] Initializing multi-corner resistance tables ...
[03/10 14:51:51    512]   Rebuilding timing graph... 
[03/10 14:51:51    512]   Rebuilding timing graph done.
[03/10 14:51:51    512]   For timing_corner WC:setup, late:
[03/10 14:51:51    512]     Slew time target (leaf):    0.105ns
[03/10 14:51:51    512]     Slew time target (trunk):   0.105ns
[03/10 14:51:51    512]     Slew time target (top):     0.105ns
[03/10 14:51:51    512]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/10 14:51:51    512]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/10 14:51:51    512]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/10 14:51:52    512]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/10 14:51:52    512]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/10 14:51:52    512]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/10 14:51:52    512]   Clock tree balancer configuration for skew_group clk/CON:
[03/10 14:51:52    512]     Sources:                     pin clk
[03/10 14:51:52    512]     Total number of sinks:       422
[03/10 14:51:52    512]     Delay constrained sinks:     422
[03/10 14:51:52    512]     Non-leaf sinks:              0
[03/10 14:51:52    512]     Ignore pins:                 0
[03/10 14:51:52    512]    Timing corner WC:setup.late:
[03/10 14:51:52    512]     Skew target:                 0.057ns
[03/10 14:51:52    512] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:52    512] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:52    512] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/10 14:51:52    512]   
[03/10 14:51:52    512]   Via Selection for Estimated Routes (rule default):
[03/10 14:51:52    512]   
[03/10 14:51:52    512]   ----------------------------------------------------------------
[03/10 14:51:52    512]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 14:51:52    512]   Range                    (Ohm)    (fF)     (fs)     Only
[03/10 14:51:52    512]   ----------------------------------------------------------------
[03/10 14:51:52    512]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 14:51:52    512]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 14:51:52    512]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 14:51:52    512]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 14:51:52    512]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 14:51:52    512]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 14:51:52    512]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 14:51:52    512]   ----------------------------------------------------------------
[03/10 14:51:52    512]   
[03/10 14:51:52    512] Validating CTS configuration done.
[03/10 14:51:52    512] Adding driver cell for primary IO roots...
[03/10 14:51:52    512] Maximizing clock DAG abstraction... 
[03/10 14:51:52    512] Maximizing clock DAG abstraction done.
[03/10 14:51:52    512] Synthesizing clock trees... #spOpts: N=65 
[03/10 14:51:52    512] 
[03/10 14:51:52    512]   Merging duplicate siblings in DAG... 
[03/10 14:51:52    512]     Resynthesising clock tree into netlist... 
[03/10 14:51:52    512]     Resynthesising clock tree into netlist done.
[03/10 14:51:52    512]     Summary of the merge of duplicate siblings
[03/10 14:51:52    512]     
[03/10 14:51:52    512]     ----------------------------------------------------------
[03/10 14:51:52    512]     Description                          Number of occurrences
[03/10 14:51:52    512]     ----------------------------------------------------------
[03/10 14:51:52    512]     Total clock gates                              0
[03/10 14:51:52    512]     Globally unique enables                        0
[03/10 14:51:52    512]     Potentially mergeable clock gates              0
[03/10 14:51:52    512]     Actually merged                                0
[03/10 14:51:52    512]     ----------------------------------------------------------
[03/10 14:51:52    512]     
[03/10 14:51:52    512]     
[03/10 14:51:52    512]     Disconnecting clock tree from netlist... 
[03/10 14:51:52    512]     Disconnecting clock tree from netlist done.
[03/10 14:51:52    512]   Merging duplicate siblings in DAG done.
[03/10 14:51:52    512]   Clustering... 
[03/10 14:51:52    512]     Clock DAG stats before clustering:
[03/10 14:51:52    512]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/10 14:51:52    512]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/10 14:51:52    512]     Clustering clock_tree clk... 
[03/10 14:51:52    512]       Creating channel graph for ccopt_3_8... 
[03/10 14:51:52    512]       Creating channel graph for ccopt_3_8 done.
[03/10 14:51:52    512]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/10 14:51:52    512]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/10 14:51:52    512]       Rebuilding timing graph... 
[03/10 14:51:52    512]       Rebuilding timing graph done.
[03/10 14:51:52    513]     Clustering clock_tree clk done.
[03/10 14:51:52    513]     Clock DAG stats after bottom-up phase:
[03/10 14:51:52    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:52    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:52    513]     Legalizing clock trees... 
[03/10 14:51:52    513]       Resynthesising clock tree into netlist... 
[03/10 14:51:52    513]       Resynthesising clock tree into netlist done.
[03/10 14:51:52    513] #spOpts: N=65 
[03/10 14:51:52    513] *** Starting refinePlace (0:08:33 mem=1260.1M) ***
[03/10 14:51:52    513] Total net bbox length = 3.844e+04 (1.734e+04 2.110e+04) (ext = 2.455e+03)
[03/10 14:51:52    513] Starting refinePlace ...
[03/10 14:51:52    513] **ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
[03/10 14:51:52    513] Type 'man IMPSP-2002' for more detail.
[03/10 14:51:52    513] Total net bbox length = 3.844e+04 (1.734e+04 2.110e+04) (ext = 2.455e+03)
[03/10 14:51:52    513] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.1MB
[03/10 14:51:52    513] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1260.1MB) @(0:08:33 - 0:08:33).
[03/10 14:51:52    513] *** Finished refinePlace (0:08:33 mem=1260.1M) ***
[03/10 14:51:52    513] #spOpts: N=65 
[03/10 14:51:52    513]       Disconnecting clock tree from netlist... 
[03/10 14:51:52    513]       Disconnecting clock tree from netlist done.
[03/10 14:51:52    513] #spOpts: N=65 
[03/10 14:51:52    513]       Rebuilding timing graph... 
[03/10 14:51:52    513]       Rebuilding timing graph done.
[03/10 14:51:52    513]       
[03/10 14:51:52    513]       Clock tree legalization - Histogram:
[03/10 14:51:52    513]       ====================================
[03/10 14:51:52    513]       
[03/10 14:51:52    513]       --------------------------------
[03/10 14:51:52    513]       Movement (um)    Number of cells
[03/10 14:51:52    513]       --------------------------------
[03/10 14:51:52    513]         (empty table)
[03/10 14:51:52    513]       --------------------------------
[03/10 14:51:52    513]       
[03/10 14:51:52    513]       
[03/10 14:51:52    513]       Clock tree legalization - There are no Movements:
[03/10 14:51:52    513]       =================================================
[03/10 14:51:52    513]       
[03/10 14:51:52    513]       ---------------------------------------------
[03/10 14:51:52    513]       Movement (um)    Desired     Achieved    Node
[03/10 14:51:52    513]                        location    location    
[03/10 14:51:52    513]       ---------------------------------------------
[03/10 14:51:52    513]         (empty table)
[03/10 14:51:52    513]       ---------------------------------------------
[03/10 14:51:52    513]       
[03/10 14:51:52    513]     Legalizing clock trees done.
[03/10 14:51:52    513]     Clock DAG stats after 'Clustering':
[03/10 14:51:52    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:52    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:52    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:52    513]       wire capacitance : top=0.000pF, trunk=0.026pF, leaf=0.398pF, total=0.424pF
[03/10 14:51:52    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:52    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:52    513]     Clock DAG net violations after 'Clustering':none
[03/10 14:51:52    513]     Clock tree state after 'Clustering':
[03/10 14:51:52    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:52    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.070, 0.099}] (wid=0.013 ws=0.012) (gid=0.115 gs=0.061)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Clustering done.
[03/10 14:51:53    513]   Resynthesising clock tree into netlist... 
[03/10 14:51:53    513]   Resynthesising clock tree into netlist done.
[03/10 14:51:53    513]   Updating congestion map to accurately time the clock tree... 
[03/10 14:51:53    513]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=8484 and nets=4012 using extraction engine 'preRoute' .
[03/10 14:51:53    513] PreRoute RC Extraction called for design mac_array.
[03/10 14:51:53    513] RC Extraction called in multi-corner(2) mode.
[03/10 14:51:53    513] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:51:53    513] RCMode: PreRoute
[03/10 14:51:53    513]       RC Corner Indexes            0       1   
[03/10 14:51:53    513] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:51:53    513] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:53    513] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:53    513] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:53    513] Shrink Factor                : 1.00000
[03/10 14:51:53    513] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:51:53    513] Using capacitance table file ...
[03/10 14:51:53    513] Updating RC grid for preRoute extraction ...
[03/10 14:51:53    513] Initializing multi-corner capacitance tables ... 
[03/10 14:51:53    513] Initializing multi-corner resistance tables ...
[03/10 14:51:53    513] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1194.887M)
[03/10 14:51:53    513] 
[03/10 14:51:53    513]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:51:53    513]   Updating congestion map to accurately time the clock tree done.
[03/10 14:51:53    513]   Disconnecting clock tree from netlist... 
[03/10 14:51:53    513]   Disconnecting clock tree from netlist done.
[03/10 14:51:53    513]   Rebuilding timing graph... 
[03/10 14:51:53    513]   Rebuilding timing graph done.
[03/10 14:51:53    513]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 14:51:53    513]   Rebuilding timing graph   cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]   Rebuilding timing graph   cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]   Rebuilding timing graph   sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 14:51:53    513]   Clock tree state After congestion update:
[03/10 14:51:53    513]     clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]     skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]   Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Fixing clock tree slew time and max cap violations... 
[03/10 14:51:53    513]     Fixing clock tree overload: 
[03/10 14:51:53    513]     Fixing clock tree overload: ..
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% 
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ..
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:51:53    513]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/10 14:51:53    513]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Fixing clock tree slew time and max cap violations done.
[03/10 14:51:53    513]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/10 14:51:53    513]     Fixing clock tree overload: 
[03/10 14:51:53    513]     Fixing clock tree overload: ..
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% 
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ..
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:51:53    513]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:51:53    513]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/10 14:51:53    513]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/10 14:51:53    513]   Removing unnecessary root buffering... 
[03/10 14:51:53    513]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/10 14:51:53    513]     Clock tree state after 'Removing unnecessary root buffering':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Removing unnecessary root buffering done.
[03/10 14:51:53    513]   Equalizing net lengths... 
[03/10 14:51:53    513]     Clock DAG stats after 'Equalizing net lengths':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Equalizing net lengths':none
[03/10 14:51:53    513]     Clock tree state after 'Equalizing net lengths':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Equalizing net lengths done.
[03/10 14:51:53    513]   Reducing insertion delay 1... 
[03/10 14:51:53    513]     Clock DAG stats after 'Reducing insertion delay 1':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/10 14:51:53    513]     Clock tree state after 'Reducing insertion delay 1':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Reducing insertion delay 1 done.
[03/10 14:51:53    513]   Removing longest path buffering... 
[03/10 14:51:53    513]     Clock DAG stats after removing longest path buffering:
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after removing longest path buffering:none
[03/10 14:51:53    513]     Clock tree state after removing longest path buffering:
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]     Clock DAG stats after 'Removing longest path buffering':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.399pF, total=0.425pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=169.755um, leaf=2245.037um, total=2414.793um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Removing longest path buffering':none
[03/10 14:51:53    513]     Clock tree state after 'Removing longest path buffering':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.120, avg=0.073, sd=0.009], skew [0.061 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.014 ws=0.012) (gid=0.115 gs=0.062)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.120ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Removing longest path buffering done.
[03/10 14:51:53    513]   Reducing insertion delay 2... 
[03/10 14:51:53    513]     Path optimization required 110 stage delay updates 
[03/10 14:51:53    513]     Clock DAG stats after 'Reducing insertion delay 2':
[03/10 14:51:53    513]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    513]       cell areas     : b=80.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=80.640um^2
[03/10 14:51:53    513]       gate capacitance : top=0.000pF, trunk=0.044pF, leaf=0.397pF, total=0.441pF
[03/10 14:51:53    513]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.395pF, total=0.422pF
[03/10 14:51:53    513]       wire lengths   : top=0.000um, trunk=171.912um, leaf=2221.480um, total=2393.392um
[03/10 14:51:53    513]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    513]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/10 14:51:53    513]     Clock tree state after 'Reducing insertion delay 2':
[03/10 14:51:53    513]       clock_tree clk: worst slew is leaf(0.079),trunk(0.007),top(nil), margined worst slew is leaf(0.079),trunk(0.007),top(nil)
[03/10 14:51:53    513]       skew_group clk/CON: insertion delay [min=0.059, max=0.119, avg=0.073, sd=0.009], skew [0.060 vs 0.057*, 96% {0.059, 0.071, 0.099}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:53    513]     Clock network insertion delays are now [0.059ns, 0.119ns] average 0.073ns std.dev 0.009ns
[03/10 14:51:53    513]   Reducing insertion delay 2 done.
[03/10 14:51:53    513]   Reducing clock tree power 1... 
[03/10 14:51:53    513]     Resizing gates: 
[03/10 14:51:53    513]     Resizing gates: .
[03/10 14:51:53    513]     Resizing gates: ...
[03/10 14:51:53    514]     Resizing gates: ... 20% .
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% 
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ..
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ...
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ... 60% .
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:51:53    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:51:53    514]     Clock DAG stats after 'Reducing clock tree power 1':
[03/10 14:51:53    514]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    514]       cell areas     : b=72.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=72.000um^2
[03/10 14:51:53    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.397pF, total=0.436pF
[03/10 14:51:53    514]       wire capacitance : top=0.000pF, trunk=0.027pF, leaf=0.394pF, total=0.422pF
[03/10 14:51:53    514]       wire lengths   : top=0.000um, trunk=172.037um, leaf=2219.730um, total=2391.767um
[03/10 14:51:53    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    514]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/10 14:51:53    514]     Clock tree state after 'Reducing clock tree power 1':
[03/10 14:51:53    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.007),top(nil), margined worst slew is leaf(0.099),trunk(0.007),top(nil)
[03/10 14:51:53    514]       skew_group clk/CON: insertion delay [min=0.059, max=0.118, avg=0.079, sd=0.009], skew [0.060 vs 0.057*, 97.2% {0.059, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:53    514]     Clock network insertion delays are now [0.059ns, 0.118ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:53    514]   Reducing clock tree power 1 done.
[03/10 14:51:53    514]   Reducing clock tree power 2... 
[03/10 14:51:53    514]     Path optimization required 58 stage delay updates 
[03/10 14:51:53    514]     Clock DAG stats after 'Reducing clock tree power 2':
[03/10 14:51:53    514]       cell counts    : b=8, i=0, cg=0, l=0, total=8
[03/10 14:51:53    514]       cell areas     : b=72.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=72.000um^2
[03/10 14:51:53    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.397pF, total=0.436pF
[03/10 14:51:53    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.400pF, total=0.431pF
[03/10 14:51:53    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2259.463um, total=2458.400um
[03/10 14:51:53    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:53    514]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/10 14:51:53    514]     Clock tree state after 'Reducing clock tree power 2':
[03/10 14:51:53    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.007),top(nil), margined worst slew is leaf(0.099),trunk(0.007),top(nil)
[03/10 14:51:53    514]       skew_group clk/CON: insertion delay [min=0.061, max=0.118, avg=0.079, sd=0.009], skew [0.057 vs 0.057*, 97.2% {0.061, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.061)
[03/10 14:51:53    514]     Clock network insertion delays are now [0.061ns, 0.118ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:53    514]   Reducing clock tree power 2 done.
[03/10 14:51:53    514]   Approximately balancing fragments step... 
[03/10 14:51:53    514]     Resolving skew group constraints... 
[03/10 14:51:53    514]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 14:51:54    514]     Resolving skew group constraints done.
[03/10 14:51:54    514]     Approximately balancing fragments... 
[03/10 14:51:54    514]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/10 14:51:54    514]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/10 14:51:54    514]           cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]           cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]           gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]           wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]           wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]           sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/10 14:51:54    514]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/10 14:51:54    514]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/10 14:51:54    514]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/10 14:51:54    514]           cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]           cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]           gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]           wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]           wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]           sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
[03/10 14:51:54    514]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/10 14:51:54    514]     Approximately balancing fragments done.
[03/10 14:51:54    514]     Clock DAG stats after 'Approximately balancing fragments step':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/10 14:51:54    514]     Clock tree state after 'Approximately balancing fragments step':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Approximately balancing fragments step done.
[03/10 14:51:54    514]   Clock DAG stats after Approximately balancing fragments:
[03/10 14:51:54    514]     cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]     cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]     gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]     wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]     wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]     sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]   Clock DAG net violations after Approximately balancing fragments:none
[03/10 14:51:54    514]   Clock tree state after Approximately balancing fragments:
[03/10 14:51:54    514]     clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]     skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]   Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Improving fragments clock skew... 
[03/10 14:51:54    514]     Clock DAG stats after 'Improving fragments clock skew':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/10 14:51:54    514]     Clock tree state after 'Improving fragments clock skew':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Improving fragments clock skew done.
[03/10 14:51:54    514]   Approximately balancing step... 
[03/10 14:51:54    514]     Resolving skew group constraints... 
[03/10 14:51:54    514]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 14:51:54    514]     Resolving skew group constraints done.
[03/10 14:51:54    514]     Approximately balancing... 
[03/10 14:51:54    514]       Approximately balancing, wire and cell delays, iteration 1... 
[03/10 14:51:54    514]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/10 14:51:54    514]           cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]           cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]           gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]           wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]           wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]           sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/10 14:51:54    514]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/10 14:51:54    514]     Approximately balancing done.
[03/10 14:51:54    514]     Clock DAG stats after 'Approximately balancing step':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Approximately balancing step':none
[03/10 14:51:54    514]     Clock tree state after 'Approximately balancing step':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514] BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[03/10 14:51:54    514] {clk/CON,WC: 1186.06 -> 1190.86}
[03/10 14:51:54    514]   Approximately balancing step done.
[03/10 14:51:54    514]   Fixing clock tree overload... 
[03/10 14:51:54    514]     Fixing clock tree overload: 
[03/10 14:51:54    514]     Fixing clock tree overload: .
[03/10 14:51:54    514]     Fixing clock tree overload: ...
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% .
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% 
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ..
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ...
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:51:54    514]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:51:54    514]     Clock DAG stats after 'Fixing clock tree overload':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/10 14:51:54    514]     Clock tree state after 'Fixing clock tree overload':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Fixing clock tree overload done.
[03/10 14:51:54    514]   Approximately balancing paths... 
[03/10 14:51:54    514]     Added 0 buffers.
[03/10 14:51:54    514]     Clock DAG stats after 'Approximately balancing paths':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.409pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Approximately balancing paths':none
[03/10 14:51:54    514]     Clock tree state after 'Approximately balancing paths':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Approximately balancing paths done.
[03/10 14:51:54    514]   Resynthesising clock tree into netlist... 
[03/10 14:51:54    514]   Resynthesising clock tree into netlist done.
[03/10 14:51:54    514]   Updating congestion map to accurately time the clock tree... 
[03/10 14:51:54    514]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=8485 and nets=4013 using extraction engine 'preRoute' .
[03/10 14:51:54    514] PreRoute RC Extraction called for design mac_array.
[03/10 14:51:54    514] RC Extraction called in multi-corner(2) mode.
[03/10 14:51:54    514] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:51:54    514] RCMode: PreRoute
[03/10 14:51:54    514]       RC Corner Indexes            0       1   
[03/10 14:51:54    514] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:51:54    514] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    514] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    514] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    514] Shrink Factor                : 1.00000
[03/10 14:51:54    514] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:51:54    514] Using capacitance table file ...
[03/10 14:51:54    514] Updating RC grid for preRoute extraction ...
[03/10 14:51:54    514] Initializing multi-corner capacitance tables ... 
[03/10 14:51:54    514] Initializing multi-corner resistance tables ...
[03/10 14:51:54    514] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1194.891M)
[03/10 14:51:54    514] 
[03/10 14:51:54    514]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:51:54    514]   Updating congestion map to accurately time the clock tree done.
[03/10 14:51:54    514]   Disconnecting clock tree from netlist... 
[03/10 14:51:54    514]   Disconnecting clock tree from netlist done.
[03/10 14:51:54    514]   Rebuilding timing graph... 
[03/10 14:51:54    514]   Rebuilding timing graph done.
[03/10 14:51:54    514]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/10 14:51:54    514]   Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]   Rebuilding timing graph   cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.410pF, total=0.440pF
[03/10 14:51:54    514]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]   Rebuilding timing graph   sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/10 14:51:54    514]   Clock tree state After congestion update:
[03/10 14:51:54    514]     clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]     skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]   Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Improving clock skew... 
[03/10 14:51:54    514]     Clock DAG stats after 'Improving clock skew':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.410pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Improving clock skew':none
[03/10 14:51:54    514]     Clock tree state after 'Improving clock skew':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Improving clock skew done.
[03/10 14:51:54    514]   Reducing clock tree power 3... 
[03/10 14:51:54    514]     Initial gate capacitance is (rise=0.439pF fall=0.437pF).
[03/10 14:51:54    514]     Resizing gates: 
[03/10 14:51:54    514]     Resizing gates: .
[03/10 14:51:54    514]     Resizing gates: ...
[03/10 14:51:54    514]     Resizing gates: ... 20% .
[03/10 14:51:54    514]     Resizing gates: ... 20% ...
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% .
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ..
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% 
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:51:54    514]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:51:54    514]     Clock DAG stats after 'Reducing clock tree power 3':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.410pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/10 14:51:54    514]     Clock tree state after 'Reducing clock tree power 3':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Reducing clock tree power 3 done.
[03/10 14:51:54    514]   Improving insertion delay... 
[03/10 14:51:54    514]     Clock DAG stats after improving insertion delay:
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.410pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after improving insertion delay:none
[03/10 14:51:54    514]     Clock tree state after improving insertion delay:
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]     Clock DAG stats after 'Improving insertion delay':
[03/10 14:51:54    514]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:51:54    514]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:51:54    514]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:51:54    514]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.410pF, total=0.440pF
[03/10 14:51:54    514]       wire lengths   : top=0.000um, trunk=198.938um, leaf=2325.688um, total=2524.625um
[03/10 14:51:54    514]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:51:54    514]     Clock DAG net violations after 'Improving insertion delay':none
[03/10 14:51:54    514]     Clock tree state after 'Improving insertion delay':
[03/10 14:51:54    514]       clock_tree clk: worst slew is leaf(0.099),trunk(0.061),top(nil), margined worst slew is leaf(0.099),trunk(0.061),top(nil)
[03/10 14:51:54    514]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.079, sd=0.009], skew [0.056 vs 0.057, 96.9% {0.063, 0.079, 0.108}] (wid=0.013 ws=0.012) (gid=0.114 gs=0.060)
[03/10 14:51:54    514]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.079ns std.dev 0.009ns
[03/10 14:51:54    514]   Improving insertion delay done.
[03/10 14:51:54    514]   Total capacitance is (rise=0.879pF fall=0.877pF), of which (rise=0.440pF fall=0.440pF) is wire, and (rise=0.439pF fall=0.437pF) is gate.
[03/10 14:51:54    514]   Legalizer releasing space for clock trees... 
[03/10 14:51:54    514]   Legalizer releasing space for clock trees done.
[03/10 14:51:54    514]   Updating netlist... 
[03/10 14:51:54    514] *
[03/10 14:51:54    514] * Starting clock placement refinement...
[03/10 14:51:54    514] *
[03/10 14:51:54    514] * First pass: Refine non-clock instances...
[03/10 14:51:54    514] *
[03/10 14:51:54    514] #spOpts: N=65 
[03/10 14:51:54    514] *** Starting refinePlace (0:08:35 mem=1260.1M) ***
[03/10 14:51:54    514] Total net bbox length = 3.855e+04 (1.735e+04 2.119e+04) (ext = 2.455e+03)
[03/10 14:51:54    514] Starting refinePlace ...
[03/10 14:51:54    514] **ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
[03/10 14:51:54    514] Type 'man IMPSP-2002' for more detail.
[03/10 14:51:54    514] Total net bbox length = 3.855e+04 (1.735e+04 2.119e+04) (ext = 2.455e+03)
[03/10 14:51:54    514] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.1MB
[03/10 14:51:54    514] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1260.1MB) @(0:08:35 - 0:08:35).
[03/10 14:51:54    514] *** Finished refinePlace (0:08:35 mem=1260.1M) ***
[03/10 14:51:54    514] *
[03/10 14:51:54    514] * Second pass: Refine clock instances...
[03/10 14:51:54    514] *
[03/10 14:51:54    514] #spOpts: N=65 mergeVia=F 
[03/10 14:51:54    514] *** Starting refinePlace (0:08:35 mem=1260.1M) ***
[03/10 14:51:54    514] Total net bbox length = 3.855e+04 (1.735e+04 2.119e+04) (ext = 2.455e+03)
[03/10 14:51:54    514] Starting refinePlace ...
[03/10 14:51:54    514] **ERROR: (IMPSP-2002):	Density too high (100.3%), stopping detail placement.
[03/10 14:51:54    514] Type 'man IMPSP-2002' for more detail.
[03/10 14:51:54    514] Total net bbox length = 3.855e+04 (1.735e+04 2.119e+04) (ext = 2.455e+03)
[03/10 14:51:54    514] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1260.1MB
[03/10 14:51:54    514] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1260.1MB) @(0:08:35 - 0:08:35).
[03/10 14:51:54    514] *** Finished refinePlace (0:08:35 mem=1260.1M) ***
[03/10 14:51:54    514] *
[03/10 14:51:54    514] * No clock instances moved during refinement.
[03/10 14:51:54    514] *
[03/10 14:51:54    514] * Finished with clock placement refinement.
[03/10 14:51:54    514] *
[03/10 14:51:54    514] #spOpts: N=65 
[03/10 14:51:54    514] 
[03/10 14:51:54    514]     Rebuilding timing graph... 
[03/10 14:51:54    515]     Rebuilding timing graph done.
[03/10 14:51:54    515]     Clock implementation routing... Net route status summary:
[03/10 14:51:54    515]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 14:51:54    515]   Non-clock:  3740 (unrouted=0, trialRouted=3740, noStatus=0, routed=0, fixed=0)
[03/10 14:51:54    515] (Not counting 263 nets with <2 term connections)
[03/10 14:51:54    515] 
[03/10 14:51:54    515]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=8485 and nets=4013 using extraction engine 'preRoute' .
[03/10 14:51:54    515] PreRoute RC Extraction called for design mac_array.
[03/10 14:51:54    515] RC Extraction called in multi-corner(2) mode.
[03/10 14:51:54    515] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:51:54    515] RCMode: PreRoute
[03/10 14:51:54    515]       RC Corner Indexes            0       1   
[03/10 14:51:54    515] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:51:54    515] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    515] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    515] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:51:54    515] Shrink Factor                : 1.00000
[03/10 14:51:54    515] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:51:54    515] Using capacitance table file ...
[03/10 14:51:54    515] Updating RC grid for preRoute extraction ...
[03/10 14:51:54    515] Initializing multi-corner capacitance tables ... 
[03/10 14:51:54    515] Initializing multi-corner resistance tables ...
[03/10 14:51:54    515] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1261.664M)
[03/10 14:51:54    515] 
[03/10 14:51:54    515]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:51:54    515] 
[03/10 14:51:54    515] CCOPT: Preparing to route 10 clock nets with NanoRoute.
[03/10 14:51:54    515]   All net are default rule.
[03/10 14:51:54    515]   Removed pre-existing routes for 10 nets.
[03/10 14:51:54    515]   Preferred NanoRoute mode settings: Current
[03/10 14:51:54    515] 
[03/10 14:51:54    515]   drouteAutoStop = "false"
[03/10 14:51:54    515]   drouteEndIteration = "20"
[03/10 14:51:54    515]   drouteExpDeterministicMultiThread = "true"
[03/10 14:51:54    515]   envHonorGlobalRoute = "false"
[03/10 14:51:54    515]   grouteExpUseNanoRoute2 = "false"
[03/10 14:51:54    515]   routeAllowPinAsFeedthrough = "false"
[03/10 14:51:54    515]   routeExpDeterministicMultiThread = "true"
[03/10 14:51:54    515]   routeSelectedNetOnly = "true"
[03/10 14:51:54    515]   routeWithEco = "true"
[03/10 14:51:54    515]   routeWithSiDriven = "false"
[03/10 14:51:54    515]   routeWithTimingDriven = "false"
[03/10 14:51:54    515]       Clock detailed routing... 
[03/10 14:51:54    515] globalDetailRoute
[03/10 14:51:54    515] 
[03/10 14:51:54    515] #setNanoRouteMode -drouteAutoStop false
[03/10 14:51:54    515] #setNanoRouteMode -drouteEndIteration 20
[03/10 14:51:54    515] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/10 14:51:54    515] #setNanoRouteMode -routeSelectedNetOnly true
[03/10 14:51:54    515] #setNanoRouteMode -routeWithEco true
[03/10 14:51:54    515] #setNanoRouteMode -routeWithSiDriven false
[03/10 14:51:54    515] #setNanoRouteMode -routeWithTimingDriven false
[03/10 14:51:54    515] #Start globalDetailRoute on Mon Mar 10 14:51:54 2025
[03/10 14:51:54    515] #
[03/10 14:51:55    516] ### Net info: total nets: 4013
[03/10 14:51:55    516] ### Net info: dirty nets: 10
[03/10 14:51:55    516] ### Net info: marked as disconnected nets: 0
[03/10 14:51:55    516] ### Net info: fully routed nets: 0
[03/10 14:51:55    516] ### Net info: trivial (single pin) nets: 0
[03/10 14:51:55    516] ### Net info: unrouted nets: 4013
[03/10 14:51:55    516] ### Net info: re-extraction nets: 0
[03/10 14:51:55    516] ### Net info: selected nets: 10
[03/10 14:51:55    516] ### Net info: ignored nets: 0
[03/10 14:51:55    516] ### Net info: skip routing nets: 0
[03/10 14:51:55    516] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 14:51:55    516] #Start routing data preparation.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 14:51:55    516] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 14:51:55    516] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 14:51:55    516] #Minimum voltage of a net in the design = 0.000.
[03/10 14:51:55    516] #Maximum voltage of a net in the design = 1.100.
[03/10 14:51:55    516] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 14:51:55    516] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 14:51:55    516] #Voltage range [0.000 - 1.100] has 4011 nets.
[03/10 14:52:05    525] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 14:52:05    525] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:52:05    525] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:52:05    525] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:52:05    525] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:52:05    525] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:52:05    525] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:52:05    525] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff0 genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC153_n771. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff0 genblk1_0__mac_col_inst/mac_8in_instance/U851. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff2 genblk1_0__mac_col_inst/mac_8in_instance/U162. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff2 genblk1_0__mac_col_inst/mac_8in_instance/U2065. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff3 genblk1_0__mac_col_inst/mac_8in_instance/U1950. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff4 genblk1_0__mac_col_inst/mac_8in_instance/U661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff4 genblk1_0__mac_col_inst/mac_8in_instance/U938. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff6 genblk1_0__mac_col_inst/mac_8in_instance/U169. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff8 genblk1_0__mac_col_inst/mac_8in_instance/U166. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_cdb_BUF_CLOCK_NODE_UID_A5050 genblk1_0__mac_col_inst/mac_8in_instance/U1127. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2111) Found overlapping instances genblk1_0__mac_col_inst/CTS_cdb_BUF_CLOCK_NODE_UID_A5050 genblk1_0__mac_col_inst/mac_8in_instance/U660. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:52:05    525] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:52:05    525] #WARNING (NRDB-2110) Found 11 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 14:52:05    525] #Regenerating Ggrids automatically.
[03/10 14:52:05    525] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 14:52:05    525] #Using automatically generated G-grids.
[03/10 14:52:05    525] #Done routing data preparation.
[03/10 14:52:05    525] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 959.30 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    525] #Merging special wires...
[03/10 14:52:05    525] #reading routing guides ......
[03/10 14:52:05    525] #Number of eco nets is 0
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #Start data preparation...
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #Data preparation is done on Mon Mar 10 14:52:05 2025
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #Analyzing routing resource...
[03/10 14:52:05    525] #Routing resource analysis is done on Mon Mar 10 14:52:05 2025
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #  Resource Analysis:
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 14:52:05    525] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 14:52:05    525] #  --------------------------------------------------------------
[03/10 14:52:05    525] #  Metal 1        H         750          78        3080    79.61%
[03/10 14:52:05    525] #  Metal 2        V         756          83        3080     3.83%
[03/10 14:52:05    525] #  Metal 3        H         828           0        3080     0.52%
[03/10 14:52:05    525] #  Metal 4        V         526         313        3080     3.51%
[03/10 14:52:05    525] #  Metal 5        H         828           0        3080     0.00%
[03/10 14:52:05    525] #  Metal 6        V         839           0        3080     0.00%
[03/10 14:52:05    525] #  Metal 7        H         207           0        3080     0.00%
[03/10 14:52:05    525] #  Metal 8        V         210           0        3080     0.00%
[03/10 14:52:05    525] #  --------------------------------------------------------------
[03/10 14:52:05    525] #  Total                   4945       7.05%  24640    10.93%
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #  10 nets (0.25%) with 1 preferred extra spacing.
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #Routing guide is on.
[03/10 14:52:05    525] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.41 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    525] #
[03/10 14:52:05    525] #start global routing iteration 1...
[03/10 14:52:05    526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.21 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #start global routing iteration 2...
[03/10 14:52:05    526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.23 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Total number of trivial nets (e.g. < 2 pins) = 263 (skipped).
[03/10 14:52:05    526] #Total number of selected nets for routing = 10.
[03/10 14:52:05    526] #Total number of unselected nets (but routable) for routing = 3740 (skipped).
[03/10 14:52:05    526] #Total number of nets in the design = 4013.
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #3740 skipped nets do not have any wires.
[03/10 14:52:05    526] #10 routable nets have only global wires.
[03/10 14:52:05    526] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Routed net constraints summary:
[03/10 14:52:05    526] #------------------------------------------------
[03/10 14:52:05    526] #        Rules   Pref Extra Space   Unconstrained  
[03/10 14:52:05    526] #------------------------------------------------
[03/10 14:52:05    526] #      Default                 10               0  
[03/10 14:52:05    526] #------------------------------------------------
[03/10 14:52:05    526] #        Total                 10               0  
[03/10 14:52:05    526] #------------------------------------------------
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Routing constraints summary of the whole design:
[03/10 14:52:05    526] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:52:05    526] #-------------------------------------------------------------------
[03/10 14:52:05    526] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 14:52:05    526] #-------------------------------------------------------------------
[03/10 14:52:05    526] #      Default                 10                  9            3731  
[03/10 14:52:05    526] #-------------------------------------------------------------------
[03/10 14:52:05    526] #        Total                 10                  9            3731  
[03/10 14:52:05    526] #-------------------------------------------------------------------
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #                 OverCon          
[03/10 14:52:05    526] #                  #Gcell    %Gcell
[03/10 14:52:05    526] #     Layer           (1)   OverCon
[03/10 14:52:05    526] #  --------------------------------
[03/10 14:52:05    526] #   Metal 1      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 2      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 3      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 4      4(0.13%)   (0.13%)
[03/10 14:52:05    526] #   Metal 5      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 6      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 7      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #   Metal 8      0(0.00%)   (0.00%)
[03/10 14:52:05    526] #  --------------------------------
[03/10 14:52:05    526] #     Total      4(0.02%)   (0.02%)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 14:52:05    526] #  Overflow after GR: 0.00% H + 0.03% V
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Complete Global Routing.
[03/10 14:52:05    526] #Total number of nets with non-default rule or having extra spacing = 10
[03/10 14:52:05    526] #Total wire length = 2508 um.
[03/10 14:52:05    526] #Total half perimeter of net bounding box = 1220 um.
[03/10 14:52:05    526] #Total wire length on LAYER M1 = 0 um.
[03/10 14:52:05    526] #Total wire length on LAYER M2 = 18 um.
[03/10 14:52:05    526] #Total wire length on LAYER M3 = 1281 um.
[03/10 14:52:05    526] #Total wire length on LAYER M4 = 1140 um.
[03/10 14:52:05    526] #Total wire length on LAYER M5 = 9 um.
[03/10 14:52:05    526] #Total wire length on LAYER M6 = 60 um.
[03/10 14:52:05    526] #Total wire length on LAYER M7 = 0 um.
[03/10 14:52:05    526] #Total wire length on LAYER M8 = 0 um.
[03/10 14:52:05    526] #Total number of vias = 1190
[03/10 14:52:05    526] #Up-Via Summary (total 1190):
[03/10 14:52:05    526] #           
[03/10 14:52:05    526] #-----------------------
[03/10 14:52:05    526] #  Metal 1          440
[03/10 14:52:05    526] #  Metal 2          397
[03/10 14:52:05    526] #  Metal 3          345
[03/10 14:52:05    526] #  Metal 4            4
[03/10 14:52:05    526] #  Metal 5            4
[03/10 14:52:05    526] #-----------------------
[03/10 14:52:05    526] #                  1190 
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Total number of involved priority nets 10
[03/10 14:52:05    526] #Maximum src to sink distance for priority net 160.1
[03/10 14:52:05    526] #Average of max src_to_sink distance for priority net 115.3
[03/10 14:52:05    526] #Average of ave src_to_sink distance for priority net 73.4
[03/10 14:52:05    526] #Max overcon = 1 tracks.
[03/10 14:52:05    526] #Total overcon = 0.02%.
[03/10 14:52:05    526] #Worst layer Gcell overcon rate = 0.13%.
[03/10 14:52:05    526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.41 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.62 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    526] #Start Track Assignment.
[03/10 14:52:05    526] #Done with 292 horizontal wires in 1 hboxes and 242 vertical wires in 1 hboxes.
[03/10 14:52:05    526] #Done with 14 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[03/10 14:52:05    526] #Complete Track Assignment.
[03/10 14:52:05    526] #Total number of nets with non-default rule or having extra spacing = 10
[03/10 14:52:05    526] #Total wire length = 2755 um.
[03/10 14:52:05    526] #Total half perimeter of net bounding box = 1220 um.
[03/10 14:52:05    526] #Total wire length on LAYER M1 = 256 um.
[03/10 14:52:05    526] #Total wire length on LAYER M2 = 16 um.
[03/10 14:52:05    526] #Total wire length on LAYER M3 = 1284 um.
[03/10 14:52:05    526] #Total wire length on LAYER M4 = 1132 um.
[03/10 14:52:05    526] #Total wire length on LAYER M5 = 10 um.
[03/10 14:52:05    526] #Total wire length on LAYER M6 = 57 um.
[03/10 14:52:05    526] #Total wire length on LAYER M7 = 0 um.
[03/10 14:52:05    526] #Total wire length on LAYER M8 = 0 um.
[03/10 14:52:05    526] #Total number of vias = 1190
[03/10 14:52:05    526] #Up-Via Summary (total 1190):
[03/10 14:52:05    526] #           
[03/10 14:52:05    526] #-----------------------
[03/10 14:52:05    526] #  Metal 1          440
[03/10 14:52:05    526] #  Metal 2          397
[03/10 14:52:05    526] #  Metal 3          345
[03/10 14:52:05    526] #  Metal 4            4
[03/10 14:52:05    526] #  Metal 5            4
[03/10 14:52:05    526] #-----------------------
[03/10 14:52:05    526] #                  1190 
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.11 (MB), peak = 1044.05 (MB)
[03/10 14:52:05    526] #
[03/10 14:52:05    526] #Cpu time = 00:00:10
[03/10 14:52:05    526] #Elapsed time = 00:00:10
[03/10 14:52:05    526] #Increased memory = 19.73 (MB)
[03/10 14:52:05    526] #Total memory = 965.15 (MB)
[03/10 14:52:05    526] #Peak memory = 1044.05 (MB)
[03/10 14:52:06    526] #
[03/10 14:52:06    526] #Start Detail Routing..
[03/10 14:52:06    526] #start initial detail routing ...
[03/10 14:52:11    531] # ECO: 3.7% of the total area was rechecked for DRC, and 86.4% required routing.
[03/10 14:52:11    531] #    number of violations = 0
[03/10 14:52:11    531] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1008.25 (MB), peak = 1044.05 (MB)
[03/10 14:52:11    531] #start 1st optimization iteration ...
[03/10 14:52:11    531] #    number of violations = 0
[03/10 14:52:11    531] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.16 (MB), peak = 1044.05 (MB)
[03/10 14:52:11    531] #Complete Detail Routing.
[03/10 14:52:11    531] #Total number of nets with non-default rule or having extra spacing = 10
[03/10 14:52:11    531] #Total wire length = 2638 um.
[03/10 14:52:11    531] #Total half perimeter of net bounding box = 1220 um.
[03/10 14:52:11    531] #Total wire length on LAYER M1 = 0 um.
[03/10 14:52:11    531] #Total wire length on LAYER M2 = 113 um.
[03/10 14:52:11    531] #Total wire length on LAYER M3 = 1352 um.
[03/10 14:52:11    531] #Total wire length on LAYER M4 = 1139 um.
[03/10 14:52:11    531] #Total wire length on LAYER M5 = 1 um.
[03/10 14:52:11    531] #Total wire length on LAYER M6 = 34 um.
[03/10 14:52:11    531] #Total wire length on LAYER M7 = 0 um.
[03/10 14:52:11    531] #Total wire length on LAYER M8 = 0 um.
[03/10 14:52:11    531] #Total number of vias = 1296
[03/10 14:52:11    531] #Total number of multi-cut vias = 9 (  0.7%)
[03/10 14:52:11    531] #Total number of single cut vias = 1287 ( 99.3%)
[03/10 14:52:11    531] #Up-Via Summary (total 1296):
[03/10 14:52:11    531] #                   single-cut          multi-cut      Total
[03/10 14:52:11    531] #-----------------------------------------------------------
[03/10 14:52:11    531] #  Metal 1         431 ( 98.0%)         9 (  2.0%)        440
[03/10 14:52:11    531] #  Metal 2         427 (100.0%)         0 (  0.0%)        427
[03/10 14:52:11    531] #  Metal 3         421 (100.0%)         0 (  0.0%)        421
[03/10 14:52:11    531] #  Metal 4           4 (100.0%)         0 (  0.0%)          4
[03/10 14:52:11    531] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:52:11    531] #-----------------------------------------------------------
[03/10 14:52:11    531] #                 1287 ( 99.3%)         9 (  0.7%)       1296 
[03/10 14:52:11    531] #
[03/10 14:52:11    531] #Total number of DRC violations = 0
[03/10 14:52:11    531] #Total number of overlapping instance violations = 1
[03/10 14:52:11    531] #Cpu time = 00:00:06
[03/10 14:52:11    531] #Elapsed time = 00:00:06
[03/10 14:52:11    531] #Increased memory = 6.30 (MB)
[03/10 14:52:11    531] #Total memory = 971.45 (MB)
[03/10 14:52:11    531] #Peak memory = 1044.05 (MB)
[03/10 14:52:11    531] #detailRoute Statistics:
[03/10 14:52:11    531] #Cpu time = 00:00:06
[03/10 14:52:11    531] #Elapsed time = 00:00:06
[03/10 14:52:11    531] #Increased memory = 6.30 (MB)
[03/10 14:52:11    531] #Total memory = 971.45 (MB)
[03/10 14:52:11    531] #Peak memory = 1044.05 (MB)
[03/10 14:52:11    531] #
[03/10 14:52:11    531] #globalDetailRoute statistics:
[03/10 14:52:11    531] #Cpu time = 00:00:17
[03/10 14:52:11    531] #Elapsed time = 00:00:16
[03/10 14:52:11    531] #Increased memory = 35.57 (MB)
[03/10 14:52:11    531] #Total memory = 964.34 (MB)
[03/10 14:52:11    531] #Peak memory = 1044.05 (MB)
[03/10 14:52:11    531] #Number of warnings = 40
[03/10 14:52:11    531] #Total number of warnings = 40
[03/10 14:52:11    531] #Number of fails = 0
[03/10 14:52:11    531] #Total number of fails = 0
[03/10 14:52:11    531] #Complete globalDetailRoute on Mon Mar 10 14:52:11 2025
[03/10 14:52:11    531] #
[03/10 14:52:11    531] 
[03/10 14:52:11    531]       Clock detailed routing done.
[03/10 14:52:11    531] Checking guided vs. routed lengths for 10 nets...
[03/10 14:52:11    531] 
[03/10 14:52:11    531]       
[03/10 14:52:11    531]       Guided max path lengths
[03/10 14:52:11    531]       =======================
[03/10 14:52:11    531]       
[03/10 14:52:11    531]       ---------------------------------------
[03/10 14:52:11    531]       From (um)    To (um)    Number of paths
[03/10 14:52:11    531]       ---------------------------------------
[03/10 14:52:11    531]         60.000      80.000           2
[03/10 14:52:11    531]         80.000     100.000           2
[03/10 14:52:11    531]        100.000     120.000           3
[03/10 14:52:11    531]        120.000     140.000           2
[03/10 14:52:11    531]        140.000     160.000           1
[03/10 14:52:11    531]       ---------------------------------------
[03/10 14:52:11    531]       
[03/10 14:52:11    531]       Deviation of routing from guided max path lengths
[03/10 14:52:11    531]       =================================================
[03/10 14:52:11    531]       
[03/10 14:52:11    531]       -------------------------------------
[03/10 14:52:11    531]       From (%)    To (%)    Number of paths
[03/10 14:52:11    531]       -------------------------------------
[03/10 14:52:11    531]       below        0.000           2
[03/10 14:52:11    531]         0.000      5.000           3
[03/10 14:52:11    531]         5.000     10.000           0
[03/10 14:52:11    531]        10.000     15.000           2
[03/10 14:52:11    531]        15.000     20.000           0
[03/10 14:52:11    531]        20.000     25.000           0
[03/10 14:52:11    531]        25.000     30.000           1
[03/10 14:52:11    531]        30.000     35.000           1
[03/10 14:52:11    531]        35.000     40.000           1
[03/10 14:52:11    531]       -------------------------------------
[03/10 14:52:11    531]       
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Top 10 notable deviations of routed length from guided length
[03/10 14:52:11    531]     =============================================================
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_28 (70 terminals)
[03/10 14:52:11    531]     Guided length:  max path =    76.360um, total =   308.895um
[03/10 14:52:11    531]     Routed length:  max path =   106.800um, total =   352.260um
[03/10 14:52:11    531]     Deviation:      max path =    39.864%,  total =    14.039%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_24 (62 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   103.300um, total =   288.525um
[03/10 14:52:11    531]     Routed length:  max path =   135.000um, total =   335.980um
[03/10 14:52:11    531]     Deviation:      max path =    30.687%,  total =    16.447%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_29 (73 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   121.070um, total =   303.680um
[03/10 14:52:11    531]     Routed length:  max path =   153.600um, total =   364.940um
[03/10 14:52:11    531]     Deviation:      max path =    26.869%,  total =    20.173%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/mac_8in_instance/CTS_4 (67 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   133.055um, total =   370.738um
[03/10 14:52:11    531]     Routed length:  max path =   149.400um, total =   414.580um
[03/10 14:52:11    531]     Deviation:      max path =    12.284%,  total =    11.826%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_25 (54 terminals)
[03/10 14:52:11    531]     Guided length:  max path =    89.513um, total =   245.155um
[03/10 14:52:11    531]     Routed length:  max path =    84.200um, total =   274.000um
[03/10 14:52:11    531]     Deviation:      max path =    -5.935%,  total =    11.766%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_23 (60 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   119.963um, total =   332.545um
[03/10 14:52:11    531]     Routed length:  max path =   133.400um, total =   370.040um
[03/10 14:52:11    531]     Deviation:      max path =    11.201%,  total =    11.275%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_27 (38 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   149.185um, total =   259.142um
[03/10 14:52:11    531]     Routed length:  max path =   153.800um, total =   279.360um
[03/10 14:52:11    531]     Deviation:      max path =     3.093%,  total =     7.802%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_30 (6 terminals)
[03/10 14:52:11    531]     Guided length:  max path =    93.127um, total =   154.898um
[03/10 14:52:11    531]     Routed length:  max path =    96.200um, total =   162.580um
[03/10 14:52:11    531]     Deviation:      max path =     3.299%,  total =     4.960%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net clk (9 terminals)
[03/10 14:52:11    531]     Guided length:  max path =   117.282um, total =   198.938um
[03/10 14:52:11    531]     Routed length:  max path =   117.000um, total =   207.200um
[03/10 14:52:11    531]     Deviation:      max path =    -0.241%,  total =     4.153%
[03/10 14:52:11    531] 
[03/10 14:52:11    531]     Net genblk1_0__mac_col_inst/CTS_26 (2 terminals)
[03/10 14:52:11    531]     Guided length:  max path =    62.110um, total =    62.110um
[03/10 14:52:11    531]     Routed length:  max path =    62.200um, total =    63.440um
[03/10 14:52:11    531]     Deviation:      max path =     0.145%,  total =     2.141%
[03/10 14:52:11    531] 
[03/10 14:52:11    531] Set FIXED routing status on 10 net(s)
[03/10 14:52:11    531] Set FIXED placed status on 9 instance(s)
[03/10 14:52:11    531] Net route status summary:
[03/10 14:52:11    531]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10)
[03/10 14:52:11    531]   Non-clock:  3740 (unrouted=3740, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/10 14:52:11    531] (Not counting 263 nets with <2 term connections)
[03/10 14:52:11    531] 
[03/10 14:52:11    531] CCOPT: Done with clock implementation routing.
[03/10 14:52:11    531] 
[03/10 14:52:11    531] 
[03/10 14:52:11    531] CCOPT: Starting congestion repair using flow wrapper.
[03/10 14:52:11    531] Trial Route Overflow 0(H) 0(V)
[03/10 14:52:11    531] Starting congestion repair ...
[03/10 14:52:11    531] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/10 14:52:11    531] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:52:11    531] (I)       Reading DB...
[03/10 14:52:11    531] (I)       congestionReportName   : 
[03/10 14:52:11    531] (I)       buildTerm2TermWires    : 1
[03/10 14:52:11    531] (I)       doTrackAssignment      : 1
[03/10 14:52:11    531] (I)       dumpBookshelfFiles     : 0
[03/10 14:52:11    531] (I)       numThreads             : 1
[03/10 14:52:11    531] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:52:11    531] (I)       honorPin               : false
[03/10 14:52:11    531] (I)       honorPinGuide          : true
[03/10 14:52:11    531] (I)       honorPartition         : false
[03/10 14:52:11    531] (I)       allowPartitionCrossover: false
[03/10 14:52:11    531] (I)       honorSingleEntry       : true
[03/10 14:52:11    531] (I)       honorSingleEntryStrong : true
[03/10 14:52:11    531] (I)       handleViaSpacingRule   : false
[03/10 14:52:11    531] (I)       PDConstraint           : none
[03/10 14:52:11    531] (I)       expBetterNDRHandling   : false
[03/10 14:52:11    531] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:52:11    531] (I)       routingEffortLevel     : 3
[03/10 14:52:11    531] [NR-eagl] minRouteLayer          : 2
[03/10 14:52:11    531] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:52:11    531] (I)       numRowsPerGCell        : 1
[03/10 14:52:11    531] (I)       speedUpLargeDesign     : 0
[03/10 14:52:11    531] (I)       speedUpBlkViolationClean: 0
[03/10 14:52:11    531] (I)       multiThreadingTA       : 0
[03/10 14:52:11    531] (I)       blockedPinEscape       : 1
[03/10 14:52:11    531] (I)       blkAwareLayerSwitching : 0
[03/10 14:52:11    531] (I)       betterClockWireModeling: 1
[03/10 14:52:11    531] (I)       punchThroughDistance   : 500.00
[03/10 14:52:11    531] (I)       scenicBound            : 1.15
[03/10 14:52:11    531] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:52:11    531] (I)       source-to-sink ratio   : 0.00
[03/10 14:52:11    531] (I)       targetCongestionRatioH : 1.00
[03/10 14:52:11    531] (I)       targetCongestionRatioV : 1.00
[03/10 14:52:11    531] (I)       layerCongestionRatio   : 0.70
[03/10 14:52:11    531] (I)       m1CongestionRatio      : 0.10
[03/10 14:52:11    531] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:52:11    531] (I)       localRouteEffort       : 1.00
[03/10 14:52:11    531] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:52:11    531] (I)       supplyScaleFactorH     : 1.00
[03/10 14:52:11    531] (I)       supplyScaleFactorV     : 1.00
[03/10 14:52:11    531] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:52:11    531] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:52:11    531] (I)       blockTrack             : 
[03/10 14:52:11    531] (I)       readTROption           : true
[03/10 14:52:11    531] (I)       extraSpacingBothSide   : false
[03/10 14:52:11    531] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:52:11    531] (I)       routeSelectedNetsOnly  : false
[03/10 14:52:11    531] (I)       before initializing RouteDB syMemory usage = 1205.1 MB
[03/10 14:52:11    531] (I)       starting read tracks
[03/10 14:52:11    531] (I)       build grid graph
[03/10 14:52:11    531] (I)       build grid graph start
[03/10 14:52:11    531] [NR-eagl] Layer1 has no routable track
[03/10 14:52:11    531] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:52:11    531] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:52:11    531] (I)       build grid graph end
[03/10 14:52:11    531] (I)       Layer1   numNetMinLayer=3731
[03/10 14:52:11    531] (I)       Layer2   numNetMinLayer=0
[03/10 14:52:11    531] (I)       Layer3   numNetMinLayer=10
[03/10 14:52:11    531] (I)       Layer4   numNetMinLayer=0
[03/10 14:52:11    531] (I)       Layer5   numNetMinLayer=0
[03/10 14:52:11    531] (I)       Layer6   numNetMinLayer=0
[03/10 14:52:11    531] (I)       Layer7   numNetMinLayer=9
[03/10 14:52:11    531] (I)       Layer8   numNetMinLayer=0
[03/10 14:52:11    531] (I)       numViaLayers=7
[03/10 14:52:11    531] (I)       end build via table
[03/10 14:52:11    531] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:52:11    531] [NR-eagl] numPreroutedNet = 10  numPreroutedWires = 1418
[03/10 14:52:11    531] (I)       readDataFromPlaceDB
[03/10 14:52:11    531] (I)       Read net information..
[03/10 14:52:11    531] [NR-eagl] Read numTotalNets=3750  numIgnoredNets=10
[03/10 14:52:11    531] (I)       Read testcase time = 0.010 seconds
[03/10 14:52:11    531] 
[03/10 14:52:11    531] (I)       totalPins=11458  totalGlobalPin=11003 (96.03%)
[03/10 14:52:11    531] (I)       Model blockage into capacity
[03/10 14:52:11    531] (I)       Read numBlocks=2776  numPreroutedWires=1418  numCapScreens=0
[03/10 14:52:11    531] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:52:11    531] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:52:11    531] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:52:11    531] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:52:11    531] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:52:11    531] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:52:11    531] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:52:11    531] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:52:11    531] (I)       Modeling time = 0.000 seconds
[03/10 14:52:11    531] 
[03/10 14:52:11    531] (I)       Number of ignored nets = 10
[03/10 14:52:11    531] (I)       Number of fixed nets = 10.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of clock nets = 10.  Ignored: No
[03/10 14:52:11    531] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:52:11    531] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:52:11    531] (I)       Before initializing earlyGlobalRoute syMemory usage = 1205.1 MB
[03/10 14:52:11    531] (I)       Layer1  viaCost=300.00
[03/10 14:52:11    531] (I)       Layer2  viaCost=100.00
[03/10 14:52:11    531] (I)       Layer3  viaCost=100.00
[03/10 14:52:11    531] (I)       Layer4  viaCost=100.00
[03/10 14:52:11    531] (I)       Layer5  viaCost=100.00
[03/10 14:52:11    531] (I)       Layer6  viaCost=200.00
[03/10 14:52:11    531] (I)       Layer7  viaCost=100.00
[03/10 14:52:11    531] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:52:11    531] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:52:11    531] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:52:11    531] (I)       Site Width          :   400  (dbu)
[03/10 14:52:11    531] (I)       Row Height          :  3600  (dbu)
[03/10 14:52:11    531] (I)       GCell Width         :  3600  (dbu)
[03/10 14:52:11    531] (I)       GCell Height        :  3600  (dbu)
[03/10 14:52:11    531] (I)       grid                :    93    92     8
[03/10 14:52:11    531] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:52:11    531] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:52:11    531] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:52:11    531] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:52:11    531] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:52:11    531] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:52:11    531] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:52:11    531] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:52:11    531] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:52:11    531] (I)       --------------------------------------------------------
[03/10 14:52:11    531] 
[03/10 14:52:11    531] [NR-eagl] ============ Routing rule table ============
[03/10 14:52:11    531] [NR-eagl] Rule id 0. Nets 0 
[03/10 14:52:11    531] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 14:52:11    531] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 14:52:11    531] [NR-eagl] Rule id 1. Nets 3740 
[03/10 14:52:11    531] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:52:11    531] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:52:11    531] [NR-eagl] ========================================
[03/10 14:52:11    531] [NR-eagl] 
[03/10 14:52:11    531] (I)       After initializing earlyGlobalRoute syMemory usage = 1205.1 MB
[03/10 14:52:11    531] (I)       Loading and dumping file time : 0.03 seconds
[03/10 14:52:11    531] (I)       free getNanoCongMap()->getMpool()
[03/10 14:52:11    531] (I)       ============= Initialization =============
[03/10 14:52:11    531] (I)       total 2D Cap : 38571 = (19251 H, 19320 V)
[03/10 14:52:11    531] [NR-eagl] Layer group 1: route 9 net(s) in layer range [7, 8]
[03/10 14:52:11    531] (I)       ============  Phase 1a Route ============
[03/10 14:52:11    531] (I)       Phase 1a runs 0.00 seconds
[03/10 14:52:11    531] (I)       Usage: 385 = (98 H, 287 V) = (0.51% H, 1.49% V) = (1.764e+02um H, 5.166e+02um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1b Route ============
[03/10 14:52:11    531] (I)       Usage: 385 = (98 H, 287 V) = (0.51% H, 1.49% V) = (1.764e+02um H, 5.166e+02um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.930000e+02um
[03/10 14:52:11    531] (I)       ============  Phase 1c Route ============
[03/10 14:52:11    531] (I)       Usage: 385 = (98 H, 287 V) = (0.51% H, 1.49% V) = (1.764e+02um H, 5.166e+02um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1d Route ============
[03/10 14:52:11    531] (I)       Usage: 385 = (98 H, 287 V) = (0.51% H, 1.49% V) = (1.764e+02um H, 5.166e+02um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1e Route ============
[03/10 14:52:11    531] (I)       Phase 1e runs 0.00 seconds
[03/10 14:52:11    531] (I)       Usage: 385 = (98 H, 287 V) = (0.51% H, 1.49% V) = (1.764e+02um H, 5.166e+02um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.930000e+02um
[03/10 14:52:11    531] [NR-eagl] 
[03/10 14:52:11    531] (I)       dpBasedLA: time=0.00  totalOF=149  totalVia=211  totalWL=385  total(Via+WL)=596 
[03/10 14:52:11    531] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:52:11    531] [NR-eagl] Layer group 2: route 3731 net(s) in layer range [2, 8]
[03/10 14:52:11    531] (I)       ============  Phase 1a Route ============
[03/10 14:52:11    531] (I)       Phase 1a runs 0.00 seconds
[03/10 14:52:11    531] (I)       Usage: 22362 = (10086 H, 12276 V) = (6.05% H, 5.98% V) = (1.815e+04um H, 2.210e+04um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1b Route ============
[03/10 14:52:11    531] (I)       Usage: 22362 = (10086 H, 12276 V) = (6.05% H, 5.98% V) = (1.815e+04um H, 2.210e+04um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.955860e+04um
[03/10 14:52:11    531] (I)       ============  Phase 1c Route ============
[03/10 14:52:11    531] (I)       Usage: 22362 = (10086 H, 12276 V) = (6.05% H, 5.98% V) = (1.815e+04um H, 2.210e+04um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1d Route ============
[03/10 14:52:11    531] (I)       Usage: 22362 = (10086 H, 12276 V) = (6.05% H, 5.98% V) = (1.815e+04um H, 2.210e+04um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] (I)       ============  Phase 1e Route ============
[03/10 14:52:11    531] (I)       Phase 1e runs 0.00 seconds
[03/10 14:52:11    531] (I)       Usage: 22362 = (10086 H, 12276 V) = (6.05% H, 5.98% V) = (1.815e+04um H, 2.210e+04um V)
[03/10 14:52:11    531] (I)       
[03/10 14:52:11    531] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.955860e+04um
[03/10 14:52:11    531] [NR-eagl] 
[03/10 14:52:11    531] (I)       dpBasedLA: time=0.00  totalOF=439  totalVia=20883  totalWL=21977  total(Via+WL)=42860 
[03/10 14:52:11    531] (I)       ============  Phase 1l Route ============
[03/10 14:52:11    531] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:52:11    531] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/10 14:52:11    531] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/10 14:52:11    532] (I)       
[03/10 14:52:11    532] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:52:11    532] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:52:11    532] 
[03/10 14:52:11    532] ** np local hotspot detection info verbose **
[03/10 14:52:11    532] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:52:11    532] 
[03/10 14:52:11    532] describeCongestion: hCong = 0.00 vCong = 0.00
[03/10 14:52:11    532] Skipped repairing congestion.
[03/10 14:52:11    532] (I)       ============= track Assignment ============
[03/10 14:52:11    532] (I)       extract Global 3D Wires
[03/10 14:52:11    532] (I)       Extract Global WL : time=0.00
[03/10 14:52:11    532] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:52:11    532] (I)       Initialization real time=0.00 seconds
[03/10 14:52:11    532] (I)       Kernel real time=0.03 seconds
[03/10 14:52:11    532] (I)       End Greedy Track Assignment
[03/10 14:52:11    532] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11808
[03/10 14:52:11    532] [NR-eagl] Layer2(M2)(V) length: 1.825682e+04um, number of vias: 16407
[03/10 14:52:11    532] [NR-eagl] Layer3(M3)(H) length: 1.884150e+04um, number of vias: 1084
[03/10 14:52:11    532] [NR-eagl] Layer4(M4)(V) length: 3.863492e+03um, number of vias: 361
[03/10 14:52:11    532] [NR-eagl] Layer5(M5)(H) length: 1.503188e+03um, number of vias: 264
[03/10 14:52:11    532] [NR-eagl] Layer6(M6)(V) length: 1.724400e+03um, number of vias: 28
[03/10 14:52:11    532] [NR-eagl] Layer7(M7)(H) length: 1.830000e+02um, number of vias: 32
[03/10 14:52:11    532] [NR-eagl] Layer8(M8)(V) length: 5.156000e+02um, number of vias: 0
[03/10 14:52:11    532] [NR-eagl] Total length: 4.488800e+04um, number of vias: 29984
[03/10 14:52:11    532] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[03/10 14:52:11    532] 
[03/10 14:52:11    532] CCOPT: Done with congestion repair using flow wrapper.
[03/10 14:52:11    532] 
[03/10 14:52:11    532] #spOpts: N=65 
[03/10 14:52:11    532] Core basic site is core
[03/10 14:52:11    532] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:52:11    532]     Clock implementation routing done.
[03/10 14:52:11    532]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=8485 and nets=4013 using extraction engine 'preRoute' .
[03/10 14:52:11    532] PreRoute RC Extraction called for design mac_array.
[03/10 14:52:11    532] RC Extraction called in multi-corner(2) mode.
[03/10 14:52:11    532] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:52:11    532] RCMode: PreRoute
[03/10 14:52:11    532]       RC Corner Indexes            0       1   
[03/10 14:52:11    532] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:52:11    532] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:11    532] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:11    532] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:11    532] Shrink Factor                : 1.00000
[03/10 14:52:11    532] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:52:11    532] Using capacitance table file ...
[03/10 14:52:11    532] Updating RC grid for preRoute extraction ...
[03/10 14:52:11    532] Initializing multi-corner capacitance tables ... 
[03/10 14:52:11    532] Initializing multi-corner resistance tables ...
[03/10 14:52:11    532] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1210.527M)
[03/10 14:52:11    532] 
[03/10 14:52:11    532]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:52:11    532]     Rebuilding timing graph... 
[03/10 14:52:11    532]     Rebuilding timing graph done.
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Routing Correlation Report
[03/10 14:52:12    532]     ==========================
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Top/Trunk High-Fanout (>5) Routes:
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 14:52:12    532]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Gate Delay           ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/10 14:52:12    532]     S->S Wire Len.       um         71.841       72.325      1.007     39.990        39.643      1.000      0.991         1.009
[03/10 14:52:12    532]     S->S Wire Res.       Ohm        85.330       86.606      1.015     44.497        43.379      0.999      0.974         1.025
[03/10 14:52:12    532]     S->S Wire Res./um    Ohm         1.228        1.245      1.014      0.101         0.108      0.946      1.013         0.883
[03/10 14:52:12    532]     Total Wire Len.      um        198.938      203.400      1.022      0.000         0.000      1.000      1.000         1.000
[03/10 14:52:12    532]     Trans. Time          ns          0.006        0.006      1.012      0.001         0.001      0.999      0.948         1.054
[03/10 14:52:12    532]     Wire Cap.            fF         30.674       31.349      1.022      0.000         0.000      1.000      1.000         1.000
[03/10 14:52:12    532]     Wire Cap./um         fF          0.154        0.154      1.000      0.000         0.000      1.000      1.000         1.000
[03/10 14:52:12    532]     Wire Delay           ns          0.003        0.003      1.034      0.001         0.001      0.999      0.978         1.021
[03/10 14:52:12    532]     Wire Skew            ns          0.003        0.003      0.968      0.000         0.000      1.000      1.000         1.000
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Leaf Routes:
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/10 14:52:12    532]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Gate Delay           ns          0.063        0.063      0.993      0.012         0.012      0.999      0.965         1.034
[03/10 14:52:12    532]     S->S Wire Len.       um         64.538       75.074      1.163     30.903        34.328      0.908      1.008         0.817
[03/10 14:52:12    532]     S->S Wire Res.       Ohm        95.191      103.790      1.090     41.386        44.482      0.907      0.974         0.844
[03/10 14:52:12    532]     S->S Wire Res./um    Ohm         1.530        1.420      0.929      0.204         0.142      0.844      0.588         1.210
[03/10 14:52:12    532]     Total Wire Len.      um        258.410      270.511      1.047     95.553       101.652      0.997      1.061         0.938
[03/10 14:52:12    532]     Trans. Time          ns          0.084        0.085      1.016      0.012         0.013      0.997      1.061         0.936
[03/10 14:52:12    532]     Wire Cap.            fF         45.520       46.023      1.011     17.728        17.958      0.998      1.011         0.985
[03/10 14:52:12    532]     Wire Cap./um         fF          0.173        0.168      0.972      0.013         0.008      0.991      0.605         1.622
[03/10 14:52:12    532]     Wire Delay           ns          0.006        0.007      1.202      0.003         0.003      0.848      0.895         0.803
[03/10 14:52:12    532]     Wire Skew            ns          0.001        0.001      1.030      0.003         0.003      1.000      1.030         0.971
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ---------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Route Sink Pin                                                                 Difference (%)
[03/10 14:52:12    532]     ---------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff1/I       -20.000
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff5/I                        -10.000
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff2/I                         -8.333
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff6/I                         -3.333
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A4ff0/I                         -2.500
[03/10 14:52:12    532]     ---------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     -----------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/10 14:52:12    532]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 14:52:12    532]     -----------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     M2                             0.000um      0.800um        1.599         0.282         0.451
[03/10 14:52:12    532]     M3                           112.280um    116.000um        1.599         0.282         0.451
[03/10 14:52:12    532]     M4                            86.657um     86.600um        1.599         0.282         0.451
[03/10 14:52:12    532]     Preferred Layer Adherence    100.000%      99.607%           -             -             -
[03/10 14:52:12    532]     -----------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     No transition time violation increases to report
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Top Wire Delay Differences (Leaf routes):
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ------------------------------------------------------------------------------
[03/10 14:52:12    532]     Route Sink Pin                                                  Difference (%)
[03/10 14:52:12    532]     ------------------------------------------------------------------------------
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_21_/CP       -283.333
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_14_/CP       -259.091
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_13_/CP       -233.333
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/product4_reg_11_/CP       -229.167
[03/10 14:52:12    532]     genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_1_/CP        -228.000
[03/10 14:52:12    532]     ------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Clock Tree Layer Assignment (Leaf Routes):
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/10 14:52:12    532]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     M2                              0.000um     112.000um       1.599         0.282         0.451
[03/10 14:52:12    532]     M3                           1105.087um    1236.000um       1.599         0.282         0.451
[03/10 14:52:12    532]     M4                           1220.600um    1052.000um       1.599         0.282         0.451
[03/10 14:52:12    532]     M5                              0.000um       0.400um       1.599         0.282         0.450
[03/10 14:52:12    532]     M6                              0.000um      34.200um       1.599         0.277         0.442
[03/10 14:52:12    532]     Preferred Layer Adherence     100.000%       93.978%          -             -             -
[03/10 14:52:12    532]     ------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     No transition time violation increases to report
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Via Selection for Estimated Routes (rule default):
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ----------------------------------------------------------------
[03/10 14:52:12    532]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/10 14:52:12    532]     Range                    (Ohm)    (fF)     (fs)     Only
[03/10 14:52:12    532]     ----------------------------------------------------------------
[03/10 14:52:12    532]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/10 14:52:12    532]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/10 14:52:12    532]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/10 14:52:12    532]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/10 14:52:12    532]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/10 14:52:12    532]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/10 14:52:12    532]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/10 14:52:12    532]     ----------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Post-Route Via Usage Statistics:
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     ----------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/10 14:52:12    532]     Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/10 14:52:12    532]                                                         Count                          Count                            Count                 
[03/10 14:52:12    532]     ----------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047     423         98%       ER        8         100%        ER         -          -         -
[03/10 14:52:12    532]     M1-M2    VIA12_2cut_N    0.750    0.059    0.044       5          1%        -        -           -           -        -          -         -
[03/10 14:52:12    532]     M1-M2    VIA12_2cut_S    0.750    0.059    0.044       4          1%        -        -           -           -        -          -         -
[03/10 14:52:12    532]     M2-M3    VIA23_1cut      1.500    0.030    0.046     418        100%       ER        8         100%        ER         -          -         -
[03/10 14:52:12    532]     M2-M3    VIA23_1cut_V    1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
[03/10 14:52:12    532]     M3-M4    VIA34_1cut      1.500    0.030    0.046     410        100%       ER       11         100%        ER         -          -         -
[03/10 14:52:12    532]     M4-M5    VIA45_1cut      1.500    0.030    0.046       4        100%       ER        -           -           -        -          -         -
[03/10 14:52:12    532]     M5-M6    VIA56_1cut      1.500    0.028    0.043       4        100%       ER        -           -           -        -          -         -
[03/10 14:52:12    532]     ----------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Tag Key:
[03/10 14:52:12    532]     	E=Used for route estimates;
[03/10 14:52:12    532]     	R=Most frequently used by router for this net type and layer transition.
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     
[03/10 14:52:12    532]     Clock DAG stats after routing clock trees:
[03/10 14:52:12    532]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:12    532]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:12    532]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:12    532]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:12    532]       wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:12    532]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:12    532]     Clock DAG net violations after routing clock trees:none
[03/10 14:52:12    532]     Clock tree state after routing clock trees:
[03/10 14:52:12    532]       clock_tree clk: worst slew is leaf(0.101),trunk(0.060),top(nil), margined worst slew is leaf(0.101),trunk(0.060),top(nil)
[03/10 14:52:12    532]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.080, sd=0.009], skew [0.056 vs 0.057, 96.7% {0.063, 0.079, 0.107}] (wid=0.015 ws=0.013) (gid=0.114 gs=0.061)
[03/10 14:52:12    532]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.080ns std.dev 0.009ns
[03/10 14:52:12    532]     Legalizer reserving space for clock trees... 
[03/10 14:52:12    532]     Legalizer reserving space for clock trees done.
[03/10 14:52:12    532]     PostConditioning... 
[03/10 14:52:12    532]       Update timing... 
[03/10 14:52:12    532]         Updating timing graph... 
[03/10 14:52:12    532]           
[03/10 14:52:12    532] #################################################################################
[03/10 14:52:12    532] # Design Stage: PreRoute
[03/10 14:52:12    532] # Design Name: mac_array
[03/10 14:52:12    532] # Design Mode: 65nm
[03/10 14:52:12    532] # Analysis Mode: MMMC Non-OCV 
[03/10 14:52:12    532] # Parasitics Mode: No SPEF/RCDB
[03/10 14:52:12    532] # Signoff Settings: SI Off 
[03/10 14:52:12    532] #################################################################################
[03/10 14:52:12    532] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:52:12    532] Calculate delays in BcWc mode...
[03/10 14:52:12    532] Topological Sorting (CPU = 0:00:00.0, MEM = 1275.3M, InitMEM = 1275.3M)
[03/10 14:52:12    533] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:52:12    533] End delay calculation. (MEM=1348.66 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:52:12    533] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1348.7M) ***
[03/10 14:52:12    533]         Updating timing graph done.
[03/10 14:52:12    533]         Updating latch analysis... 
[03/10 14:52:12    533]         Updating latch analysis done.
[03/10 14:52:12    533]       Update timing done.
[03/10 14:52:12    533]       Invalidating timing
[03/10 14:52:12    533]       PostConditioning active optimizations:
[03/10 14:52:12    533]        - DRV fixing with cell sizing
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Currently running CTS, using active skew data
[03/10 14:52:12    533]       Rebuilding timing graph... 
[03/10 14:52:12    533]       Rebuilding timing graph done.
[03/10 14:52:12    533]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/10 14:52:12    533]       Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:12    533]       Rebuilding timing graph   cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:12    533]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:12    533]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:12    533]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:12    533]       Rebuilding timing graph   sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:12    533]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:none
[03/10 14:52:12    533]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/10 14:52:12    533]       Clock DAG stats PostConditioning initial state:
[03/10 14:52:12    533]         cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:12    533]         cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:12    533]         gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:12    533]         wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:12    533]         wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:12    533]         sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:12    533]       Clock DAG net violations PostConditioning initial state:none
[03/10 14:52:12    533]       Recomputing CTS skew targets... 
[03/10 14:52:12    533]         Resolving skew group constraints... 
[03/10 14:52:12    533]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/10 14:52:12    533]         Resolving skew group constraints done.
[03/10 14:52:12    533]       Recomputing CTS skew targets done.
[03/10 14:52:12    533]       Fixing DRVs... 
[03/10 14:52:12    533]         Fixing clock tree DRVs: 
[03/10 14:52:12    533]         Fixing clock tree DRVs: .
[03/10 14:52:12    533]         Fixing clock tree DRVs: ...
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% .
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/10 14:52:12    533]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/10 14:52:12    533]         CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
[03/10 14:52:12    533]         
[03/10 14:52:12    533]         PRO Statistics: Fix DRVs (cell sizing):
[03/10 14:52:12    533]         =======================================
[03/10 14:52:12    533]         
[03/10 14:52:12    533]         Cell changes by Net Type:
[03/10 14:52:12    533]         
[03/10 14:52:12    533]         ------------------------------
[03/10 14:52:12    533]         Net Type    Attempted    Sized
[03/10 14:52:12    533]         ------------------------------
[03/10 14:52:12    533]         top             0          0
[03/10 14:52:12    533]         trunk           0          0
[03/10 14:52:12    533]         leaf            0          0
[03/10 14:52:12    533]         ------------------------------
[03/10 14:52:12    533]         Total       -              0
[03/10 14:52:12    533]         ------------------------------
[03/10 14:52:12    533]         
[03/10 14:52:12    533]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[03/10 14:52:12    533]         Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
[03/10 14:52:12    533]         
[03/10 14:52:12    533]         Clock DAG stats PostConditioning after DRV fixing:
[03/10 14:52:12    533]           cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:12    533]           cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:12    533]           gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:12    533]           wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:12    533]           wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:12    533]           sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:12    533]         Clock DAG net violations PostConditioning after DRV fixing:none
[03/10 14:52:12    533]         Clock tree state PostConditioning after DRV fixing:
[03/10 14:52:12    533]           clock_tree clk: worst slew is leaf(0.101),trunk(0.060),top(nil), margined worst slew is leaf(0.101),trunk(0.060),top(nil)
[03/10 14:52:12    533]           skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.080, sd=0.009], skew [0.056 vs 0.057, 96.7% {0.063, 0.079, 0.107}] (wid=0.015 ws=0.013) (gid=0.114 gs=0.061)
[03/10 14:52:12    533]         Clock network insertion delays are now [0.063ns, 0.119ns] average 0.080ns std.dev 0.009ns
[03/10 14:52:12    533]       Fixing DRVs done.
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Slew Diagnostics: After DRV fixing
[03/10 14:52:12    533]       ==================================
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Global Causes:
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       -------------------------------------
[03/10 14:52:12    533]       Cause
[03/10 14:52:12    533]       -------------------------------------
[03/10 14:52:12    533]       DRV fixing with buffering is disabled
[03/10 14:52:12    533]       -------------------------------------
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Top 5 overslews:
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       ---------------------------------
[03/10 14:52:12    533]       Overslew    Causes    Driving Pin
[03/10 14:52:12    533]       ---------------------------------
[03/10 14:52:12    533]         (empty table)
[03/10 14:52:12    533]       ---------------------------------
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Slew Diagnostics Counts:
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       -------------------
[03/10 14:52:12    533]       Cause    Occurences
[03/10 14:52:12    533]       -------------------
[03/10 14:52:12    533]         (empty table)
[03/10 14:52:12    533]       -------------------
[03/10 14:52:12    533]       
[03/10 14:52:12    533]       Reconnecting optimized routes... 
[03/10 14:52:12    533]       Reconnecting optimized routes done.
[03/10 14:52:12    533] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/10 14:52:12    533]       Set dirty flag on 0 insts, 0 nets
[03/10 14:52:12    533]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'mac_array' of instances=8485 and nets=4013 using extraction engine 'preRoute' .
[03/10 14:52:12    533] PreRoute RC Extraction called for design mac_array.
[03/10 14:52:12    533] RC Extraction called in multi-corner(2) mode.
[03/10 14:52:12    533] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:52:12    533] RCMode: PreRoute
[03/10 14:52:12    533]       RC Corner Indexes            0       1   
[03/10 14:52:12    533] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:52:12    533] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:12    533] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:12    533] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:52:12    533] Shrink Factor                : 1.00000
[03/10 14:52:12    533] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:52:12    533] Using capacitance table file ...
[03/10 14:52:12    533] Updating RC grid for preRoute extraction ...
[03/10 14:52:12    533] Initializing multi-corner capacitance tables ... 
[03/10 14:52:13    533] Initializing multi-corner resistance tables ...
[03/10 14:52:13    533] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1224.648M)
[03/10 14:52:13    533] 
[03/10 14:52:13    533]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/10 14:52:13    533]       Rebuilding timing graph... 
[03/10 14:52:13    533]       Rebuilding timing graph done.
[03/10 14:52:13    533]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/10 14:52:13    533]       Rebuilding timing graph   cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:13    533]       Rebuilding timing graph   cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:13    533]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:13    533]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:13    533]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:13    533]       Rebuilding timing graph   sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:13    533]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[03/10 14:52:13    533]     PostConditioning done.
[03/10 14:52:13    533] Net route status summary:
[03/10 14:52:13    533]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10)
[03/10 14:52:13    533]   Non-clock:  3740 (unrouted=0, trialRouted=3740, noStatus=0, routed=0, fixed=0)
[03/10 14:52:13    533] (Not counting 263 nets with <2 term connections)
[03/10 14:52:13    533]     Clock DAG stats after post-conditioning:
[03/10 14:52:13    533]       cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:13    533]       cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:13    533]       gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:13    533]       wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:13    533]       wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:13    533]       sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:13    533]     Clock DAG net violations after post-conditioning:none
[03/10 14:52:13    533]     Clock tree state after post-conditioning:
[03/10 14:52:13    533]       clock_tree clk: worst slew is leaf(0.101),trunk(0.060),top(nil), margined worst slew is leaf(0.101),trunk(0.060),top(nil)
[03/10 14:52:13    533]       skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.080, sd=0.009], skew [0.056 vs 0.057, 96.7% {0.063, 0.079, 0.107}] (wid=0.015 ws=0.013) (gid=0.114 gs=0.061)
[03/10 14:52:13    533]     Clock network insertion delays are now [0.063ns, 0.119ns] average 0.080ns std.dev 0.009ns
[03/10 14:52:13    533]   Updating netlist done.
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock DAG stats at end of CTS:
[03/10 14:52:13    533]   ==============================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   ------------------------------
[03/10 14:52:13    533]   Cell type      Count    Area
[03/10 14:52:13    533]   ------------------------------
[03/10 14:52:13    533]   Buffers          9      75.240
[03/10 14:52:13    533]   Inverters        0       0.000
[03/10 14:52:13    533]   Clock Gates      0       0.000
[03/10 14:52:13    533]   Clock Logic      0       0.000
[03/10 14:52:13    533]   All              9      75.240
[03/10 14:52:13    533]   ------------------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock DAG wire lengths at end of CTS:
[03/10 14:52:13    533]   =====================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   --------------------
[03/10 14:52:13    533]   Type     Wire Length
[03/10 14:52:13    533]   --------------------
[03/10 14:52:13    533]   Top          0.000
[03/10 14:52:13    533]   Trunk      203.400
[03/10 14:52:13    533]   Leaf      2434.600
[03/10 14:52:13    533]   Total     2638.000
[03/10 14:52:13    533]   --------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock DAG capacitances at end of CTS:
[03/10 14:52:13    533]   =====================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   --------------------------------
[03/10 14:52:13    533]   Type     Gate     Wire     Total
[03/10 14:52:13    533]   --------------------------------
[03/10 14:52:13    533]   Top      0.000    0.000    0.000
[03/10 14:52:13    533]   Trunk    0.040    0.031    0.071
[03/10 14:52:13    533]   Leaf     0.399    0.414    0.813
[03/10 14:52:13    533]   Total    0.439    0.446    0.884
[03/10 14:52:13    533]   --------------------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock DAG sink capacitances at end of CTS:
[03/10 14:52:13    533]   ==========================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   --------------------------------------------------------
[03/10 14:52:13    533]   Count    Total    Average    Std. Dev.    Min      Max
[03/10 14:52:13    533]   --------------------------------------------------------
[03/10 14:52:13    533]    422     0.397     0.001       0.000      0.001    0.001
[03/10 14:52:13    533]   --------------------------------------------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock DAG net violations at end of CTS:
[03/10 14:52:13    533]   =======================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   None
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock tree summary at end of CTS:
[03/10 14:52:13    533]   =================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   -----------------------------------------------------
[03/10 14:52:13    533]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/10 14:52:13    533]   -----------------------------------------------------
[03/10 14:52:13    533]   clock_tree clk         0.060               0.101
[03/10 14:52:13    533]   -----------------------------------------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Skew group summary at end of CTS:
[03/10 14:52:13    533]   =================================
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:13    533]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/10 14:52:13    533]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:13    533]   WC:setup.late    clk/CON       0.063     0.119     0.056       0.057         0.013           0.041           0.080        0.009     96.7% {0.063, 0.079, 0.107}
[03/10 14:52:13    533]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Clock network insertion delays are now [0.063ns, 0.119ns] average 0.080ns std.dev 0.009ns
[03/10 14:52:13    533]   
[03/10 14:52:13    533]   Found a total of 0 clock tree pins with a slew violation.
[03/10 14:52:13    533]   
[03/10 14:52:13    533] Synthesizing clock trees done.
[03/10 14:52:13    533] Connecting clock gate test enables... 
[03/10 14:52:13    533] Connecting clock gate test enables done.
[03/10 14:52:13    533] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/10 14:52:13    533]  * CCOpt property update_io_latency is false
[03/10 14:52:13    533] 
[03/10 14:52:13    533] Setting all clocks to propagated mode.
[03/10 14:52:13    533] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 14:52:13    533] Resetting all latency settings from fanout cone of clock 'clk'
[03/10 14:52:13    533] Clock DAG stats after update timingGraph:
[03/10 14:52:13    533]   cell counts    : b=9, i=0, cg=0, l=0, total=9
[03/10 14:52:13    533]   cell areas     : b=75.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=75.240um^2
[03/10 14:52:13    533]   gate capacitance : top=0.000pF, trunk=0.040pF, leaf=0.399pF, total=0.439pF
[03/10 14:52:13    533]   wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.414pF, total=0.446pF
[03/10 14:52:13    533]   wire lengths   : top=0.000um, trunk=203.400um, leaf=2434.600um, total=2638.000um
[03/10 14:52:13    533]   sink capacitance : count=422, total=0.397pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/10 14:52:13    533] Clock DAG net violations after update timingGraph:none
[03/10 14:52:13    533] Clock tree state after update timingGraph:
[03/10 14:52:13    533]   clock_tree clk: worst slew is leaf(0.101),trunk(0.060),top(nil), margined worst slew is leaf(0.101),trunk(0.060),top(nil)
[03/10 14:52:13    533]   skew_group clk/CON: insertion delay [min=0.063, max=0.119, avg=0.080, sd=0.009], skew [0.056 vs 0.057, 96.7% {0.063, 0.079, 0.107}] (wid=0.015 ws=0.013) (gid=0.114 gs=0.061)
[03/10 14:52:13    533] Clock network insertion delays are now [0.063ns, 0.119ns] average 0.080ns std.dev 0.009ns
[03/10 14:52:13    533] Logging CTS constraint violations... 
[03/10 14:52:13    533]   No violations found.
[03/10 14:52:13    533] Logging CTS constraint violations done.
[03/10 14:52:13    533] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/10 14:52:13    533] Synthesizing clock trees with CCOpt done.
[03/10 14:52:13    533] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 14:52:13    533] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:52:13    533] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:52:13    533] -setupDynamicPowerViewAsDefaultView false
[03/10 14:52:13    533]                                            # bool, default=false, private
[03/10 14:52:13    533] #spOpts: N=65 
[03/10 14:52:13    533] #spOpts: N=65 mergeVia=F 
[03/10 14:52:13    533] GigaOpt running with 1 threads.
[03/10 14:52:13    533] Info: 1 threads available for lower-level modules during optimization.
[03/10 14:52:13    533] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 14:52:13    533] 	Cell FILL1_LL, site bcore.
[03/10 14:52:13    533] 	Cell FILL_NW_HH, site bcore.
[03/10 14:52:13    533] 	Cell FILL_NW_LL, site bcore.
[03/10 14:52:13    533] 	Cell GFILL, site gacore.
[03/10 14:52:13    533] 	Cell GFILL10, site gacore.
[03/10 14:52:13    533] 	Cell GFILL2, site gacore.
[03/10 14:52:13    533] 	Cell GFILL3, site gacore.
[03/10 14:52:13    533] 	Cell GFILL4, site gacore.
[03/10 14:52:13    533] 	Cell LVLLHCD1, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHCD2, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHCD4, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHCD8, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHD1, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHD2, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHD4, site bcore.
[03/10 14:52:13    533] 	Cell LVLLHD8, site bcore.
[03/10 14:52:13    533] .
[03/10 14:52:14    535] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1216.5M, totSessionCpu=0:08:55 **
[03/10 14:52:14    535] *** optDesign -postCTS ***
[03/10 14:52:14    535] DRC Margin: user margin 0.0; extra margin 0.2
[03/10 14:52:14    535] Hold Target Slack: user slack 0
[03/10 14:52:14    535] Setup Target Slack: user slack 0; extra slack 0.1
[03/10 14:52:14    535] setUsefulSkewMode -noEcoRoute
[03/10 14:52:14    535] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 14:52:14    535] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:52:14    535] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:52:14    535] -setupDynamicPowerViewAsDefaultView false
[03/10 14:52:14    535]                                            # bool, default=false, private
[03/10 14:52:14    535] Start to check current routing status for nets...
[03/10 14:52:14    535] Using hname+ instead name for net compare
[03/10 14:52:14    535] All nets are already routed correctly.
[03/10 14:52:14    535] End to check current routing status for nets (mem=1216.5M)
[03/10 14:52:15    535] Compute RC Scale Done ...
[03/10 14:52:15    535] ** Profile ** Start :  cpu=0:00:00.0, mem=1406.6M
[03/10 14:52:15    535] ** Profile ** Other data :  cpu=0:00:00.0, mem=1406.6M
[03/10 14:52:15    535] #################################################################################
[03/10 14:52:15    535] # Design Stage: PreRoute
[03/10 14:52:15    535] # Design Name: mac_array
[03/10 14:52:15    535] # Design Mode: 65nm
[03/10 14:52:15    535] # Analysis Mode: MMMC Non-OCV 
[03/10 14:52:15    535] # Parasitics Mode: No SPEF/RCDB
[03/10 14:52:15    535] # Signoff Settings: SI Off 
[03/10 14:52:15    535] #################################################################################
[03/10 14:52:15    535] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:52:15    535] Calculate delays in BcWc mode...
[03/10 14:52:15    535] Topological Sorting (CPU = 0:00:00.0, MEM = 1404.6M, InitMEM = 1404.6M)
[03/10 14:52:15    535] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:52:15    535] End delay calculation. (MEM=1420.72 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:52:15    535] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1420.7M) ***
[03/10 14:52:15    535] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:08:56 mem=1420.7M)
[03/10 14:52:15    536] ** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1420.7M
[03/10 14:52:15    536] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1420.7M
[03/10 14:52:15    536] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.046  |
|           TNS (ns):| -1.447  |
|    Violating Paths:|   65    |
|          All Paths:|   734   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.707%
       (100.349% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1420.7M
[03/10 14:52:15    536] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1293.2M, totSessionCpu=0:08:56 **
[03/10 14:52:15    536] ** INFO : this run is activating low effort ccoptDesign flow
[03/10 14:52:15    536] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:52:15    536] #spOpts: N=65 mergeVia=F 
[03/10 14:52:15    536] 
[03/10 14:52:15    536] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 14:52:15    536] 
[03/10 14:52:15    536] Type 'man IMPOPT-3663' for more detail.
[03/10 14:52:15    536] 
[03/10 14:52:15    536] Power view               = WC_VIEW
[03/10 14:52:15    536] Number of VT partitions  = 2
[03/10 14:52:15    536] Standard cells in design = 811
[03/10 14:52:15    536] Instances in design      = 3540
[03/10 14:52:15    536] 
[03/10 14:52:15    536] Instance distribution across the VT partitions:
[03/10 14:52:15    536] 
[03/10 14:52:15    536]  LVT : inst = 1565 (44.2%), cells = 335 (41%)
[03/10 14:52:15    536]    Lib tcbn65gpluswc        : inst = 1565 (44.2%)
[03/10 14:52:15    536] 
[03/10 14:52:15    536]  HVT : inst = 1975 (55.8%), cells = 457 (56%)
[03/10 14:52:15    536]    Lib tcbn65gpluswc        : inst = 1975 (55.8%)
[03/10 14:52:15    536] 
[03/10 14:52:15    536] Reporting took 0 sec
[03/10 14:52:16    536] *** Starting optimizing excluded clock nets MEM= 1294.2M) ***
[03/10 14:52:16    536] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1294.2M) ***
[03/10 14:52:16    536] *** Starting optimizing excluded clock nets MEM= 1294.2M) ***
[03/10 14:52:16    536] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1294.2M) ***
[03/10 14:52:16    536] Include MVT Delays for Hold Opt
[03/10 14:52:16    536] *** Timing NOT met, worst failing slack is -0.046
[03/10 14:52:16    536] *** Check timing (0:00:00.0)
[03/10 14:52:16    536] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:52:16    536] optDesignOneStep: Leakage Power Flow
[03/10 14:52:16    536] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:52:16    536] Begin: GigaOpt Optimization in TNS mode
[03/10 14:52:16    536] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:52:16    536] Info: 10 clock nets excluded from IPO operation.
[03/10 14:52:16    536] PhyDesignGrid: maxLocalDensity 0.95
[03/10 14:52:16    536] #spOpts: N=65 
[03/10 14:52:16    536] Summary for sequential cells idenfication: 
[03/10 14:52:16    536] Identified SBFF number: 199
[03/10 14:52:16    536] Identified MBFF number: 0
[03/10 14:52:16    536] Not identified SBFF number: 0
[03/10 14:52:16    536] Not identified MBFF number: 0
[03/10 14:52:16    536] Number of sequential cells which are not FFs: 104
[03/10 14:52:16    536] 
[03/10 14:52:19    539] *info: 10 clock nets excluded
[03/10 14:52:19    539] *info: 2 special nets excluded.
[03/10 14:52:19    539] *info: 69 no-driver nets excluded.
[03/10 14:52:19    539] *info: 10 nets with fixed/cover wires excluded.
[03/10 14:52:20    540] Effort level <high> specified for reg2reg path_group
[03/10 14:52:20    540] ** GigaOpt Optimizer WNS Slack -0.046 TNS Slack -1.447 Density 100.35
[03/10 14:52:20    540] Optimizer TNS Opt
[03/10 14:52:20    540] Active Path Group: reg2reg  
[03/10 14:52:20    540] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:20    540] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:52:20    540] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:20    540] |  -0.046|   -0.046|  -1.447|   -1.447|   100.35%|   0:00:00.0| 1449.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:52:20    540] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:52:21    542] |  -0.044|   -0.044|  -1.332|   -1.332|   100.35%|   0:00:01.0| 1456.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product5_ |
[03/10 14:52:21    542] |        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
[03/10 14:52:21    542] |  -0.044|   -0.044|  -1.332|   -1.332|   100.35%|   0:00:00.0| 1456.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:21    542] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:52:21    542] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:21    542] 
[03/10 14:52:21    542] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1456.9M) ***
[03/10 14:52:21    542] 
[03/10 14:52:21    542] *** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=1456.9M) ***
[03/10 14:52:21    542] ** GigaOpt Optimizer WNS Slack -0.044 TNS Slack -1.332 Density 100.35
[03/10 14:52:21    542] *** Starting refinePlace (0:09:02 mem=1472.9M) ***
[03/10 14:52:21    542] Total net bbox length = 3.855e+04 (1.735e+04 2.119e+04) (ext = 2.455e+03)
[03/10 14:52:21    542] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:52:21    542] Density distribution unevenness ratio = 0.247%
[03/10 14:52:21    542] RPlace IncrNP: Rollback Lev = -3
[03/10 14:52:21    542] RPlace: Density =1.055556, incremental np is triggered.
[03/10 14:52:21    542] nrCritNet: 2.00% ( 75 / 3750 ) cutoffSlk: -40.8ps stdDelay: 14.2ps
[03/10 14:52:23    543] default core: bins with density >  0.75 = 95.1 % ( 77 / 81 )
[03/10 14:52:23    543] Density distribution unevenness ratio = 1.992%
[03/10 14:52:23    543] RPlace postIncrNP: Density = 1.055556 -> 1.100000.
[03/10 14:52:23    543] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:52:23    543] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/10 14:52:23    543] [1.05 - 1.10] :	 1 (1.23%) -> 12 (14.81%)
[03/10 14:52:23    543] [1.00 - 1.05] :	 9 (11.11%) -> 21 (25.93%)
[03/10 14:52:23    543] [0.95 - 1.00] :	 71 (87.65%) -> 28 (34.57%)
[03/10 14:52:23    543] [0.90 - 0.95] :	 0 (0.00%) -> 11 (13.58%)
[03/10 14:52:23    543] [0.85 - 0.90] :	 0 (0.00%) -> 4 (4.94%)
[03/10 14:52:23    543] [0.80 - 0.85] :	 0 (0.00%) -> 1 (1.23%)
[03/10 14:52:23    543] [CPU] RefinePlace/IncrNP (cpu=0:00:01.7, real=0:00:02.0, mem=1478.9MB) @(0:09:02 - 0:09:04).
[03/10 14:52:23    543] Move report: incrNP moves 8295 insts, mean move: 3.23 um, max move: 37.40 um
[03/10 14:52:23    543] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_755_0): (126.20, 150.40) --> (103.20, 136.00)
[03/10 14:52:23    543] Move report: Timing Driven Placement moves 8295 insts, mean move: 3.23 um, max move: 37.40 um
[03/10 14:52:23    543] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_755_0): (126.20, 150.40) --> (103.20, 136.00)
[03/10 14:52:23    543] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1478.9MB
[03/10 14:52:23    543] Starting refinePlace ...
[03/10 14:52:23    543] **ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
[03/10 14:52:23    543] Type 'man IMPSP-2002' for more detail.
[03/10 14:52:23    543] Total net bbox length = 3.392e+04 (1.602e+04 1.789e+04) (ext = 2.524e+03)
[03/10 14:52:23    543] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1478.9MB
[03/10 14:52:23    543] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=1478.9MB) @(0:09:02 - 0:09:04).
[03/10 14:52:23    543] *** Finished refinePlace (0:09:04 mem=1478.9M) ***
[03/10 14:52:23    543] Finished re-routing un-routed nets (0:00:00.0 1478.9M)
[03/10 14:52:23    543] 
[03/10 14:52:23    544] 
[03/10 14:52:23    544] Density : 1.0035
[03/10 14:52:23    544] Max route overflow : 0.0000
[03/10 14:52:23    544] 
[03/10 14:52:23    544] 
[03/10 14:52:23    544] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1478.9M) ***
[03/10 14:52:23    544] ** GigaOpt Optimizer WNS Slack -0.044 TNS Slack -1.157 Density 100.35
[03/10 14:52:23    544] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:52:23    544] Layer 3 has 10 constrained nets 
[03/10 14:52:23    544] Layer 7 has 9 constrained nets 
[03/10 14:52:23    544] **** End NDR-Layer Usage Statistics ****
[03/10 14:52:23    544] 
[03/10 14:52:23    544] *** Finish post-CTS Setup Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1478.9M) ***
[03/10 14:52:23    544] 
[03/10 14:52:23    544] End: GigaOpt Optimization in TNS mode
[03/10 14:52:23    544] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:52:23    544] optDesignOneStep: Leakage Power Flow
[03/10 14:52:24    544] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:52:24    544] Begin: GigaOpt Optimization in WNS mode
[03/10 14:52:24    544] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:52:24    544] Info: 10 clock nets excluded from IPO operation.
[03/10 14:52:24    544] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:52:24    544] #spOpts: N=65 
[03/10 14:52:26    547] *info: 10 clock nets excluded
[03/10 14:52:26    547] *info: 2 special nets excluded.
[03/10 14:52:26    547] *info: 69 no-driver nets excluded.
[03/10 14:52:26    547] *info: 10 nets with fixed/cover wires excluded.
[03/10 14:52:27    547] ** GigaOpt Optimizer WNS Slack -0.044 TNS Slack -1.157 Density 100.35
[03/10 14:52:27    547] Optimizer WNS Pass 0
[03/10 14:52:27    547] Active Path Group: reg2reg  
[03/10 14:52:27    547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:27    547] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:52:27    547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:27    547] |  -0.044|   -0.044|  -1.157|   -1.157|   100.35%|   0:00:00.0| 1460.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:27    547] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:52:33    553] |  -0.032|   -0.032|  -1.020|   -1.020|   100.32%|   0:00:06.0| 1462.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:33    553] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:52:34    554] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:34    554] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:52:34    554]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:52:34    554] #################################################################################
[03/10 14:52:34    554] # Design Stage: PreRoute
[03/10 14:52:34    554] # Design Name: mac_array
[03/10 14:52:34    554] # Design Mode: 65nm
[03/10 14:52:34    554] # Analysis Mode: MMMC Non-OCV 
[03/10 14:52:34    554] # Parasitics Mode: No SPEF/RCDB
[03/10 14:52:34    554] # Signoff Settings: SI Off 
[03/10 14:52:34    554] #################################################################################
[03/10 14:52:34    554] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:52:34    554] Calculate delays in BcWc mode...
[03/10 14:52:34    554] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:52:34    554] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:52:34    554] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:52:34    554] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:52:34    554] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 0.0M) ***
[03/10 14:52:34    554] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.049 } { 0 } { 734 } } } }
[03/10 14:52:34    554]  
_______________________________________________________________________
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC446_CTS_29 (CKBD2)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC447_CTS_29 (CKBD2)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC448_CTS_29 (CKBD2)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC449_CTS_29 (CKBD2)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC450_CTS_23 (CKBD2)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC451_CTS_28 (CKBD4)
[03/10 14:52:35    554] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC452_CTS_29 (CKBD2)
[03/10 14:52:35    554] skewClock sized 0 and inserted 7 insts
[03/10 14:52:35    554] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:35    554] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:52:35    554] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:41    560] |  -0.025|   -0.025|  -0.744|   -0.744|   100.30%|   0:00:08.0| 1469.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:41    560] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:52:42    561] |  -0.025|   -0.025|  -0.741|   -0.741|   100.30%|   0:00:01.0| 1468.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:42    561] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:52:42    561] |  -0.025|   -0.025|  -0.725|   -0.725|   100.30%|   0:00:00.0| 1468.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:42    561] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:52:43    562] |  -0.025|   -0.025|  -0.725|   -0.725|   100.30%|   0:00:01.0| 1468.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:52:43    562] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:52:43    562] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC453_CTS_29 (BUFFD2)
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC454_CTS_29 (BUFFD2)
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC455_CTS_29 (BUFFD2)
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC456_CTS_28 (CKBD4)
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC457_CTS_23 (BUFFD2)
[03/10 14:52:43    562] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC458_CTS_23 (BUFFD2)
[03/10 14:52:43    562] skewClock sized 0 and inserted 6 insts
[03/10 14:52:43    563] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:43    563] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:52:43    563] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:48    567] |  -0.020|   -0.020|  -0.524|   -0.524|   100.28%|   0:00:05.0| 1469.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:52:48    567] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:52:50    569] |  -0.020|   -0.020|  -0.492|   -0.492|   100.28%|   0:00:02.0| 1469.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:52:50    569] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:52:50    569] |  -0.020|   -0.020|  -0.491|   -0.491|   100.29%|   0:00:00.0| 1469.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:52:50    569] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:52:52    571] |  -0.020|   -0.020|  -0.484|   -0.484|   100.29%|   0:00:02.0| 1469.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:52:52    571] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 14:52:54    573] |  -0.021|   -0.021|  -0.489|   -0.489|   100.26%|   0:00:02.0| 1469.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:52:54    573] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:52:54    573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:54    573] 
[03/10 14:52:54    573] *** Finish Core Optimize Step (cpu=0:00:25.9 real=0:00:27.0 mem=1469.9M) ***
[03/10 14:52:54    573] 
[03/10 14:52:54    573] *** Finished Optimize Step Cumulative (cpu=0:00:25.9 real=0:00:27.0 mem=1469.9M) ***
[03/10 14:52:54    573] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.489 Density 100.26
[03/10 14:52:54    573] *** Starting refinePlace (0:09:34 mem=1485.9M) ***
[03/10 14:52:54    573] Total net bbox length = 3.423e+04 (1.611e+04 1.813e+04) (ext = 2.520e+03)
[03/10 14:52:54    573] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:52:54    573] default core: bins with density >  0.75 = 95.1 % ( 77 / 81 )
[03/10 14:52:54    573] Density distribution unevenness ratio = 1.981%
[03/10 14:52:54    573] RPlace IncrNP: Rollback Lev = -3
[03/10 14:52:54    573] RPlace: Density =1.098889, incremental np is triggered.
[03/10 14:52:54    573] nrCritNet: 1.91% ( 72 / 3760 ) cutoffSlk: -40.3ps stdDelay: 14.2ps
[03/10 14:52:56    575] default core: bins with density >  0.75 = 98.8 % ( 80 / 81 )
[03/10 14:52:56    575] Density distribution unevenness ratio = 2.854%
[03/10 14:52:56    575] RPlace postIncrNP: Density = 1.098889 -> 1.184444.
[03/10 14:52:56    575] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:52:56    575] [1.10+      ] :	 0 (0.00%) -> 6 (7.41%)
[03/10 14:52:56    575] [1.05 - 1.10] :	 11 (13.58%) -> 9 (11.11%)
[03/10 14:52:56    575] [1.00 - 1.05] :	 25 (30.86%) -> 21 (25.93%)
[03/10 14:52:56    575] [0.95 - 1.00] :	 25 (30.86%) -> 12 (14.81%)
[03/10 14:52:56    575] [0.90 - 0.95] :	 11 (13.58%) -> 23 (28.40%)
[03/10 14:52:56    575] [0.85 - 0.90] :	 4 (4.94%) -> 7 (8.64%)
[03/10 14:52:56    575] [0.80 - 0.85] :	 1 (1.23%) -> 1 (1.23%)
[03/10 14:52:56    575] [CPU] RefinePlace/IncrNP (cpu=0:00:01.8, real=0:00:02.0, mem=1488.9MB) @(0:09:34 - 0:09:36).
[03/10 14:52:56    575] Move report: incrNP moves 8037 insts, mean move: 2.52 um, max move: 15.20 um
[03/10 14:52:56    575] 	Max move on inst (FILLER_3041): (56.80, 94.60) --> (64.80, 87.40)
[03/10 14:52:56    575] Move report: Timing Driven Placement moves 8037 insts, mean move: 2.52 um, max move: 15.20 um
[03/10 14:52:56    575] 	Max move on inst (FILLER_3041): (56.80, 94.60) --> (64.80, 87.40)
[03/10 14:52:56    575] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1488.9MB
[03/10 14:52:56    575] Starting refinePlace ...
[03/10 14:52:56    575] **ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
[03/10 14:52:56    575] Type 'man IMPSP-2002' for more detail.
[03/10 14:52:56    575] Total net bbox length = 3.294e+04 (1.568e+04 1.727e+04) (ext = 2.588e+03)
[03/10 14:52:56    575] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1488.9MB
[03/10 14:52:56    575] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=1488.9MB) @(0:09:34 - 0:09:36).
[03/10 14:52:56    575] *** Finished refinePlace (0:09:36 mem=1488.9M) ***
[03/10 14:52:56    575] Finished re-routing un-routed nets (0:00:00.0 1488.9M)
[03/10 14:52:56    575] 
[03/10 14:52:56    575] 
[03/10 14:52:56    575] Density : 1.0040
[03/10 14:52:56    575] Max route overflow : 0.0000
[03/10 14:52:56    575] 
[03/10 14:52:56    575] 
[03/10 14:52:56    575] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1488.9M) ***
[03/10 14:52:56    575] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.438 Density 100.40
[03/10 14:52:56    575] Optimizer WNS Pass 1
[03/10 14:52:56    575] Active Path Group: reg2reg  
[03/10 14:52:56    575] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:56    575] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:52:56    575] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:52:56    575] |  -0.021|   -0.021|  -0.438|   -0.438|   100.40%|   0:00:00.0| 1488.9M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product2_ |
[03/10 14:52:56    575] |        |         |        |         |          |            |        |          |         | reg_12_/D                                          |
[03/10 14:53:05    584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC459_CTS_28 (BUFFD4)
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC460_CTS_29 (BUFFD2)
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC461_CTS_23 (BUFFD2)
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC462_CTS_29 (BUFFD2)
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC463_CTS_29 (BUFFD2)
[03/10 14:53:05    584] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC464_CTS_29 (BUFFD2)
[03/10 14:53:05    584] skewClock sized 0 and inserted 6 insts
[03/10 14:53:06    585] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:06    585] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:53:06    585] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:12    591] |  -0.014|   -0.014|  -0.241|   -0.241|   100.37%|   0:00:16.0| 1488.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:53:12    591] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:53:16    595] |  -0.014|   -0.014|  -0.237|   -0.237|   100.37%|   0:00:04.0| 1488.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product3_ |
[03/10 14:53:16    595] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:53:18    597] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC465_CTS_23 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC466_CTS_29 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC467_CTS_29 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC468_CTS_23 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC469_CTS_23 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC470_CTS_25 (BUFFD2)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC471_CTS_24 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC472_CTS_28 (BUFFD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC473_CTS_29 (CKBD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC474_CTS_28 (BUFFD4)
[03/10 14:53:19    598] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC475_CTS_29 (CKBD4)
[03/10 14:53:19    598] skewClock sized 0 and inserted 11 insts
[03/10 14:53:19    598] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:19    598] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:53:19    598] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:23    601] |  -0.010|   -0.010|  -0.093|   -0.093|   100.37%|   0:00:07.0| 1490.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:53:23    601] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:23    601] |  -0.010|   -0.010|  -0.092|   -0.092|   100.37%|   0:00:00.0| 1490.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:53:23    601] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:23    602] |  -0.011|   -0.011|  -0.092|   -0.092|   100.37%|   0:00:00.0| 1490.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 14:53:23    602] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:23    602] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:23    602] 
[03/10 14:53:23    602] *** Finish Core Optimize Step (cpu=0:00:26.9 real=0:00:27.0 mem=1490.7M) ***
[03/10 14:53:23    602] 
[03/10 14:53:23    602] *** Finished Optimize Step Cumulative (cpu=0:00:26.9 real=0:00:27.0 mem=1490.7M) ***
[03/10 14:53:23    602] ** GigaOpt Optimizer WNS Slack -0.011 TNS Slack -0.092 Density 100.37
[03/10 14:53:24    602] *** Starting refinePlace (0:10:03 mem=1490.7M) ***
[03/10 14:53:24    602] Total net bbox length = 3.343e+04 (1.577e+04 1.766e+04) (ext = 2.583e+03)
[03/10 14:53:24    602] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:53:24    602] default core: bins with density >  0.75 = 98.8 % ( 80 / 81 )
[03/10 14:53:24    602] Density distribution unevenness ratio = 2.830%
[03/10 14:53:24    602] RPlace IncrNP: Rollback Lev = -3
[03/10 14:53:24    602] RPlace: Density =1.184444, incremental np is triggered.
[03/10 14:53:24    602] nrCritNet: 1.32% ( 50 / 3777 ) cutoffSlk: -29.0ps stdDelay: 14.2ps
[03/10 14:53:25    604] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:53:25    604] Density distribution unevenness ratio = 2.681%
[03/10 14:53:25    604] RPlace postIncrNP: Density = 1.184444 -> 1.166667.
[03/10 14:53:25    604] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:53:25    604] [1.10+      ] :	 6 (7.41%) -> 4 (4.94%)
[03/10 14:53:25    604] [1.05 - 1.10] :	 10 (12.35%) -> 15 (18.52%)
[03/10 14:53:25    604] [1.00 - 1.05] :	 22 (27.16%) -> 16 (19.75%)
[03/10 14:53:25    604] [0.95 - 1.00] :	 11 (13.58%) -> 19 (23.46%)
[03/10 14:53:25    604] [0.90 - 0.95] :	 22 (27.16%) -> 18 (22.22%)
[03/10 14:53:25    604] [0.85 - 0.90] :	 7 (8.64%) -> 6 (7.41%)
[03/10 14:53:25    604] [0.80 - 0.85] :	 1 (1.23%) -> 2 (2.47%)
[03/10 14:53:25    604] [CPU] RefinePlace/IncrNP (cpu=0:00:01.7, real=0:00:01.0, mem=1492.7MB) @(0:10:03 - 0:10:05).
[03/10 14:53:25    604] Move report: incrNP moves 7792 insts, mean move: 2.15 um, max move: 37.80 um
[03/10 14:53:25    604] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC469_CTS_23): (48.80, 80.20) --> (54.20, 112.60)
[03/10 14:53:25    604] Move report: Timing Driven Placement moves 7792 insts, mean move: 2.15 um, max move: 37.80 um
[03/10 14:53:25    604] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC469_CTS_23): (48.80, 80.20) --> (54.20, 112.60)
[03/10 14:53:25    604] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 1492.7MB
[03/10 14:53:25    604] Starting refinePlace ...
[03/10 14:53:25    604] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:53:25    604] Type 'man IMPSP-2002' for more detail.
[03/10 14:53:25    604] Total net bbox length = 3.302e+04 (1.572e+04 1.731e+04) (ext = 2.596e+03)
[03/10 14:53:25    604] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1492.7MB
[03/10 14:53:25    604] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=1492.7MB) @(0:10:03 - 0:10:05).
[03/10 14:53:25    604] *** Finished refinePlace (0:10:05 mem=1492.7M) ***
[03/10 14:53:25    604] Finished re-routing un-routed nets (0:00:00.0 1492.7M)
[03/10 14:53:25    604] 
[03/10 14:53:25    604] 
[03/10 14:53:25    604] Density : 1.0060
[03/10 14:53:25    604] Max route overflow : 0.0000
[03/10 14:53:25    604] 
[03/10 14:53:25    604] 
[03/10 14:53:25    604] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1492.7M) ***
[03/10 14:53:25    604] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.069 Density 100.60
[03/10 14:53:25    604] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:53:25    604] Layer 3 has 40 constrained nets 
[03/10 14:53:25    604] Layer 7 has 25 constrained nets 
[03/10 14:53:25    604] **** End NDR-Layer Usage Statistics ****
[03/10 14:53:25    604] 
[03/10 14:53:25    604] *** Finish post-CTS Setup Fixing (cpu=0:00:57.0 real=0:00:58.0 mem=1492.7M) ***
[03/10 14:53:25    604] 
[03/10 14:53:25    604] End: GigaOpt Optimization in WNS mode
[03/10 14:53:26    604] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:53:26    604] optDesignOneStep: Leakage Power Flow
[03/10 14:53:26    604] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 14:53:26    604] Begin: GigaOpt Optimization in TNS mode
[03/10 14:53:26    604] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:26    604] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:26    604] PhyDesignGrid: maxLocalDensity 0.95
[03/10 14:53:26    604] #spOpts: N=65 
[03/10 14:53:29    607] *info: 40 clock nets excluded
[03/10 14:53:29    607] *info: 2 special nets excluded.
[03/10 14:53:29    607] *info: 69 no-driver nets excluded.
[03/10 14:53:29    607] *info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:29    608] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.069 Density 100.60
[03/10 14:53:29    608] Optimizer TNS Opt
[03/10 14:53:29    608] Active Path Group: reg2reg  
[03/10 14:53:29    608] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:29    608] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:53:29    608] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:29    608] |  -0.008|   -0.008|  -0.069|   -0.069|   100.60%|   0:00:00.0| 1472.6M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:53:29    608] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:53:45    623] |  -0.008|   -0.008|  -0.063|   -0.063|   100.59%|   0:00:16.0| 1475.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 14:53:45    623] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 14:53:45    623] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:45    623] 
[03/10 14:53:45    623] *** Finish Core Optimize Step (cpu=0:00:15.2 real=0:00:16.0 mem=1475.4M) ***
[03/10 14:53:45    623] 
[03/10 14:53:45    623] *** Finished Optimize Step Cumulative (cpu=0:00:15.2 real=0:00:16.0 mem=1475.4M) ***
[03/10 14:53:45    623] ** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.063 Density 100.59
[03/10 14:53:45    623] *** Starting refinePlace (0:10:24 mem=1491.4M) ***
[03/10 14:53:45    623] Total net bbox length = 3.331e+04 (1.572e+04 1.759e+04) (ext = 2.594e+03)
[03/10 14:53:45    623] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 14:53:45    623] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:53:45    623] Density distribution unevenness ratio = 2.685%
[03/10 14:53:45    623] RPlace IncrNP: Rollback Lev = -3
[03/10 14:53:45    623] RPlace: Density =1.166667, incremental np is triggered.
[03/10 14:53:45    623] nrCritNet: 1.75% ( 66 / 3775 ) cutoffSlk: -27.2ps stdDelay: 14.2ps
[03/10 14:53:46    625] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:53:46    625] Density distribution unevenness ratio = 2.290%
[03/10 14:53:46    625] RPlace postIncrNP: Density = 1.166667 -> 1.146667.
[03/10 14:53:46    625] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:53:46    625] [1.10+      ] :	 4 (4.94%) -> 3 (3.70%)
[03/10 14:53:46    625] [1.05 - 1.10] :	 15 (18.52%) -> 14 (17.28%)
[03/10 14:53:46    625] [1.00 - 1.05] :	 16 (19.75%) -> 21 (25.93%)
[03/10 14:53:46    625] [0.95 - 1.00] :	 19 (23.46%) -> 21 (25.93%)
[03/10 14:53:46    625] [0.90 - 0.95] :	 18 (22.22%) -> 15 (18.52%)
[03/10 14:53:46    625] [0.85 - 0.90] :	 6 (7.41%) -> 6 (7.41%)
[03/10 14:53:46    625] [0.80 - 0.85] :	 2 (2.47%) -> 1 (1.23%)
[03/10 14:53:46    625] [CPU] RefinePlace/IncrNP (cpu=0:00:01.4, real=0:00:01.0, mem=1492.4MB) @(0:10:24 - 0:10:25).
[03/10 14:53:46    625] Move report: incrNP moves 7059 insts, mean move: 1.50 um, max move: 20.00 um
[03/10 14:53:46    625] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/product7_reg_14_): (44.40, 62.20) --> (37.00, 49.60)
[03/10 14:53:46    625] Move report: Timing Driven Placement moves 7059 insts, mean move: 1.50 um, max move: 20.00 um
[03/10 14:53:46    625] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/product7_reg_14_): (44.40, 62.20) --> (37.00, 49.60)
[03/10 14:53:46    625] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1492.4MB
[03/10 14:53:46    625] Starting refinePlace ...
[03/10 14:53:46    625] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:53:46    625] Type 'man IMPSP-2002' for more detail.
[03/10 14:53:46    625] Total net bbox length = 3.277e+04 (1.567e+04 1.709e+04) (ext = 2.629e+03)
[03/10 14:53:46    625] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1492.4MB
[03/10 14:53:46    625] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=1492.4MB) @(0:10:24 - 0:10:25).
[03/10 14:53:46    625] *** Finished refinePlace (0:10:25 mem=1492.4M) ***
[03/10 14:53:46    625] Finished re-routing un-routed nets (0:00:00.0 1492.4M)
[03/10 14:53:46    625] 
[03/10 14:53:46    625] 
[03/10 14:53:46    625] Density : 1.0059
[03/10 14:53:46    625] Max route overflow : 0.0000
[03/10 14:53:46    625] 
[03/10 14:53:46    625] 
[03/10 14:53:46    625] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=1492.4M) ***
[03/10 14:53:46    625] ** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.046 Density 100.59
[03/10 14:53:46    625] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:53:46    625] Layer 3 has 40 constrained nets 
[03/10 14:53:46    625] Layer 7 has 26 constrained nets 
[03/10 14:53:46    625] **** End NDR-Layer Usage Statistics ****
[03/10 14:53:46    625] 
[03/10 14:53:46    625] *** Finish post-CTS Setup Fixing (cpu=0:00:16.8 real=0:00:17.0 mem=1492.4M) ***
[03/10 14:53:46    625] 
[03/10 14:53:46    625] End: GigaOpt Optimization in TNS mode
[03/10 14:53:46    625] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:46    625] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:46    625] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:53:46    625] [PSP] Started earlyGlobalRoute kernel
[03/10 14:53:46    625] [PSP] Initial Peak syMemory usage = 1340.8 MB
[03/10 14:53:46    625] (I)       Reading DB...
[03/10 14:53:46    625] (I)       congestionReportName   : 
[03/10 14:53:46    625] (I)       buildTerm2TermWires    : 1
[03/10 14:53:46    625] (I)       doTrackAssignment      : 1
[03/10 14:53:46    625] (I)       dumpBookshelfFiles     : 0
[03/10 14:53:46    625] (I)       numThreads             : 1
[03/10 14:53:46    625] [NR-eagl] honorMsvRouteConstraint: false
[03/10 14:53:46    625] (I)       honorPin               : false
[03/10 14:53:46    625] (I)       honorPinGuide          : true
[03/10 14:53:46    625] (I)       honorPartition         : false
[03/10 14:53:46    625] (I)       allowPartitionCrossover: false
[03/10 14:53:46    625] (I)       honorSingleEntry       : true
[03/10 14:53:46    625] (I)       honorSingleEntryStrong : true
[03/10 14:53:46    625] (I)       handleViaSpacingRule   : false
[03/10 14:53:46    625] (I)       PDConstraint           : none
[03/10 14:53:46    625] (I)       expBetterNDRHandling   : false
[03/10 14:53:46    625] [NR-eagl] honorClockSpecNDR      : 0
[03/10 14:53:46    625] (I)       routingEffortLevel     : 3
[03/10 14:53:46    625] [NR-eagl] minRouteLayer          : 2
[03/10 14:53:46    625] [NR-eagl] maxRouteLayer          : 2147483647
[03/10 14:53:46    625] (I)       numRowsPerGCell        : 1
[03/10 14:53:46    625] (I)       speedUpLargeDesign     : 0
[03/10 14:53:46    625] (I)       speedUpBlkViolationClean: 0
[03/10 14:53:46    625] (I)       multiThreadingTA       : 0
[03/10 14:53:46    625] (I)       blockedPinEscape       : 1
[03/10 14:53:46    625] (I)       blkAwareLayerSwitching : 0
[03/10 14:53:46    625] (I)       betterClockWireModeling: 1
[03/10 14:53:46    625] (I)       punchThroughDistance   : 500.00
[03/10 14:53:46    625] (I)       scenicBound            : 1.15
[03/10 14:53:46    625] (I)       maxScenicToAvoidBlk    : 100.00
[03/10 14:53:46    625] (I)       source-to-sink ratio   : 0.00
[03/10 14:53:46    625] (I)       targetCongestionRatioH : 1.00
[03/10 14:53:46    625] (I)       targetCongestionRatioV : 1.00
[03/10 14:53:46    625] (I)       layerCongestionRatio   : 0.70
[03/10 14:53:46    625] (I)       m1CongestionRatio      : 0.10
[03/10 14:53:46    625] (I)       m2m3CongestionRatio    : 0.70
[03/10 14:53:46    625] (I)       localRouteEffort       : 1.00
[03/10 14:53:46    625] (I)       numSitesBlockedByOneVia: 8.00
[03/10 14:53:46    625] (I)       supplyScaleFactorH     : 1.00
[03/10 14:53:46    625] (I)       supplyScaleFactorV     : 1.00
[03/10 14:53:46    625] (I)       highlight3DOverflowFactor: 0.00
[03/10 14:53:46    625] (I)       doubleCutViaModelingRatio: 0.00
[03/10 14:53:46    625] (I)       blockTrack             : 
[03/10 14:53:46    625] (I)       readTROption           : true
[03/10 14:53:46    625] (I)       extraSpacingBothSide   : false
[03/10 14:53:46    625] [NR-eagl] numTracksPerClockWire  : 0
[03/10 14:53:46    625] (I)       routeSelectedNetsOnly  : false
[03/10 14:53:46    625] (I)       before initializing RouteDB syMemory usage = 1343.5 MB
[03/10 14:53:46    625] (I)       starting read tracks
[03/10 14:53:46    625] (I)       build grid graph
[03/10 14:53:46    625] (I)       build grid graph start
[03/10 14:53:46    625] [NR-eagl] Layer1 has no routable track
[03/10 14:53:46    625] [NR-eagl] Layer2 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer3 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer4 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer5 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer6 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer7 has single uniform track structure
[03/10 14:53:46    625] [NR-eagl] Layer8 has single uniform track structure
[03/10 14:53:46    625] (I)       build grid graph end
[03/10 14:53:46    625] (I)       Layer1   numNetMinLayer=3709
[03/10 14:53:46    625] (I)       Layer2   numNetMinLayer=0
[03/10 14:53:46    625] (I)       Layer3   numNetMinLayer=40
[03/10 14:53:46    625] (I)       Layer4   numNetMinLayer=0
[03/10 14:53:46    625] (I)       Layer5   numNetMinLayer=0
[03/10 14:53:46    625] (I)       Layer6   numNetMinLayer=0
[03/10 14:53:46    625] (I)       Layer7   numNetMinLayer=26
[03/10 14:53:46    625] (I)       Layer8   numNetMinLayer=0
[03/10 14:53:46    625] (I)       numViaLayers=7
[03/10 14:53:46    625] (I)       end build via table
[03/10 14:53:46    625] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2776 numBumpBlks=0 numBoundaryFakeBlks=0
[03/10 14:53:46    625] [NR-eagl] numPreroutedNet = 10  numPreroutedWires = 1418
[03/10 14:53:46    625] (I)       readDataFromPlaceDB
[03/10 14:53:46    625] (I)       Read net information..
[03/10 14:53:46    625] [NR-eagl] Read numTotalNets=3775  numIgnoredNets=10
[03/10 14:53:46    625] (I)       Read testcase time = 0.000 seconds
[03/10 14:53:46    625] 
[03/10 14:53:46    625] (I)       totalPins=11472  totalGlobalPin=10074 (87.81%)
[03/10 14:53:46    625] (I)       Model blockage into capacity
[03/10 14:53:46    625] (I)       Read numBlocks=2776  numPreroutedWires=1418  numCapScreens=0
[03/10 14:53:46    625] (I)       blocked area on Layer1 : 0  (0.00%)
[03/10 14:53:46    625] (I)       blocked area on Layer2 : 17666547200  (15.88%)
[03/10 14:53:46    625] (I)       blocked area on Layer3 : 6277920000  (5.64%)
[03/10 14:53:46    625] (I)       blocked area on Layer4 : 45087056000  (40.51%)
[03/10 14:53:46    625] (I)       blocked area on Layer5 : 0  (0.00%)
[03/10 14:53:46    625] (I)       blocked area on Layer6 : 0  (0.00%)
[03/10 14:53:46    625] (I)       blocked area on Layer7 : 0  (0.00%)
[03/10 14:53:46    625] (I)       blocked area on Layer8 : 0  (0.00%)
[03/10 14:53:46    625] (I)       Modeling time = 0.010 seconds
[03/10 14:53:46    625] 
[03/10 14:53:46    625] (I)       Number of ignored nets = 10
[03/10 14:53:46    625] (I)       Number of fixed nets = 10.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of clock nets = 40.  Ignored: No
[03/10 14:53:46    625] (I)       Number of analog nets = 0.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of special nets = 0.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/10 14:53:46    625] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/10 14:53:46    625] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/10 14:53:46    625] [NR-eagl] There are 30 clock nets ( 30 with NDR ).
[03/10 14:53:46    625] (I)       Before initializing earlyGlobalRoute syMemory usage = 1343.5 MB
[03/10 14:53:46    625] (I)       Layer1  viaCost=300.00
[03/10 14:53:46    625] (I)       Layer2  viaCost=100.00
[03/10 14:53:46    625] (I)       Layer3  viaCost=100.00
[03/10 14:53:46    625] (I)       Layer4  viaCost=100.00
[03/10 14:53:46    625] (I)       Layer5  viaCost=100.00
[03/10 14:53:46    625] (I)       Layer6  viaCost=200.00
[03/10 14:53:46    625] (I)       Layer7  viaCost=100.00
[03/10 14:53:46    625] (I)       ---------------------Grid Graph Info--------------------
[03/10 14:53:46    625] (I)       routing area        :  (0, 0) - (335600, 331600)
[03/10 14:53:46    625] (I)       core area           :  (20000, 20000) - (315600, 311600)
[03/10 14:53:46    625] (I)       Site Width          :   400  (dbu)
[03/10 14:53:46    625] (I)       Row Height          :  3600  (dbu)
[03/10 14:53:46    625] (I)       GCell Width         :  3600  (dbu)
[03/10 14:53:46    625] (I)       GCell Height        :  3600  (dbu)
[03/10 14:53:46    625] (I)       grid                :    93    92     8
[03/10 14:53:46    625] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/10 14:53:46    625] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/10 14:53:46    625] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/10 14:53:46    625] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/10 14:53:46    625] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/10 14:53:46    625] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/10 14:53:46    625] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/10 14:53:46    625] (I)       Total num of tracks :     0   839   828   839   828   839   207   210
[03/10 14:53:46    625] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/10 14:53:46    625] (I)       --------------------------------------------------------
[03/10 14:53:46    625] 
[03/10 14:53:46    625] [NR-eagl] ============ Routing rule table ============
[03/10 14:53:46    625] [NR-eagl] Rule id 0. Nets 30 
[03/10 14:53:46    625] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/10 14:53:46    625] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/10 14:53:46    625] [NR-eagl] Rule id 1. Nets 3717 
[03/10 14:53:46    625] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/10 14:53:46    625] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/10 14:53:46    625] [NR-eagl] ========================================
[03/10 14:53:46    625] [NR-eagl] 
[03/10 14:53:46    625] (I)       After initializing earlyGlobalRoute syMemory usage = 1343.5 MB
[03/10 14:53:46    625] (I)       Loading and dumping file time : 0.04 seconds
[03/10 14:53:46    625] (I)       ============= Initialization =============
[03/10 14:53:46    625] (I)       total 2D Cap : 38571 = (19251 H, 19320 V)
[03/10 14:53:46    625] [NR-eagl] Layer group 1: route 26 net(s) in layer range [7, 8]
[03/10 14:53:46    625] (I)       ============  Phase 1a Route ============
[03/10 14:53:46    625] (I)       Phase 1a runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 563 = (275 H, 288 V) = (1.43% H, 1.49% V) = (4.950e+02um H, 5.184e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1b Route ============
[03/10 14:53:46    625] (I)       Usage: 563 = (275 H, 288 V) = (1.43% H, 1.49% V) = (4.950e+02um H, 5.184e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.013400e+03um
[03/10 14:53:46    625] (I)       ============  Phase 1c Route ============
[03/10 14:53:46    625] (I)       Usage: 563 = (275 H, 288 V) = (1.43% H, 1.49% V) = (4.950e+02um H, 5.184e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1d Route ============
[03/10 14:53:46    625] (I)       Usage: 563 = (275 H, 288 V) = (1.43% H, 1.49% V) = (4.950e+02um H, 5.184e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1e Route ============
[03/10 14:53:46    625] (I)       Phase 1e runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 563 = (275 H, 288 V) = (1.43% H, 1.49% V) = (4.950e+02um H, 5.184e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.013400e+03um
[03/10 14:53:46    625] [NR-eagl] 
[03/10 14:53:46    625] (I)       dpBasedLA: time=0.00  totalOF=181  totalVia=1241  totalWL=563  total(Via+WL)=1804 
[03/10 14:53:46    625] (I)       total 2D Cap : 120032 = (70394 H, 49638 V)
[03/10 14:53:46    625] [NR-eagl] Layer group 2: route 30 net(s) in layer range [3, 4]
[03/10 14:53:46    625] (I)       ============  Phase 1a Route ============
[03/10 14:53:46    625] (I)       Phase 1a runs 0.00 seconds
[03/10 14:53:46    625] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 14:53:46    625] (I)       Usage: 628 = (319 H, 309 V) = (0.45% H, 0.62% V) = (5.742e+02um H, 5.562e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1b Route ============
[03/10 14:53:46    625] (I)       Phase 1b runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 628 = (319 H, 309 V) = (0.45% H, 0.62% V) = (5.742e+02um H, 5.562e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 1.170000e+02um
[03/10 14:53:46    625] (I)       ============  Phase 1c Route ============
[03/10 14:53:46    625] (I)       Level2 Grid: 19 x 19
[03/10 14:53:46    625] (I)       Phase 1c runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 628 = (319 H, 309 V) = (0.45% H, 0.62% V) = (5.742e+02um H, 5.562e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1d Route ============
[03/10 14:53:46    625] (I)       Phase 1d runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 628 = (319 H, 309 V) = (0.45% H, 0.62% V) = (5.742e+02um H, 5.562e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1e Route ============
[03/10 14:53:46    625] (I)       Phase 1e runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 628 = (319 H, 309 V) = (0.45% H, 0.62% V) = (5.742e+02um H, 5.562e+02um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 1.170000e+02um
[03/10 14:53:46    625] [NR-eagl] 
[03/10 14:53:46    625] (I)       dpBasedLA: time=0.00  totalOF=185  totalVia=160  totalWL=65  total(Via+WL)=225 
[03/10 14:53:46    625] (I)       total 2D Cap : 372100 = (166649 H, 205451 V)
[03/10 14:53:46    625] [NR-eagl] Layer group 3: route 3691 net(s) in layer range [2, 8]
[03/10 14:53:46    625] (I)       ============  Phase 1a Route ============
[03/10 14:53:46    625] (I)       Phase 1a runs 0.01 seconds
[03/10 14:53:46    625] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/10 14:53:46    625] (I)       Usage: 19110 = (9036 H, 10074 V) = (5.42% H, 4.90% V) = (1.626e+04um H, 1.813e+04um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1b Route ============
[03/10 14:53:46    625] (I)       Phase 1b runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 19110 = (9036 H, 10074 V) = (5.42% H, 4.90% V) = (1.626e+04um H, 1.813e+04um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.05% V. EstWL: 3.326760e+04um
[03/10 14:53:46    625] (I)       ============  Phase 1c Route ============
[03/10 14:53:46    625] (I)       Level2 Grid: 19 x 19
[03/10 14:53:46    625] (I)       Phase 1c runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 19110 = (9036 H, 10074 V) = (5.42% H, 4.90% V) = (1.626e+04um H, 1.813e+04um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1d Route ============
[03/10 14:53:46    625] (I)       Phase 1d runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 19110 = (9036 H, 10074 V) = (5.42% H, 4.90% V) = (1.626e+04um H, 1.813e+04um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============  Phase 1e Route ============
[03/10 14:53:46    625] (I)       Phase 1e runs 0.00 seconds
[03/10 14:53:46    625] (I)       Usage: 19110 = (9036 H, 10074 V) = (5.42% H, 4.90% V) = (1.626e+04um H, 1.813e+04um V)
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.05% V. EstWL: 3.326760e+04um
[03/10 14:53:46    625] [NR-eagl] 
[03/10 14:53:46    625] (I)       dpBasedLA: time=0.00  totalOF=1009  totalVia=20026  totalWL=18482  total(Via+WL)=38508 
[03/10 14:53:46    625] (I)       ============  Phase 1l Route ============
[03/10 14:53:46    625] (I)       Total Global Routing Runtime: 0.02 seconds
[03/10 14:53:46    625] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[03/10 14:53:46    625] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.03% V
[03/10 14:53:46    625] (I)       
[03/10 14:53:46    625] (I)       ============= track Assignment ============
[03/10 14:53:46    625] (I)       extract Global 3D Wires
[03/10 14:53:46    625] (I)       Extract Global WL : time=0.00
[03/10 14:53:46    625] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/10 14:53:46    625] (I)       Initialization real time=0.00 seconds
[03/10 14:53:46    625] (I)       Kernel real time=0.03 seconds
[03/10 14:53:46    625] (I)       End Greedy Track Assignment
[03/10 14:53:46    625] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 11858
[03/10 14:53:46    625] [NR-eagl] Layer2(M2)(V) length: 1.237007e+04um, number of vias: 15012
[03/10 14:53:46    625] [NR-eagl] Layer3(M3)(H) length: 1.575920e+04um, number of vias: 1814
[03/10 14:53:46    625] [NR-eagl] Layer4(M4)(V) length: 5.097092e+03um, number of vias: 790
[03/10 14:53:46    625] [NR-eagl] Layer5(M5)(H) length: 2.207693e+03um, number of vias: 598
[03/10 14:53:46    625] [NR-eagl] Layer6(M6)(V) length: 2.464720e+03um, number of vias: 161
[03/10 14:53:46    625] [NR-eagl] Layer7(M7)(H) length: 5.124000e+02um, number of vias: 153
[03/10 14:53:46    625] [NR-eagl] Layer8(M8)(V) length: 5.334000e+02um, number of vias: 0
[03/10 14:53:46    625] [NR-eagl] Total length: 3.894458e+04um, number of vias: 30386
[03/10 14:53:46    625] [NR-eagl] End Peak syMemory usage = 1321.2 MB
[03/10 14:53:46    625] [NR-eagl] Early Global Router Kernel+IO runtime : 0.17 seconds
[03/10 14:53:46    625] Extraction called for design 'mac_array' of instances=8510 and nets=3844 using extraction engine 'preRoute' .
[03/10 14:53:46    625] PreRoute RC Extraction called for design mac_array.
[03/10 14:53:46    625] RC Extraction called in multi-corner(2) mode.
[03/10 14:53:46    625] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:53:46    625] RCMode: PreRoute
[03/10 14:53:46    625]       RC Corner Indexes            0       1   
[03/10 14:53:46    625] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:53:46    625] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:53:46    625] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:53:46    625] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:53:46    625] Shrink Factor                : 1.00000
[03/10 14:53:46    625] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:53:46    625] Using capacitance table file ...
[03/10 14:53:46    625] Updating RC grid for preRoute extraction ...
[03/10 14:53:46    625] Initializing multi-corner capacitance tables ... 
[03/10 14:53:47    625] Initializing multi-corner resistance tables ...
[03/10 14:53:47    625] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1321.211M)
[03/10 14:53:47    625] Compute RC Scale Done ...
[03/10 14:53:47    625] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/10 14:53:47    625] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/10 14:53:47    625] 
[03/10 14:53:47    625] ** np local hotspot detection info verbose **
[03/10 14:53:47    625] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/10 14:53:47    625] 
[03/10 14:53:47    625] #################################################################################
[03/10 14:53:47    625] # Design Stage: PreRoute
[03/10 14:53:47    625] # Design Name: mac_array
[03/10 14:53:47    625] # Design Mode: 65nm
[03/10 14:53:47    625] # Analysis Mode: MMMC Non-OCV 
[03/10 14:53:47    625] # Parasitics Mode: No SPEF/RCDB
[03/10 14:53:47    625] # Signoff Settings: SI Off 
[03/10 14:53:47    625] #################################################################################
[03/10 14:53:47    625] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:53:47    625] Calculate delays in BcWc mode...
[03/10 14:53:47    625] Topological Sorting (CPU = 0:00:00.0, MEM = 1376.4M, InitMEM = 1376.4M)
[03/10 14:53:47    626] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:53:47    626] End delay calculation. (MEM=1409.65 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:53:47    626] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1409.6M) ***
[03/10 14:53:47    626] Begin: GigaOpt postEco DRV Optimization
[03/10 14:53:47    626] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:47    626] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:47    626] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:53:47    626] #spOpts: N=65 mergeVia=F 
[03/10 14:53:47    626] Core basic site is core
[03/10 14:53:47    626] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:53:48    627] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:53:48    627] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/10 14:53:48    627] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:53:48    627] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 14:53:48    627] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:53:48    627] DEBUG: @coeDRVCandCache::init.
[03/10 14:53:48    627] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:53:48    627] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.59 |            |           |
[03/10 14:53:48    627] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 14:53:48    627] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.02 |          0|          0|          0|  100.59 |   0:00:00.0|    1486.0M|
[03/10 14:53:48    627] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 14:53:48    627] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:53:48    627] Layer 3 has 40 constrained nets 
[03/10 14:53:48    627] Layer 7 has 7 constrained nets 
[03/10 14:53:48    627] **** End NDR-Layer Usage Statistics ****
[03/10 14:53:48    627] 
[03/10 14:53:48    627] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1486.0M) ***
[03/10 14:53:48    627] 
[03/10 14:53:48    627] DEBUG: @coeDRVCandCache::cleanup.
[03/10 14:53:48    627] End: GigaOpt postEco DRV Optimization
[03/10 14:53:48    627] GigaOpt: WNS changes after routing: -0.006 -> -0.015 (bump = 0.009)
[03/10 14:53:48    627] Begin: GigaOpt postEco optimization
[03/10 14:53:48    627] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:48    627] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:48    627] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:53:48    627] #spOpts: N=65 mergeVia=F 
[03/10 14:53:50    629] *info: 40 clock nets excluded
[03/10 14:53:50    629] *info: 2 special nets excluded.
[03/10 14:53:50    629] *info: 69 no-driver nets excluded.
[03/10 14:53:50    629] *info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:51    629] ** GigaOpt Optimizer WNS Slack -0.015 TNS Slack -0.102 Density 100.59
[03/10 14:53:51    629] Optimizer WNS Pass 0
[03/10 14:53:51    630] Active Path Group: reg2reg  
[03/10 14:53:51    630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:51    630] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:53:51    630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:51    630] |  -0.015|   -0.015|  -0.102|   -0.102|   100.59%|   0:00:00.0| 1520.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product4_ |
[03/10 14:53:51    630] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 14:53:52    631] |  -0.013|   -0.013|  -0.077|   -0.077|   100.61%|   0:00:01.0| 1503.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:53:52    631] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:52    631] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:52    631] 
[03/10 14:53:52    631] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1503.2M) ***
[03/10 14:53:52    631] 
[03/10 14:53:52    631] *** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:01.0 mem=1503.2M) ***
[03/10 14:53:52    631] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.077 Density 100.61
[03/10 14:53:52    631] *** Starting refinePlace (0:10:31 mem=1503.2M) ***
[03/10 14:53:52    631] Total net bbox length = 3.310e+04 (1.568e+04 1.742e+04) (ext = 2.627e+03)
[03/10 14:53:52    631] Starting refinePlace ...
[03/10 14:53:52    631] **ERROR: (IMPSP-2002):	Density too high (100.6%), stopping detail placement.
[03/10 14:53:52    631] Type 'man IMPSP-2002' for more detail.
[03/10 14:53:52    631] Total net bbox length = 3.310e+04 (1.568e+04 1.742e+04) (ext = 2.627e+03)
[03/10 14:53:52    631] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1503.2MB
[03/10 14:53:52    631] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1503.2MB) @(0:10:31 - 0:10:31).
[03/10 14:53:52    631] *** Finished refinePlace (0:10:31 mem=1503.2M) ***
[03/10 14:53:52    631] Finished re-routing un-routed nets (0:00:00.0 1503.2M)
[03/10 14:53:52    631] 
[03/10 14:53:52    631] 
[03/10 14:53:52    631] Density : 1.0061
[03/10 14:53:52    631] Max route overflow : 0.0003
[03/10 14:53:52    631] 
[03/10 14:53:52    631] 
[03/10 14:53:52    631] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1503.2M) ***
[03/10 14:53:52    631] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.077 Density 100.61
[03/10 14:53:52    631] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:53:52    631] Layer 3 has 40 constrained nets 
[03/10 14:53:52    631] Layer 7 has 7 constrained nets 
[03/10 14:53:52    631] **** End NDR-Layer Usage Statistics ****
[03/10 14:53:52    631] 
[03/10 14:53:52    631] *** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=1503.2M) ***
[03/10 14:53:52    631] 
[03/10 14:53:52    631] End: GigaOpt postEco optimization
[03/10 14:53:52    631] GigaOpt: WNS changes after postEco optimization: -0.006 -> -0.013 (bump = 0.007)
[03/10 14:53:52    631] GigaOpt: Skipping nonLegal postEco optimization
[03/10 14:53:52    631] *** Steiner Routed Nets: 0.212%; Threshold: 100; Threshold for Hold: 100
[03/10 14:53:52    631] Re-routed 0 nets
[03/10 14:53:52    631] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 14:53:52    631] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:53    631] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:53    631] PhyDesignGrid: maxLocalDensity 1.00
[03/10 14:53:53    631] #spOpts: N=65 
[03/10 14:53:54    633] *info: 40 clock nets excluded
[03/10 14:53:54    633] *info: 2 special nets excluded.
[03/10 14:53:54    633] *info: 69 no-driver nets excluded.
[03/10 14:53:54    633] *info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:55    634] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.077 Density 100.61
[03/10 14:53:55    634] Optimizer TNS Opt
[03/10 14:53:55    634] Active Path Group: reg2reg  
[03/10 14:53:55    634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:55    634] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:53:55    634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:55    634] |  -0.013|   -0.013|  -0.077|   -0.077|   100.61%|   0:00:00.0| 1495.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:53:55    634] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:55    634] |  -0.013|   -0.013|  -0.077|   -0.077|   100.61%|   0:00:00.0| 1495.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:53:55    634] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:53:55    634] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:53:55    634] 
[03/10 14:53:55    634] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1495.2M) ***
[03/10 14:53:55    634] 
[03/10 14:53:55    634] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1495.2M) ***
[03/10 14:53:55    634] ** GigaOpt Optimizer WNS Slack -0.013 TNS Slack -0.077 Density 100.61
[03/10 14:53:55    634] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:53:55    634] Layer 3 has 40 constrained nets 
[03/10 14:53:55    634] Layer 7 has 7 constrained nets 
[03/10 14:53:55    634] **** End NDR-Layer Usage Statistics ****
[03/10 14:53:55    634] 
[03/10 14:53:55    634] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1495.2M) ***
[03/10 14:53:55    634] 
[03/10 14:53:55    634] End: GigaOpt Optimization in post-eco TNS mode
[03/10 14:53:55    634] **optDesign ... cpu = 0:01:39, real = 0:01:41, mem = 1344.6M, totSessionCpu=0:10:34 **
[03/10 14:53:55    634] ** Profile ** Start :  cpu=0:00:00.0, mem=1344.6M
[03/10 14:53:55    634] ** Profile ** Other data :  cpu=0:00:00.0, mem=1344.6M
[03/10 14:53:55    634] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1352.6M
[03/10 14:53:55    634] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1352.6M
[03/10 14:53:55    634] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.146  |
|           TNS (ns):| -0.077  | -0.077  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.969%
       (100.611% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1352.6M
[03/10 14:53:55    634] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:53:55    634] Info: 40 clock nets excluded from IPO operation.
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Power Analysis
[03/10 14:53:55    634] 
[03/10 14:53:55    634]     0.00V	    VSS
[03/10 14:53:55    634]     0.90V	    VDD
[03/10 14:53:55    634] Begin Processing Timing Library for Power Calculation
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Processing Timing Library for Power Calculation
[03/10 14:53:55    634] 
[03/10 14:53:55    634] 
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.84MB/1079.84MB)
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Processing Timing Window Data for Power Calculation
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.84MB/1079.84MB)
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Processing User Attributes
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.84MB/1079.84MB)
[03/10 14:53:55    634] 
[03/10 14:53:55    634] Begin Processing Signal Activity
[03/10 14:53:55    634] 
[03/10 14:53:56    634] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.88MB/1079.88MB)
[03/10 14:53:56    634] 
[03/10 14:53:56    634] Begin Power Computation
[03/10 14:53:56    634] 
[03/10 14:53:56    634]       ----------------------------------------------------------
[03/10 14:53:56    634]       # of cell(s) missing both power/leakage table: 0
[03/10 14:53:56    634]       # of cell(s) missing power table: 0
[03/10 14:53:56    634]       # of cell(s) missing leakage table: 0
[03/10 14:53:56    634]       # of MSMV cell(s) missing power_level: 0
[03/10 14:53:56    634]       ----------------------------------------------------------
[03/10 14:53:56    634] 
[03/10 14:53:56    634] 
[03/10 14:53:56    634] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.88MB/1079.88MB)
[03/10 14:53:56    634] 
[03/10 14:53:56    634] Begin Processing User Attributes
[03/10 14:53:56    634] 
[03/10 14:53:56    634] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.88MB/1079.88MB)
[03/10 14:53:56    634] 
[03/10 14:53:56    634] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1079.88MB/1079.88MB)
[03/10 14:53:56    634] 
[03/10 14:53:56    635]   Timing Snapshot: (REF)
[03/10 14:53:56    635]      Weighted WNS: -0.013
[03/10 14:53:56    635]       All  PG WNS: -0.013
[03/10 14:53:56    635]       High PG WNS: -0.013
[03/10 14:53:56    635]       All  PG TNS: -0.077
[03/10 14:53:56    635]       High PG TNS: -0.077
[03/10 14:53:56    635]          Tran DRV: 0
[03/10 14:53:56    635]           Cap DRV: 0
[03/10 14:53:56    635]        Fanout DRV: 0
[03/10 14:53:56    635]            Glitch: 0
[03/10 14:53:56    635]    Category Slack: { [L, -0.013] [H, -0.013] }
[03/10 14:53:56    635] 
[03/10 14:53:56    635] Begin: Power Optimization
[03/10 14:53:56    635] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:53:56    635] #spOpts: N=65 mergeVia=F 
[03/10 14:53:56    635] Reclaim Optimization WNS Slack -0.013  TNS Slack -0.077 Density 100.61
[03/10 14:53:56    635] +----------+---------+--------+--------+------------+--------+
[03/10 14:53:56    635] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 14:53:56    635] +----------+---------+--------+--------+------------+--------+
[03/10 14:53:56    635] |   100.61%|        -|  -0.013|  -0.077|   0:00:00.0| 1486.2M|
[03/10 14:54:00    638] |   100.61%|        0|  -0.013|  -0.077|   0:00:04.0| 1486.2M|
[03/10 14:54:01    640] |   100.61%|        0|  -0.013|  -0.077|   0:00:01.0| 1486.2M|
[03/10 14:54:04    642] |   100.52%|       13|  -0.013|  -0.076|   0:00:03.0| 1486.2M|
[03/10 14:54:06    645] |    99.97%|      525|  -0.013|  -0.067|   0:00:02.0| 1486.2M|
[03/10 14:54:06    645] |    99.95%|        8|  -0.013|  -0.067|   0:00:00.0| 1486.2M|
[03/10 14:54:06    645] +----------+---------+--------+--------+------------+--------+
[03/10 14:54:06    645] Reclaim Optimization End WNS Slack -0.013  TNS Slack -0.067 Density 99.95
[03/10 14:54:06    645] 
[03/10 14:54:06    645] ** Summary: Restruct = 13 Buffer Deletion = 0 Declone = 0 Resize = 533 **
[03/10 14:54:06    645] --------------------------------------------------------------
[03/10 14:54:06    645] |                                   | Total     | Sequential |
[03/10 14:54:06    645] --------------------------------------------------------------
[03/10 14:54:06    645] | Num insts resized                 |     438  |      17    |
[03/10 14:54:06    645] | Num insts undone                  |       0  |       0    |
[03/10 14:54:06    645] | Num insts Downsized               |      95  |      16    |
[03/10 14:54:06    645] | Num insts Samesized               |     343  |       1    |
[03/10 14:54:06    645] | Num insts Upsized                 |       0  |       0    |
[03/10 14:54:06    645] | Num multiple commits+uncommits    |      95  |       -    |
[03/10 14:54:06    645] --------------------------------------------------------------
[03/10 14:54:06    645] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:54:06    645] Layer 3 has 40 constrained nets 
[03/10 14:54:06    645] Layer 7 has 7 constrained nets 
[03/10 14:54:06    645] **** End NDR-Layer Usage Statistics ****
[03/10 14:54:06    645] ** Finished Core Power Optimization (cpu = 0:00:10.4) (real = 0:00:10.0) **
[03/10 14:54:06    645] Executing incremental physical updates
[03/10 14:54:06    645] #spOpts: N=65 mergeVia=F 
[03/10 14:54:06    645] *** Starting refinePlace (0:10:46 mem=1467.1M) ***
[03/10 14:54:06    645] Total net bbox length = 3.315e+04 (1.567e+04 1.748e+04) (ext = 2.627e+03)
[03/10 14:54:07    645] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:54:07    645] Density distribution unevenness ratio = 2.173%
[03/10 14:54:07    645] RPlace IncrNP: Rollback Lev = -3
[03/10 14:54:07    645] RPlace: Density =1.143333, incremental np is triggered.
[03/10 14:54:07    645] nrCritNet: 1.94% ( 73 / 3755 ) cutoffSlk: -5.6ps stdDelay: 14.2ps
[03/10 14:54:08    647] default core: bins with density >  0.75 =  100 % ( 81 / 81 )
[03/10 14:54:08    647] Density distribution unevenness ratio = 2.187%
[03/10 14:54:08    647] RPlace postIncrNP: Density = 1.143333 -> 1.133333.
[03/10 14:54:08    647] RPlace postIncrNP Info: Density distribution changes:
[03/10 14:54:08    647] [1.10+      ] :	 3 (3.70%) -> 3 (3.70%)
[03/10 14:54:08    647] [1.05 - 1.10] :	 9 (11.11%) -> 9 (11.11%)
[03/10 14:54:08    647] [1.00 - 1.05] :	 23 (28.40%) -> 26 (32.10%)
[03/10 14:54:08    647] [0.95 - 1.00] :	 22 (27.16%) -> 21 (25.93%)
[03/10 14:54:08    647] [0.90 - 0.95] :	 17 (20.99%) -> 16 (19.75%)
[03/10 14:54:08    647] [0.85 - 0.90] :	 6 (7.41%) -> 4 (4.94%)
[03/10 14:54:08    647] [0.80 - 0.85] :	 1 (1.23%) -> 2 (2.47%)
[03/10 14:54:08    647] [CPU] RefinePlace/IncrNP (cpu=0:00:01.5, real=0:00:02.0, mem=1467.1MB) @(0:10:46 - 0:10:47).
[03/10 14:54:08    647] Move report: incrNP moves 7217 insts, mean move: 1.55 um, max move: 13.80 um
[03/10 14:54:08    647] 	Max move on inst (FILLER_4553): (149.60, 137.80) --> (154.40, 146.80)
[03/10 14:54:08    647] Move report: Timing Driven Placement moves 7217 insts, mean move: 1.55 um, max move: 13.80 um
[03/10 14:54:08    647] 	Max move on inst (FILLER_4553): (149.60, 137.80) --> (154.40, 146.80)
[03/10 14:54:08    647] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1467.1MB
[03/10 14:54:08    647] Starting refinePlace ...
[03/10 14:54:08    647] **ERROR: (IMPSP-2002):	Density too high (99.9%), stopping detail placement.
[03/10 14:54:08    647] Type 'man IMPSP-2002' for more detail.
[03/10 14:54:08    647] Total net bbox length = 3.248e+04 (1.550e+04 1.697e+04) (ext = 2.654e+03)
[03/10 14:54:08    647] Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 1467.1MB
[03/10 14:54:08    647] [CPU] RefinePlace/total (cpu=0:00:01.5, real=0:00:02.0, mem=1467.1MB) @(0:10:46 - 0:10:47).
[03/10 14:54:08    647] *** Finished refinePlace (0:10:47 mem=1467.1M) ***
[03/10 14:54:08    647]   Timing Snapshot: (TGT)
[03/10 14:54:08    647]      Weighted WNS: -0.013
[03/10 14:54:08    647]       All  PG WNS: -0.013
[03/10 14:54:08    647]       High PG WNS: -0.013
[03/10 14:54:08    647]       All  PG TNS: -0.067
[03/10 14:54:08    647]       High PG TNS: -0.067
[03/10 14:54:08    647]          Tran DRV: 0
[03/10 14:54:08    647]           Cap DRV: 0
[03/10 14:54:08    647]        Fanout DRV: 0
[03/10 14:54:08    647]            Glitch: 0
[03/10 14:54:08    647]    Category Slack: { [L, -0.013] [H, -0.013] }
[03/10 14:54:08    647] 
[03/10 14:54:08    647] Checking setup slack degradation ...
[03/10 14:54:08    647] 
[03/10 14:54:08    647] Recovery Manager:
[03/10 14:54:08    647]   Low  Effort WNS Jump: 0.000 (REF: -0.013, TGT: -0.013, Threshold: 0.010) - Skip
[03/10 14:54:08    647]   High Effort WNS Jump: 0.000 (REF: -0.013, TGT: -0.013, Threshold: 0.010) - Skip
[03/10 14:54:08    647]   Low  Effort TNS Jump: 0.000 (REF: -0.077, TGT: -0.067, Threshold: 25.000) - Skip
[03/10 14:54:08    647]   High Effort TNS Jump: 0.000 (REF: -0.077, TGT: -0.067, Threshold: 25.000) - Skip
[03/10 14:54:08    647] 
[03/10 14:54:08    647] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:54:08    647] Info: 40 clock nets excluded from IPO operation.
[03/10 14:54:08    647] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:54:08    647] #spOpts: N=65 mergeVia=F 
[03/10 14:54:10    649] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:54:10    649] Info: 40 clock nets excluded from IPO operation.
[03/10 14:54:11    650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:54:11    650] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 14:54:11    650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:54:11    650] |  -0.013|   -0.013|  -0.067|   -0.067|    99.95%|   0:00:00.0| 1486.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 14:54:11    650] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 14:54:11    650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 14:54:11    650] 
[03/10 14:54:11    650] *** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1486.2M) ***
[03/10 14:54:11    650] 
[03/10 14:54:11    650] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1486.2M) ***
[03/10 14:54:11    650] **** Begin NDR-Layer Usage Statistics ****
[03/10 14:54:11    650] Layer 3 has 40 constrained nets 
[03/10 14:54:11    650] Layer 7 has 7 constrained nets 
[03/10 14:54:11    650] **** End NDR-Layer Usage Statistics ****
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Power Analysis
[03/10 14:54:11    650] 
[03/10 14:54:11    650]     0.00V	    VSS
[03/10 14:54:11    650]     0.90V	    VDD
[03/10 14:54:11    650] Begin Processing Timing Library for Power Calculation
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Processing Timing Library for Power Calculation
[03/10 14:54:11    650] 
[03/10 14:54:11    650] 
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Processing Timing Window Data for Power Calculation
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Processing User Attributes
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Processing Signal Activity
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:11    650] 
[03/10 14:54:11    650] Begin Power Computation
[03/10 14:54:11    650] 
[03/10 14:54:11    650]       ----------------------------------------------------------
[03/10 14:54:11    650]       # of cell(s) missing both power/leakage table: 0
[03/10 14:54:11    650]       # of cell(s) missing power table: 0
[03/10 14:54:11    650]       # of cell(s) missing leakage table: 0
[03/10 14:54:11    650]       # of MSMV cell(s) missing power_level: 0
[03/10 14:54:11    650]       ----------------------------------------------------------
[03/10 14:54:11    650] 
[03/10 14:54:11    650] 
[03/10 14:54:12    650] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:12    650] 
[03/10 14:54:12    650] Begin Processing User Attributes
[03/10 14:54:12    650] 
[03/10 14:54:12    650] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:12    650] 
[03/10 14:54:12    650] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1102.08MB/1102.08MB)
[03/10 14:54:12    650] 
[03/10 14:54:12    650] *** Finished Leakage Power Optimization (cpu=0:00:16, real=0:00:16, mem=1344.91M, totSessionCpu=0:10:51).
[03/10 14:54:12    650] Extraction called for design 'mac_array' of instances=8490 and nets=3824 using extraction engine 'preRoute' .
[03/10 14:54:12    650] PreRoute RC Extraction called for design mac_array.
[03/10 14:54:12    650] RC Extraction called in multi-corner(2) mode.
[03/10 14:54:12    650] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:54:12    650] RCMode: PreRoute
[03/10 14:54:12    650]       RC Corner Indexes            0       1   
[03/10 14:54:12    650] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 14:54:12    650] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 14:54:12    650] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 14:54:12    650] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 14:54:12    650] Shrink Factor                : 1.00000
[03/10 14:54:12    650] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/10 14:54:12    650] Using capacitance table file ...
[03/10 14:54:12    650] Initializing multi-corner capacitance tables ... 
[03/10 14:54:12    650] Initializing multi-corner resistance tables ...
[03/10 14:54:12    650] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1326.758M)
[03/10 14:54:12    650] doiPBLastSyncSlave
[03/10 14:54:12    651] #################################################################################
[03/10 14:54:12    651] # Design Stage: PreRoute
[03/10 14:54:12    651] # Design Name: mac_array
[03/10 14:54:12    651] # Design Mode: 65nm
[03/10 14:54:12    651] # Analysis Mode: MMMC Non-OCV 
[03/10 14:54:12    651] # Parasitics Mode: No SPEF/RCDB
[03/10 14:54:12    651] # Signoff Settings: SI Off 
[03/10 14:54:12    651] #################################################################################
[03/10 14:54:12    651] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:54:12    651] Calculate delays in BcWc mode...
[03/10 14:54:12    651] Topological Sorting (CPU = 0:00:00.0, MEM = 1328.8M, InitMEM = 1328.8M)
[03/10 14:54:12    651] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:54:12    651] End delay calculation. (MEM=1394.87 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:54:12    651] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1394.9M) ***
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Power Analysis
[03/10 14:54:13    651] 
[03/10 14:54:13    651]     0.00V	    VSS
[03/10 14:54:13    651]     0.90V	    VDD
[03/10 14:54:13    651] Begin Processing Timing Library for Power Calculation
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Processing Timing Library for Power Calculation
[03/10 14:54:13    651] 
[03/10 14:54:13    651] 
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Processing Power Net/Grid for Power Calculation
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1077.99MB/1077.99MB)
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Processing Timing Window Data for Power Calculation
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.02MB/1078.02MB)
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Processing User Attributes
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.02MB/1078.02MB)
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Processing Signal Activity
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.07MB/1078.07MB)
[03/10 14:54:13    651] 
[03/10 14:54:13    651] Begin Power Computation
[03/10 14:54:13    651] 
[03/10 14:54:13    651]       ----------------------------------------------------------
[03/10 14:54:13    651]       # of cell(s) missing both power/leakage table: 0
[03/10 14:54:13    651]       # of cell(s) missing power table: 0
[03/10 14:54:13    651]       # of cell(s) missing leakage table: 0
[03/10 14:54:13    651]       # of MSMV cell(s) missing power_level: 0
[03/10 14:54:13    651]       ----------------------------------------------------------
[03/10 14:54:13    651] 
[03/10 14:54:13    651] 
[03/10 14:54:13    652] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.07MB/1078.07MB)
[03/10 14:54:13    652] 
[03/10 14:54:13    652] Begin Processing User Attributes
[03/10 14:54:13    652] 
[03/10 14:54:13    652] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.07MB/1078.07MB)
[03/10 14:54:13    652] 
[03/10 14:54:13    652] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1078.07MB/1078.07MB)
[03/10 14:54:13    652] 
[03/10 14:54:13    652] <optDesign CMD> Restore Using all VT Cells
[03/10 14:54:13    652] Reported timing to dir ./timingReports
[03/10 14:54:13    652] **optDesign ... cpu = 0:01:57, real = 0:01:59, mem = 1337.6M, totSessionCpu=0:10:52 **
[03/10 14:54:13    652] ** Profile ** Start :  cpu=0:00:00.0, mem=1337.6M
[03/10 14:54:13    652] ** Profile ** Other data :  cpu=0:00:00.0, mem=1337.6M
[03/10 14:54:13    652] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1347.6M
[03/10 14:54:14    652] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1339.6M
[03/10 14:54:14    652] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1339.6M
[03/10 14:54:14    652] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.027  |
|           TNS (ns):| -0.063  | -0.063  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
       (99.948% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1339.6M
[03/10 14:54:14    652] **optDesign ... cpu = 0:01:57, real = 0:02:00, mem = 1337.6M, totSessionCpu=0:10:53 **
[03/10 14:54:14    652] *** Finished optDesign ***
[03/10 14:54:14    652] 
[03/10 14:54:14    652] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:00 real=  0:02:02)
[03/10 14:54:14    652] 	OPT_RUNTIME:                tns (count =  4): (cpu=0:00:35.8 real=0:00:36.1)
[03/10 14:54:14    652] 	OPT_RUNTIME:             tnsOpt (count =  3): (cpu=0:00:17.0 real=0:00:17.1)
[03/10 14:54:14    652] 	OPT_RUNTIME:          phyUpdate (count =  5): (cpu=0:00:07.2 real=0:00:07.6)
[03/10 14:54:14    652] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:04 real=  0:01:06)
[03/10 14:54:14    652] 	OPT_RUNTIME:             wnsOpt (count =  3): (cpu=0:00:54.4 real=0:00:55.6)
[03/10 14:54:14    652] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 14:54:14    652] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:12.6 real=0:00:12.6)
[03/10 14:54:14    652] 	OPT_RUNTIME:                lkg (count =  1): (cpu=0:00:16.5 real=0:00:16.5)
[03/10 14:54:14    652] Info: pop threads available for lower-level modules during optimization.
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_14_, Center Move (132.000,93.700)->(125.600,104.500). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 121.200 82.900 121.200 104.500
[03/10 14:54:14    652] addCustomLine AAA 121.200 82.900 142.800 82.900
[03/10 14:54:14    652] addCustomLine AAA 121.200 104.500 142.800 104.500
[03/10 14:54:14    652] addCustomLine AAA 142.800 82.900 142.800 104.500
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_21_, Center Move (152.800,36.100)->(148.800,46.900). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 142.000 25.300 142.000 46.900
[03/10 14:54:14    652] addCustomLine AAA 142.000 25.300 163.600 25.300
[03/10 14:54:14    652] addCustomLine AAA 142.000 46.900 163.600 46.900
[03/10 14:54:14    652] addCustomLine AAA 163.600 25.300 163.600 46.900
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_16_, Center Move (145.600,34.300)->(140.200,45.100). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 134.800 23.500 134.800 45.100
[03/10 14:54:14    652] addCustomLine AAA 134.800 23.500 156.400 23.500
[03/10 14:54:14    652] addCustomLine AAA 134.800 45.100 156.400 45.100
[03/10 14:54:14    652] addCustomLine AAA 156.400 23.500 156.400 45.100
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_13_, Center Move (74.000,16.300)->(76.200,27.100). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 63.200 5.500 63.200 27.100
[03/10 14:54:14    652] addCustomLine AAA 63.200 5.500 84.800 5.500
[03/10 14:54:14    652] addCustomLine AAA 63.200 27.100 84.800 27.100
[03/10 14:54:14    652] addCustomLine AAA 84.800 5.500 84.800 27.100
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_0_0_reg_12_, Center Move (74.400,18.100)->(76.600,28.900). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 63.600 7.300 63.600 28.900
[03/10 14:54:14    652] addCustomLine AAA 63.600 7.300 85.200 7.300
[03/10 14:54:14    652] addCustomLine AAA 63.600 28.900 85.200 28.900
[03/10 14:54:14    652] addCustomLine AAA 85.200 7.300 85.200 28.900
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_4_, Center Move (34.000,106.300)->(32.200,95.500). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 23.200 95.500 23.200 117.100
[03/10 14:54:14    652] addCustomLine AAA 23.200 95.500 44.800 95.500
[03/10 14:54:14    652] addCustomLine AAA 23.200 117.100 44.800 117.100
[03/10 14:54:14    652] addCustomLine AAA 44.800 95.500 44.800 117.100
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/product2_reg_3_, Center Move (14.600,95.500)->(25.400,95.500). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 3.800 84.700 3.800 106.300
[03/10 14:54:14    652] addCustomLine AAA 3.800 84.700 25.400 84.700
[03/10 14:54:14    652] addCustomLine AAA 3.800 106.300 25.400 106.300
[03/10 14:54:14    652] addCustomLine AAA 25.400 84.700 25.400 106.300
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_7_, Center Move (132.200,32.500)->(121.400,34.300). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 121.400 21.700 121.400 43.300
[03/10 14:54:14    652] addCustomLine AAA 121.400 21.700 143.000 21.700
[03/10 14:54:14    652] addCustomLine AAA 121.400 43.300 143.000 43.300
[03/10 14:54:14    652] addCustomLine AAA 143.000 21.700 143.000 43.300
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_4_, Center Move (113.400,25.300)->(118.200,36.100). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 102.600 14.500 102.600 36.100
[03/10 14:54:14    652] addCustomLine AAA 102.600 14.500 124.200 14.500
[03/10 14:54:14    652] addCustomLine AAA 102.600 36.100 124.200 36.100
[03/10 14:54:14    652] addCustomLine AAA 124.200 14.500 124.200 36.100
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_1_1_reg_0_, Center Move (141.600,86.500)->(130.800,86.500). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 130.800 75.700 130.800 97.300
[03/10 14:54:14    652] addCustomLine AAA 130.800 75.700 152.400 75.700
[03/10 14:54:14    652] addCustomLine AAA 130.800 97.300 152.400 97.300
[03/10 14:54:14    652] addCustomLine AAA 152.400 75.700 152.400 97.300
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_13_, Center Move (92.200,12.700)->(96.800,23.500). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 81.400 1.900 81.400 23.500
[03/10 14:54:14    652] addCustomLine AAA 81.400 1.900 103.000 1.900
[03/10 14:54:14    652] addCustomLine AAA 81.400 23.500 103.000 23.500
[03/10 14:54:14    652] addCustomLine AAA 103.000 1.900 103.000 23.500
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/psum_1_0_reg_4_, Center Move (64.400,14.500)->(63.800,25.300). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 53.600 3.700 53.600 25.300
[03/10 14:54:14    652] addCustomLine AAA 53.600 3.700 75.200 3.700
[03/10 14:54:14    652] addCustomLine AAA 53.600 25.300 75.200 25.300
[03/10 14:54:14    652] addCustomLine AAA 75.200 3.700 75.200 25.300
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/out_reg_13_, Center Move (133.800,10.900)->(123.000,18.100). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 123.000 0.100 123.000 21.700
[03/10 14:54:14    652] addCustomLine AAA 123.000 0.100 144.600 0.100
[03/10 14:54:14    652] addCustomLine AAA 123.000 21.700 144.600 21.700
[03/10 14:54:14    652] addCustomLine AAA 144.600 0.100 144.600 21.700
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/out_reg_7_, Center Move (137.000,12.700)->(126.200,16.300). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 126.200 1.900 126.200 23.500
[03/10 14:54:14    652] addCustomLine AAA 126.200 1.900 147.800 1.900
[03/10 14:54:14    652] addCustomLine AAA 126.200 23.500 147.800 23.500
[03/10 14:54:14    652] addCustomLine AAA 147.800 1.900 147.800 23.500
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/mac_8in_instance/out_reg_0_, Center Move (153.000,90.100)->(142.200,90.100). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 142.200 79.300 142.200 100.900
[03/10 14:54:14    652] addCustomLine AAA 142.200 79.300 163.800 79.300
[03/10 14:54:14    652] addCustomLine AAA 142.200 100.900 163.800 100.900
[03/10 14:54:14    652] addCustomLine AAA 163.800 79.300 163.800 100.900
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Check Priority Inst Failed: genblk1_0__mac_col_inst/query_q_reg_20_, Center Move (55.500,120.700)->(53.100,109.900). Limit box is: 
[03/10 14:54:14    652] addCustomLine AAA 44.700 109.900 44.700 131.500
[03/10 14:54:14    652] addCustomLine AAA 44.700 109.900 66.300 109.900
[03/10 14:54:14    652] addCustomLine AAA 44.700 131.500 66.300 131.500
[03/10 14:54:14    652] addCustomLine AAA 66.300 109.900 66.300 131.500
[03/10 14:54:14    652] 
[03/10 14:54:14    652] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 14:54:14    652] Set place::cacheFPlanSiteMark to 0
[03/10 14:54:14    652] 
[03/10 14:54:14    652] *** Summary of all messages that are not suppressed in this session:
[03/10 14:54:14    652] Severity  ID               Count  Summary                                  
[03/10 14:54:14    652] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/10 14:54:14    652] ERROR     IMPSP-2002           9  Density too high (%.1f%%), stopping deta...
[03/10 14:54:14    652] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/10 14:54:14    652] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/10 14:54:14    652] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/10 14:54:14    652] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/10 14:54:14    652] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/10 14:54:14    652] *** Message Summary: 21 warning(s), 9 error(s)
[03/10 14:54:14    652] 
[03/10 14:54:14    652] **ccopt_design ... cpu = 0:02:22, real = 0:02:24, mem = 1271.1M, totSessionCpu=0:10:53 **
[03/10 14:54:14    652] <CMD> set_propagated_clock [all_clocks]
[03/10 14:54:14    652] <CMD> optDesign -postCTS -hold
[03/10 14:54:14    652] GigaOpt running with 1 threads.
[03/10 14:54:14    652] Info: 1 threads available for lower-level modules during optimization.
[03/10 14:54:14    652] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 14:54:14    652] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 14:54:14    652] -setupDynamicPowerViewAsDefaultView false
[03/10 14:54:14    652]                                            # bool, default=false, private
[03/10 14:54:14    652] #spOpts: N=65 
[03/10 14:54:14    652] Core basic site is core
[03/10 14:54:14    652] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:54:14    652] #spOpts: N=65 mergeVia=F 
[03/10 14:54:14    652] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 14:54:14    652] 	Cell FILL1_LL, site bcore.
[03/10 14:54:14    652] 	Cell FILL_NW_HH, site bcore.
[03/10 14:54:14    652] 	Cell FILL_NW_LL, site bcore.
[03/10 14:54:14    652] 	Cell GFILL, site gacore.
[03/10 14:54:14    652] 	Cell GFILL10, site gacore.
[03/10 14:54:14    652] 	Cell GFILL2, site gacore.
[03/10 14:54:14    652] 	Cell GFILL3, site gacore.
[03/10 14:54:14    652] 	Cell GFILL4, site gacore.
[03/10 14:54:14    652] 	Cell LVLLHCD1, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHCD2, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHCD4, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHCD8, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHD1, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHD2, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHD4, site bcore.
[03/10 14:54:14    652] 	Cell LVLLHD8, site bcore.
[03/10 14:54:14    652] .
[03/10 14:54:15    653] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.1M, totSessionCpu=0:10:54 **
[03/10 14:54:15    653] *** optDesign -postCTS ***
[03/10 14:54:15    653] DRC Margin: user margin 0.0
[03/10 14:54:15    653] Hold Target Slack: user slack 0
[03/10 14:54:15    653] Setup Target Slack: user slack 0;
[03/10 14:54:15    653] setUsefulSkewMode -noEcoRoute
[03/10 14:54:15    654] Start to check current routing status for nets...
[03/10 14:54:15    654] Using hname+ instead name for net compare
[03/10 14:54:15    654] All nets are already routed correctly.
[03/10 14:54:15    654] End to check current routing status for nets (mem=1277.1M)
[03/10 14:54:15    654] DEL0 does not have usable cells
[03/10 14:54:15    654]  This may be because it is dont_use, or because it has no LEF.
[03/10 14:54:15    654]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 14:54:15    654] Type 'man IMPOPT-3080' for more detail.
[03/10 14:54:15    654] *info: All cells identified as Buffer and Delay cells:
[03/10 14:54:15    654] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 14:54:15    654] *info: ------------------------------------------------------------------
[03/10 14:54:15    654] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 14:54:15    654] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 14:54:15    654] PhyDesignGrid: maxLocalDensity 0.98
[03/10 14:54:15    654] #spOpts: N=65 mergeVia=F 
[03/10 14:54:15    654] Core basic site is core
[03/10 14:54:15    654] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:54:15    654] GigaOpt Hold Optimizer is used
[03/10 14:54:15    654] Include MVT Delays for Hold Opt
[03/10 14:54:15    654] <optDesign CMD> fixhold  no -lvt Cells
[03/10 14:54:15    654] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 14:54:15    654] optDesignOneStep: Leakage Power Flow
[03/10 14:54:15    654] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 14:54:15    654] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:54 mem=1277.2M ***
[03/10 14:54:15    654] Effort level <high> specified for reg2reg path_group
[03/10 14:54:16    654] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:54:16    654]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:54:16    654] #################################################################################
[03/10 14:54:16    654] # Design Stage: PreRoute
[03/10 14:54:16    654] # Design Name: mac_array
[03/10 14:54:16    654] # Design Mode: 65nm
[03/10 14:54:16    654] # Analysis Mode: MMMC Non-OCV 
[03/10 14:54:16    654] # Parasitics Mode: No SPEF/RCDB
[03/10 14:54:16    654] # Signoff Settings: SI Off 
[03/10 14:54:16    654] #################################################################################
[03/10 14:54:16    654] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:54:16    654] Calculate delays in BcWc mode...
[03/10 14:54:16    654] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:54:16    654] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:54:16    654] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:54:16    654] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:54:16    654] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/10 14:54:16    654] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.7 mem=0.0M)
[03/10 14:54:16    654] 
[03/10 14:54:16    654] Active hold views:
[03/10 14:54:16    654]  BC_VIEW
[03/10 14:54:16    654]   Dominating endpoints: 0
[03/10 14:54:16    654]   Dominating TNS: -0.000
[03/10 14:54:16    654] 
[03/10 14:54:16    654] Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[03/10 14:54:16    654] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 14:54:16    654] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[03/10 14:54:16    654] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=0.0M ***
[03/10 14:54:17    654]  
_______________________________________________________________________
[03/10 14:54:17    654] Done building cte setup timing graph (fixHold) cpu=0:00:00.2 real=0:00:02.0 totSessionCpu=0:10:54 mem=1277.2M ***
[03/10 14:54:17    654] ** Profile ** Start :  cpu=0:00:00.0, mem=1277.2M
[03/10 14:54:17    654] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1285.2M
[03/10 14:54:17    654] *info: category slack lower bound [L -13.3] default
[03/10 14:54:17    654] *info: category slack lower bound [H -13.3] reg2reg 
[03/10 14:54:17    654] --------------------------------------------------- 
[03/10 14:54:17    654]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 14:54:17    654] --------------------------------------------------- 
[03/10 14:54:17    654]          WNS    reg2regWNS
[03/10 14:54:17    654]    -0.013 ns     -0.013 ns
[03/10 14:54:17    654] --------------------------------------------------- 
[03/10 14:54:17    654] Restoring autoHoldViews:  BC_VIEW
[03/10 14:54:17    654] ** Profile ** Start :  cpu=0:00:00.0, mem=1285.2M
[03/10 14:54:17    654] ** Profile ** Other data :  cpu=0:00:00.0, mem=1285.2M
[03/10 14:54:17    654] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1285.2M
[03/10 14:54:17    654] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.027  |
|           TNS (ns):| -0.063  | -0.063  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.144  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
       (99.948% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 14:54:17    654] Identified SBFF number: 199
[03/10 14:54:17    654] Identified MBFF number: 0
[03/10 14:54:17    654] Not identified SBFF number: 0
[03/10 14:54:17    654] Not identified MBFF number: 0
[03/10 14:54:17    654] Number of sequential cells which are not FFs: 104
[03/10 14:54:17    654] 
[03/10 14:54:17    654] Summary for sequential cells idenfication: 
[03/10 14:54:17    654] Identified SBFF number: 199
[03/10 14:54:17    654] Identified MBFF number: 0
[03/10 14:54:17    654] Not identified SBFF number: 0
[03/10 14:54:17    654] Not identified MBFF number: 0
[03/10 14:54:17    654] Number of sequential cells which are not FFs: 104
[03/10 14:54:17    654] 
[03/10 14:54:18    655] 
[03/10 14:54:18    655] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 14:54:18    655] *Info: worst delay setup view: WC_VIEW
[03/10 14:54:18    655] Footprint list for hold buffering (delay unit: ps)
[03/10 14:54:18    655] =================================================================
[03/10 14:54:18    655] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 14:54:18    655] ------------------------------------------------------------------
[03/10 14:54:18    655] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/10 14:54:18    655] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/10 14:54:18    655] =================================================================
[03/10 14:54:18    655] **optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1277.1M, totSessionCpu=0:10:55 **
[03/10 14:54:18    655] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 14:54:18    655] *info: Run optDesign holdfix with 1 thread.
[03/10 14:54:18    655] Info: 10 nets with fixed/cover wires excluded.
[03/10 14:54:18    655] Info: 40 clock nets excluded from IPO operation.
[03/10 14:54:18    655] --------------------------------------------------- 
[03/10 14:54:18    655]    Hold Timing Summary  - Initial 
[03/10 14:54:18    655] --------------------------------------------------- 
[03/10 14:54:18    655]  Target slack: 0.000 ns
[03/10 14:54:18    655] View: BC_VIEW 
[03/10 14:54:18    655] 	WNS: 0.049 
[03/10 14:54:18    655] 	TNS: 0.000 
[03/10 14:54:18    655] 	VP: 0 
[03/10 14:54:18    655] 	Worst hold path end point: genblk1_0__mac_col_inst/inst_6q_reg_1_/D 
[03/10 14:54:18    655] --------------------------------------------------- 
[03/10 14:54:18    655]    Setup Timing Summary  - Initial 
[03/10 14:54:18    655] --------------------------------------------------- 
[03/10 14:54:18    655]  Target slack: 0.000 ns
[03/10 14:54:18    655] View: WC_VIEW 
[03/10 14:54:18    655] 	WNS: -0.013 
[03/10 14:54:18    655] 	TNS: -0.063 
[03/10 14:54:18    655] 	VP: 13 
[03/10 14:54:18    655] 	Worst setup path end point:genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_15_/D 
[03/10 14:54:18    655] --------------------------------------------------- 
[03/10 14:54:18    655] *** Hold timing is met. Hold fixing is not needed 
[03/10 14:54:18    655] <optDesign CMD> Restore Using all VT Cells
[03/10 14:54:18    655] Reported timing to dir ./timingReports
[03/10 14:54:18    655] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1331.6M, totSessionCpu=0:10:56 **
[03/10 14:54:18    655] ** Profile ** Start :  cpu=0:00:00.0, mem=1331.6M
[03/10 14:54:18    655] ** Profile ** Other data :  cpu=0:00:00.0, mem=1331.6M
[03/10 14:54:18    655] **INFO: Starting Blocking QThread with 1 CPU
[03/10 14:54:18    655]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 14:54:18    655] #################################################################################
[03/10 14:54:18    655] # Design Stage: PreRoute
[03/10 14:54:18    655] # Design Name: mac_array
[03/10 14:54:18    655] # Design Mode: 65nm
[03/10 14:54:18    655] # Analysis Mode: MMMC Non-OCV 
[03/10 14:54:18    655] # Parasitics Mode: No SPEF/RCDB
[03/10 14:54:18    655] # Signoff Settings: SI Off 
[03/10 14:54:18    655] #################################################################################
[03/10 14:54:18    655] AAE_INFO: 1 threads acquired from CTE.
[03/10 14:54:18    655] Calculate delays in BcWc mode...
[03/10 14:54:18    655] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 14:54:18    655] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 14:54:18    655] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:54:18    655] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 14:54:18    655] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/10 14:54:18    655] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M)
[03/10 14:54:18    655] ** Profile ** Overall slacks :  cpu=0:00:0-4.-7, mem=0.0M
[03/10 14:54:18    655] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/10 14:54:19    655]  
_______________________________________________________________________
[03/10 14:54:19    655] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1341.6M
[03/10 14:54:19    655] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1333.6M
[03/10 14:54:19    655] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1333.6M
[03/10 14:54:19    655] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.013  | -0.013  |  0.027  |
|           TNS (ns):| -0.063  | -0.063  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.144  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
       (99.948% with Fillers)
Routing Overflow: 0.00% H and 0.03% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1333.6M
[03/10 14:54:19    655] *** Final Summary (holdfix) CPU=0:00:00.4, REAL=0:00:01.0, MEM=1333.6M
[03/10 14:54:19    655] **optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1331.6M, totSessionCpu=0:10:56 **
[03/10 14:54:19    655] *** Finished optDesign ***
[03/10 14:54:19    655] 
[03/10 14:54:19    655] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:03.2 real=0:00:05.2)
[03/10 14:54:19    655] Info: pop threads available for lower-level modules during optimization.
[03/10 14:54:19    656] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 14:54:19    656] <CMD> saveDesign cts.enc
[03/10 14:54:19    656] Writing Netlist "cts.enc.dat.tmp/mac_array.v.gz" ...
[03/10 14:54:19    656] Saving AAE Data ...
[03/10 14:54:19    656] Saving scheduling_file.cts.2000 in cts.enc.dat/scheduling_file.cts
[03/10 14:54:19    656] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/10 14:54:19    656] Saving mode setting ...
[03/10 14:54:19    656] Saving global file ...
[03/10 14:54:19    656] Saving floorplan file ...
[03/10 14:54:20    656] Saving Drc markers ...
[03/10 14:54:20    656] ... No Drc file written since there is no markers found.
[03/10 14:54:20    656] Saving placement file ...
[03/10 14:54:20    656] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1331.6M) ***
[03/10 14:54:20    656] Saving route file ...
[03/10 14:54:20    656] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1331.6M) ***
[03/10 14:54:20    656] Saving DEF file ...
[03/10 14:54:20    656] Saving rc congestion map cts.enc.dat.tmp/mac_array.congmap.gz ...
[03/10 14:54:20    656] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 14:54:20    656] 
[03/10 14:54:20    656] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 14:54:20    656] 
[03/10 14:54:20    656] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 14:54:22    657] Generated self-contained design cts.enc.dat.tmp
[03/10 14:54:22    657] 
[03/10 14:54:22    657] *** Summary of all messages that are not suppressed in this session:
[03/10 14:54:22    657] Severity  ID               Count  Summary                                  
[03/10 14:54:22    657] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 14:54:22    657] ERROR     IMPOAX-142           2  %s                                       
[03/10 14:54:22    657] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 14:54:22    657] 
[03/10 14:54:54    662] <CMD> setDrawView ameba
[03/10 14:54:56    662] <CMD> gui_select -rect {106.523 63.420 96.808 66.849}
[03/10 14:54:58    663] <CMD> pan -24.596 15.087
[03/10 14:54:59    663] <CMD> gui_select -rect {94.316 70.258 155.177 13.398}
[03/10 14:55:00    663] <CMD> pan 67.146 -45.717
[03/10 14:55:01    663] <CMD> gui_select -rect {90.703 78.964 51.373 105.856}
[03/10 14:55:02    663] <CMD> setDrawView place
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 14:55:06    664] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 14:55:06    664] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 14:55:06    664] <CMD> routeDesign
[03/10 14:55:06    664] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.07 (MB), peak = 1120.47 (MB)
[03/10 14:55:06    664] #**INFO: setDesignMode -flowEffort standard
[03/10 14:55:06    664] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 14:55:06    664] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 14:55:06    664] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 14:55:06    664] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 14:55:06    664] #spOpts: N=65 
[03/10 14:55:06    664] Core basic site is core
[03/10 14:55:06    664] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 14:55:06    664] Begin checking placement ... (start mem=1271.2M, init mem=1271.2M)
[03/10 14:55:06    664] Overlapping with other instance:	6048
[03/10 14:55:06    664] Orientation Violation:	4292
[03/10 14:55:06    664] *info: Placed = 8490           (Fixed = 9)
[03/10 14:55:06    664] *info: Unplaced = 0           
[03/10 14:55:06    664] Placement Density:99.95%(21538/21549)
[03/10 14:55:06    664] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1271.2M)
[03/10 14:55:06    664] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[03/10 14:55:06    664] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[03/10 14:55:06    664] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 14:55:06    664] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 14:55:06    664] 
[03/10 14:55:06    664] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 14:55:06    664] *** Changed status on (10) nets in Clock.
[03/10 14:55:06    664] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1271.2M) ***
[03/10 14:55:06    664] #Start route 40 clock nets...
[03/10 14:55:06    664] 
[03/10 14:55:06    664] globalDetailRoute
[03/10 14:55:06    664] 
[03/10 14:55:06    664] #setNanoRouteMode -drouteAutoStop true
[03/10 14:55:06    664] #setNanoRouteMode -drouteEndIteration 5
[03/10 14:55:06    664] #setNanoRouteMode -drouteFixAntenna true
[03/10 14:55:06    664] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 14:55:06    664] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 14:55:06    664] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 14:55:06    664] #setNanoRouteMode -routeWithEco true
[03/10 14:55:06    664] #setNanoRouteMode -routeWithSiDriven true
[03/10 14:55:06    664] #setNanoRouteMode -routeWithTimingDriven true
[03/10 14:55:06    664] #Start globalDetailRoute on Mon Mar 10 14:55:06 2025
[03/10 14:55:06    664] #
[03/10 14:55:06    664] Initializing multi-corner capacitance tables ... 
[03/10 14:55:07    664] Initializing multi-corner resistance tables ...
[03/10 14:55:07    664] ### Net info: total nets: 3824
[03/10 14:55:07    664] ### Net info: dirty nets: 55
[03/10 14:55:07    664] ### Net info: marked as disconnected nets: 0
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_11_ connects to NET genblk1_0__mac_col_inst/CTS_30 at location ( 60.900 147.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_59_ connects to NET genblk1_0__mac_col_inst/CTS_30 at location ( 16.900 75.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_60_ connects to NET genblk1_0__mac_col_inst/CTS_30 at location ( 15.700 72.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_61_ connects to NET genblk1_0__mac_col_inst/CTS_30 at location ( 11.100 84.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_13_ connects to NET genblk1_0__mac_col_inst/CTS_30 at location ( 82.100 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_41_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 92.100 151.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_42_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 87.500 151.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_15_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 86.100 153.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_15_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 85.700 147.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_4_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 102.500 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_49_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 106.900 113.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_53_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 106.300 111.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_52_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 104.700 108.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_53_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 100.300 111.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_54_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 97.900 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_54_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 93.300 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_55_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 88.700 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_55_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 86.900 113.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_0_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 72.300 117.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_1_ connects to NET genblk1_0__mac_col_inst/CTS_27 at location ( 72.300 115.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 14:55:07    664] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 14:55:07    664] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:55:07    664] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/CTS_27 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:55:07    664] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/CTS_26 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:55:07    664] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 14:55:07    664] ### Net info: fully routed nets: 1
[03/10 14:55:07    664] ### Net info: trivial (single pin) nets: 0
[03/10 14:55:07    664] ### Net info: unrouted nets: 3814
[03/10 14:55:07    664] ### Net info: re-extraction nets: 9
[03/10 14:55:07    664] ### Net info: ignored nets: 0
[03/10 14:55:07    664] ### Net info: skip routing nets: 3784
[03/10 14:55:07    664] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 14:55:07    664] #Start routing data preparation.
[03/10 14:55:07    664] #Minimum voltage of a net in the design = 0.000.
[03/10 14:55:07    664] #Maximum voltage of a net in the design = 1.100.
[03/10 14:55:07    664] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 14:55:07    664] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 14:55:07    664] #Voltage range [0.000 - 1.100] has 3822 nets.
[03/10 14:55:08    666] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 14:55:08    666] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:08    666] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:08    666] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:08    666] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:08    666] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:08    666] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:55:08    666] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_268. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_919. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1002 FILLER_1149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1005 FILLER_499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1005 FILLER_645. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1006 FILLER_1449. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1006 FILLER_1361. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_779. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_927. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1008 FILLER_852. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_101 FILLER_102. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1010 FILLER_861. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1010 FILLER_791. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1011 FILLER_937. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1013 FILLER_1080. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1013 genblk1_0__mac_col_inst/mac_8in_instance/U2610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (NRDB-2111) Found overlapping instances FILLER_1015 FILLER_1236. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 14:55:08    666] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 14:55:08    666] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 14:55:08    666] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:55:08    666] #WARNING (NRDB-2110) Found 4131 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 14:55:08    666] #Regenerating Ggrids automatically.
[03/10 14:55:08    666] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 14:55:08    666] #Using automatically generated G-grids.
[03/10 14:55:08    666] #Done routing data preparation.
[03/10 14:55:08    666] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1017.59 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #Merging special wires...
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 64.320 151.290 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.120 149.490 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.520 151.290 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.520 153.090 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 20.520 149.490 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.120 145.890 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 13.920 138.690 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 13.920 140.490 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 16.520 118.890 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 50.920 109.890 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.320 106.290 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 33.720 104.490 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 17.120 100.890 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 52.120 147.690 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.475 107.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 31.275 107.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 50.875 107.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.305 115.310 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.105 109.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 30.705 109.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 14:55:08    666] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 14:55:08    666] #To increase the message display limit, refer to the product command reference manual.
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Connectivity extraction summary:
[03/10 14:55:08    666] #9 routed nets are extracted.
[03/10 14:55:08    666] #    9 (0.24%) extracted nets are partially routed.
[03/10 14:55:08    666] #1 routed net are imported.
[03/10 14:55:08    666] #30 (0.78%) nets are without wires.
[03/10 14:55:08    666] #3784 nets are fixed|skipped|trivial (not extracted).
[03/10 14:55:08    666] #Total number of nets = 3824.
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Number of eco nets is 9
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Start data preparation...
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Data preparation is done on Mon Mar 10 14:55:08 2025
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Analyzing routing resource...
[03/10 14:55:08    666] #Routing resource analysis is done on Mon Mar 10 14:55:08 2025
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #  Resource Analysis:
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 14:55:08    666] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 14:55:08    666] #  --------------------------------------------------------------
[03/10 14:55:08    666] #  Metal 1        H         750          78        3080    79.19%
[03/10 14:55:08    666] #  Metal 2        V         756          83        3080     3.83%
[03/10 14:55:08    666] #  Metal 3        H         828           0        3080     0.52%
[03/10 14:55:08    666] #  Metal 4        V         526         313        3080     3.51%
[03/10 14:55:08    666] #  Metal 5        H         828           0        3080     0.00%
[03/10 14:55:08    666] #  Metal 6        V         839           0        3080     0.00%
[03/10 14:55:08    666] #  Metal 7        H         207           0        3080     0.00%
[03/10 14:55:08    666] #  Metal 8        V         210           0        3080     0.00%
[03/10 14:55:08    666] #  --------------------------------------------------------------
[03/10 14:55:08    666] #  Total                   4945       7.05%  24640    10.88%
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #  40 nets (1.05%) with 1 preferred extra spacing.
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.39 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #start global routing iteration 1...
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.12 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #start global routing iteration 2...
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.22 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[03/10 14:55:08    666] #Total number of nets with skipped attribute = 3715 (skipped).
[03/10 14:55:08    666] #Total number of routable nets = 40.
[03/10 14:55:08    666] #Total number of nets in the design = 3824.
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #39 routable nets have only global wires.
[03/10 14:55:08    666] #1 routable net has only detail routed wires.
[03/10 14:55:08    666] #3715 skipped nets have only detail routed wires.
[03/10 14:55:08    666] #39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:55:08    666] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Routed net constraints summary:
[03/10 14:55:08    666] #------------------------------------------------
[03/10 14:55:08    666] #        Rules   Pref Extra Space   Unconstrained  
[03/10 14:55:08    666] #------------------------------------------------
[03/10 14:55:08    666] #      Default                 39               0  
[03/10 14:55:08    666] #------------------------------------------------
[03/10 14:55:08    666] #        Total                 39               0  
[03/10 14:55:08    666] #------------------------------------------------
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Routing constraints summary of the whole design:
[03/10 14:55:08    666] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:55:08    666] #-------------------------------------------------------------------
[03/10 14:55:08    666] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 14:55:08    666] #-------------------------------------------------------------------
[03/10 14:55:08    666] #      Default                 40                 10            3705  
[03/10 14:55:08    666] #-------------------------------------------------------------------
[03/10 14:55:08    666] #        Total                 40                 10            3705  
[03/10 14:55:08    666] #-------------------------------------------------------------------
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #                 OverCon          
[03/10 14:55:08    666] #                  #Gcell    %Gcell
[03/10 14:55:08    666] #     Layer           (1)   OverCon
[03/10 14:55:08    666] #  --------------------------------
[03/10 14:55:08    666] #   Metal 1      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 2      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 3      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 4      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 5      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 6      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 7      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #   Metal 8      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #  --------------------------------
[03/10 14:55:08    666] #     Total      0(0.00%)   (0.00%)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 14:55:08    666] #  Overflow after GR: 0.00% H + 0.00% V
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Complete Global Routing.
[03/10 14:55:08    666] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 14:55:08    666] #Total wire length = 3609 um.
[03/10 14:55:08    666] #Total half perimeter of net bounding box = 1322 um.
[03/10 14:55:08    666] #Total wire length on LAYER M1 = 0 um.
[03/10 14:55:08    666] #Total wire length on LAYER M2 = 60 um.
[03/10 14:55:08    666] #Total wire length on LAYER M3 = 1969 um.
[03/10 14:55:08    666] #Total wire length on LAYER M4 = 1518 um.
[03/10 14:55:08    666] #Total wire length on LAYER M5 = 27 um.
[03/10 14:55:08    666] #Total wire length on LAYER M6 = 34 um.
[03/10 14:55:08    666] #Total wire length on LAYER M7 = 0 um.
[03/10 14:55:08    666] #Total wire length on LAYER M8 = 0 um.
[03/10 14:55:08    666] #Total number of vias = 1429
[03/10 14:55:08    666] #Total number of multi-cut vias = 9 (  0.6%)
[03/10 14:55:08    666] #Total number of single cut vias = 1420 ( 99.4%)
[03/10 14:55:08    666] #Up-Via Summary (total 1429):
[03/10 14:55:08    666] #                   single-cut          multi-cut      Total
[03/10 14:55:08    666] #-----------------------------------------------------------
[03/10 14:55:08    666] #  Metal 1         485 ( 98.2%)         9 (  1.8%)        494
[03/10 14:55:08    666] #  Metal 2         428 (100.0%)         0 (  0.0%)        428
[03/10 14:55:08    666] #  Metal 3         481 (100.0%)         0 (  0.0%)        481
[03/10 14:55:08    666] #  Metal 4          22 (100.0%)         0 (  0.0%)         22
[03/10 14:55:08    666] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:55:08    666] #-----------------------------------------------------------
[03/10 14:55:08    666] #                 1420 ( 99.4%)         9 (  0.6%)       1429 
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Total number of involved priority nets 39
[03/10 14:55:08    666] #Maximum src to sink distance for priority net 169.8
[03/10 14:55:08    666] #Average of max src_to_sink distance for priority net 35.4
[03/10 14:55:08    666] #Average of ave src_to_sink distance for priority net 23.8
[03/10 14:55:08    666] #Max overcon = 0 track.
[03/10 14:55:08    666] #Total overcon = 0.00%.
[03/10 14:55:08    666] #Worst layer Gcell overcon rate = 0.00%.
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.22 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1019.49 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #Start Track Assignment.
[03/10 14:55:08    666] #Done with 167 horizontal wires in 1 hboxes and 85 vertical wires in 1 hboxes.
[03/10 14:55:08    666] #Done with 10 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/10 14:55:08    666] #Complete Track Assignment.
[03/10 14:55:08    666] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 14:55:08    666] #Total wire length = 3746 um.
[03/10 14:55:08    666] #Total half perimeter of net bounding box = 1322 um.
[03/10 14:55:08    666] #Total wire length on LAYER M1 = 128 um.
[03/10 14:55:08    666] #Total wire length on LAYER M2 = 60 um.
[03/10 14:55:08    666] #Total wire length on LAYER M3 = 1966 um.
[03/10 14:55:08    666] #Total wire length on LAYER M4 = 1528 um.
[03/10 14:55:08    666] #Total wire length on LAYER M5 = 30 um.
[03/10 14:55:08    666] #Total wire length on LAYER M6 = 34 um.
[03/10 14:55:08    666] #Total wire length on LAYER M7 = 0 um.
[03/10 14:55:08    666] #Total wire length on LAYER M8 = 0 um.
[03/10 14:55:08    666] #Total number of vias = 1401
[03/10 14:55:08    666] #Total number of multi-cut vias = 9 (  0.6%)
[03/10 14:55:08    666] #Total number of single cut vias = 1392 ( 99.4%)
[03/10 14:55:08    666] #Up-Via Summary (total 1401):
[03/10 14:55:08    666] #                   single-cut          multi-cut      Total
[03/10 14:55:08    666] #-----------------------------------------------------------
[03/10 14:55:08    666] #  Metal 1         473 ( 98.1%)         9 (  1.9%)        482
[03/10 14:55:08    666] #  Metal 2         416 (100.0%)         0 (  0.0%)        416
[03/10 14:55:08    666] #  Metal 3         479 (100.0%)         0 (  0.0%)        479
[03/10 14:55:08    666] #  Metal 4          20 (100.0%)         0 (  0.0%)         20
[03/10 14:55:08    666] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/10 14:55:08    666] #-----------------------------------------------------------
[03/10 14:55:08    666] #                 1392 ( 99.4%)         9 (  0.6%)       1401 
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.00 (MB), peak = 1120.47 (MB)
[03/10 14:55:08    666] #
[03/10 14:55:08    666] #Cpu time = 00:00:02
[03/10 14:55:08    666] #Elapsed time = 00:00:02
[03/10 14:55:08    666] #Increased memory = 10.66 (MB)
[03/10 14:55:08    666] #Total memory = 1023.00 (MB)
[03/10 14:55:08    666] #Peak memory = 1120.47 (MB)
[03/10 14:55:09    667] #
[03/10 14:55:09    667] #Start Detail Routing..
[03/10 14:55:09    667] #start initial detail routing ...
[03/10 14:55:15    673] # ECO: 7.4% of the total area was rechecked for DRC, and 84.0% required routing.
[03/10 14:55:15    673] #    number of violations = 5
[03/10 14:55:15    673] #
[03/10 14:55:15    673] #    By Layer and Type :
[03/10 14:55:15    673] #	         MetSpc    Short   CutSpc   Totals
[03/10 14:55:15    673] #	M1            0        1        2        3
[03/10 14:55:15    673] #	M2            2        0        0        2
[03/10 14:55:15    673] #	Totals        2        1        2        5
[03/10 14:55:15    673] #546 out of 8490 instances need to be verified(marked ipoed).
[03/10 14:55:15    673] #57.8% of the total area is being checked for drcs
[03/10 14:55:16    674] #57.8% of the total area was checked
[03/10 14:55:16    674] #    number of violations = 5
[03/10 14:55:16    674] #
[03/10 14:55:16    674] #    By Layer and Type :
[03/10 14:55:16    674] #	         MetSpc    Short   CutSpc   Totals
[03/10 14:55:16    674] #	M1            0        1        2        3
[03/10 14:55:16    674] #	M2            2        0        0        2
[03/10 14:55:16    674] #	Totals        2        1        2        5
[03/10 14:55:16    674] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1087.51 (MB), peak = 1120.47 (MB)
[03/10 14:55:16    674] #start 1st optimization iteration ...
[03/10 14:55:16    674] #    number of violations = 2
[03/10 14:55:16    674] #
[03/10 14:55:16    674] #    By Layer and Type :
[03/10 14:55:16    674] #	          Short   Totals
[03/10 14:55:16    674] #	M1            2        2
[03/10 14:55:16    674] #	Totals        2        2
[03/10 14:55:16    674] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.60 (MB), peak = 1120.47 (MB)
[03/10 14:55:16    674] #start 2nd optimization iteration ...
[03/10 14:55:17    674] #    number of violations = 0
[03/10 14:55:17    674] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1050.53 (MB), peak = 1120.47 (MB)
[03/10 14:55:17    674] #Complete Detail Routing.
[03/10 14:55:17    674] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 14:55:17    674] #Total wire length = 2984 um.
[03/10 14:55:17    674] #Total half perimeter of net bounding box = 1322 um.
[03/10 14:55:17    674] #Total wire length on LAYER M1 = 5 um.
[03/10 14:55:17    674] #Total wire length on LAYER M2 = 343 um.
[03/10 14:55:17    674] #Total wire length on LAYER M3 = 1549 um.
[03/10 14:55:17    674] #Total wire length on LAYER M4 = 1055 um.
[03/10 14:55:17    674] #Total wire length on LAYER M5 = 0 um.
[03/10 14:55:17    674] #Total wire length on LAYER M6 = 32 um.
[03/10 14:55:17    674] #Total wire length on LAYER M7 = 0 um.
[03/10 14:55:17    674] #Total wire length on LAYER M8 = 0 um.
[03/10 14:55:17    674] #Total number of vias = 1240
[03/10 14:55:17    674] #Total number of multi-cut vias = 22 (  1.8%)
[03/10 14:55:17    674] #Total number of single cut vias = 1218 ( 98.2%)
[03/10 14:55:17    674] #Up-Via Summary (total 1240):
[03/10 14:55:17    674] #                   single-cut          multi-cut      Total
[03/10 14:55:17    674] #-----------------------------------------------------------
[03/10 14:55:17    674] #  Metal 1         478 ( 95.6%)        22 (  4.4%)        500
[03/10 14:55:17    674] #  Metal 2         427 (100.0%)         0 (  0.0%)        427
[03/10 14:55:17    674] #  Metal 3         309 (100.0%)         0 (  0.0%)        309
[03/10 14:55:17    674] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[03/10 14:55:17    674] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/10 14:55:17    674] #-----------------------------------------------------------
[03/10 14:55:17    674] #                 1218 ( 98.2%)        22 (  1.8%)       1240 
[03/10 14:55:17    674] #
[03/10 14:55:17    674] #Total number of DRC violations = 0
[03/10 14:55:17    674] #Total number of overlapping instance violations = 1
[03/10 14:55:17    674] #Cpu time = 00:00:08
[03/10 14:55:17    674] #Elapsed time = 00:00:08
[03/10 14:55:17    674] #Increased memory = 6.20 (MB)
[03/10 14:55:17    674] #Total memory = 1029.20 (MB)
[03/10 14:55:17    674] #Peak memory = 1120.47 (MB)
[03/10 14:55:17    674] #detailRoute Statistics:
[03/10 14:55:17    674] #Cpu time = 00:00:08
[03/10 14:55:17    674] #Elapsed time = 00:00:08
[03/10 14:55:17    674] #Increased memory = 6.20 (MB)
[03/10 14:55:17    674] #Total memory = 1029.20 (MB)
[03/10 14:55:17    674] #Peak memory = 1120.47 (MB)
[03/10 14:55:17    674] #
[03/10 14:55:17    674] #globalDetailRoute statistics:
[03/10 14:55:17    674] #Cpu time = 00:00:10
[03/10 14:55:17    674] #Elapsed time = 00:00:10
[03/10 14:55:17    674] #Increased memory = -6.54 (MB)
[03/10 14:55:17    674] #Total memory = 1007.61 (MB)
[03/10 14:55:17    674] #Peak memory = 1120.47 (MB)
[03/10 14:55:17    674] #Number of warnings = 68
[03/10 14:55:17    674] #Total number of warnings = 110
[03/10 14:55:17    674] #Number of fails = 0
[03/10 14:55:17    674] #Total number of fails = 0
[03/10 14:55:17    674] #Complete globalDetailRoute on Mon Mar 10 14:55:17 2025
[03/10 14:55:17    674] #
[03/10 14:55:17    674] 
[03/10 14:55:17    674] globalDetailRoute
[03/10 14:55:17    674] 
[03/10 14:55:17    674] #setNanoRouteMode -drouteAutoStop true
[03/10 14:55:17    674] #setNanoRouteMode -drouteFixAntenna true
[03/10 14:55:17    674] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 14:55:17    674] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 14:55:17    674] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 14:55:17    674] #setNanoRouteMode -routeWithSiDriven true
[03/10 14:55:17    674] #setNanoRouteMode -routeWithTimingDriven true
[03/10 14:55:17    674] #Start globalDetailRoute on Mon Mar 10 14:55:17 2025
[03/10 14:55:17    674] #
[03/10 14:55:17    674] #Generating timing data, please wait...
[03/10 14:55:17    674] #3755 total nets, 40 already routed, 40 will ignore in trialRoute
[03/10 14:55:17    674] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 14:55:17    675] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 14:55:17    675] #Dump tif for version 2.1
[03/10 14:55:18    675] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 14:55:18    675] End delay calculation. (MEM=1342.02 CPU=0:00:00.4 REAL=0:00:01.0)
[03/10 14:55:18    676] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 14:55:18    676] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 978.62 (MB), peak = 1120.47 (MB)
[03/10 14:55:18    676] #Done generating timing data.
[03/10 14:55:18    676] ### Net info: total nets: 3824
[03/10 14:55:18    676] ### Net info: dirty nets: 0
[03/10 14:55:18    676] ### Net info: marked as disconnected nets: 0
[03/10 14:55:18    676] ### Net info: fully routed nets: 40
[03/10 14:55:18    676] ### Net info: trivial (single pin) nets: 0
[03/10 14:55:18    676] ### Net info: unrouted nets: 3784
[03/10 14:55:18    676] ### Net info: re-extraction nets: 0
[03/10 14:55:18    676] ### Net info: ignored nets: 0
[03/10 14:55:18    676] ### Net info: skip routing nets: 0
[03/10 14:55:18    676] #Start reading timing information from file .timing_file_2000.tif.gz ...
[03/10 14:55:18    676] #Read in timing information for 91 ports, 3545 instances from timing file .timing_file_2000.tif.gz.
[03/10 14:55:18    676] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 14:55:18    676] #Start routing data preparation.
[03/10 14:55:18    676] #Minimum voltage of a net in the design = 0.000.
[03/10 14:55:18    676] #Maximum voltage of a net in the design = 1.100.
[03/10 14:55:18    676] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 14:55:18    676] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 14:55:18    676] #Voltage range [0.000 - 1.100] has 3822 nets.
[03/10 14:55:18    676] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 14:55:18    676] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:18    676] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:18    676] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:18    676] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:18    676] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 14:55:18    676] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:55:18    676] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 14:55:18    676] #WARNING (NRDB-2110) Found 4131 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 14:55:18    676] #10/3755 = 0% of signal nets have been set as priority nets
[03/10 14:55:18    676] #Regenerating Ggrids automatically.
[03/10 14:55:18    676] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 14:55:18    676] #Using automatically generated G-grids.
[03/10 14:55:18    676] #Done routing data preparation.
[03/10 14:55:18    676] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 959.69 (MB), peak = 1120.47 (MB)
[03/10 14:55:18    676] #Merging special wires...
[03/10 14:55:18    676] #Number of eco nets is 193
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #Start data preparation...
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #Data preparation is done on Mon Mar 10 14:55:18 2025
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #Analyzing routing resource...
[03/10 14:55:18    676] #Routing resource analysis is done on Mon Mar 10 14:55:18 2025
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #  Resource Analysis:
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 14:55:18    676] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 14:55:18    676] #  --------------------------------------------------------------
[03/10 14:55:18    676] #  Metal 1        H         750          78        3080    79.19%
[03/10 14:55:18    676] #  Metal 2        V         756          83        3080     3.83%
[03/10 14:55:18    676] #  Metal 3        H         828           0        3080     0.52%
[03/10 14:55:18    676] #  Metal 4        V         526         313        3080     3.51%
[03/10 14:55:18    676] #  Metal 5        H         828           0        3080     0.00%
[03/10 14:55:18    676] #  Metal 6        V         839           0        3080     0.00%
[03/10 14:55:18    676] #  Metal 7        H         207           0        3080     0.00%
[03/10 14:55:18    676] #  Metal 8        V         210           0        3080     0.00%
[03/10 14:55:18    676] #  --------------------------------------------------------------
[03/10 14:55:18    676] #  Total                   4945       7.05%  24640    10.88%
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #  40 nets (1.05%) with 1 preferred extra spacing.
[03/10 14:55:18    676] #
[03/10 14:55:18    676] #
[03/10 14:55:19    676] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.51 (MB), peak = 1120.47 (MB)
[03/10 14:55:19    676] #
[03/10 14:55:19    676] #start global routing iteration 1...
[03/10 14:55:19    677] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 973.05 (MB), peak = 1120.47 (MB)
[03/10 14:55:19    677] #
[03/10 14:55:19    677] #start global routing iteration 2...
[03/10 14:55:20    677] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.15 (MB), peak = 1120.47 (MB)
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[03/10 14:55:20    677] #Total number of routable nets = 3755.
[03/10 14:55:20    677] #Total number of nets in the design = 3824.
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #3624 routable nets have only global wires.
[03/10 14:55:20    677] #131 routable nets have only detail routed wires.
[03/10 14:55:20    677] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:55:20    677] #40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #Routed nets constraints summary:
[03/10 14:55:20    677] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:55:20    677] #------------------------------------------------
[03/10 14:55:20    677] #        Rules   Misc Constraints   Unconstrained  
[03/10 14:55:20    677] #------------------------------------------------
[03/10 14:55:20    677] #      Default                 10            3614  
[03/10 14:55:20    677] #------------------------------------------------
[03/10 14:55:20    677] #        Total                 10            3614  
[03/10 14:55:20    677] #------------------------------------------------
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #Routing constraints summary of the whole design:
[03/10 14:55:20    677] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 14:55:20    677] #-------------------------------------------------------------------
[03/10 14:55:20    677] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 14:55:20    677] #-------------------------------------------------------------------
[03/10 14:55:20    677] #      Default                 40                 10            3705  
[03/10 14:55:20    677] #-------------------------------------------------------------------
[03/10 14:55:20    677] #        Total                 40                 10            3705  
[03/10 14:55:20    677] #-------------------------------------------------------------------
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #                 OverCon       OverCon       OverCon       OverCon          
[03/10 14:55:20    677] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/10 14:55:20    677] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[03/10 14:55:20    677] #  --------------------------------------------------------------------------
[03/10 14:55:20    677] #   Metal 1      6(0.69%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.69%)
[03/10 14:55:20    677] #   Metal 2    137(4.61%)     67(2.26%)     17(0.57%)      8(0.27%)   (7.71%)
[03/10 14:55:20    677] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 14:55:20    677] #  --------------------------------------------------------------------------
[03/10 14:55:20    677] #     Total    143(0.64%)     67(0.30%)     17(0.08%)      8(0.04%)   (1.06%)
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[03/10 14:55:20    677] #  Overflow after GR: 0.06% H + 1.89% V
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #Complete Global Routing.
[03/10 14:55:20    677] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 14:55:20    677] #Total wire length = 35911 um.
[03/10 14:55:20    677] #Total half perimeter of net bounding box = 37202 um.
[03/10 14:55:20    677] #Total wire length on LAYER M1 = 56 um.
[03/10 14:55:20    677] #Total wire length on LAYER M2 = 11374 um.
[03/10 14:55:20    677] #Total wire length on LAYER M3 = 15635 um.
[03/10 14:55:20    677] #Total wire length on LAYER M4 = 7031 um.
[03/10 14:55:20    677] #Total wire length on LAYER M5 = 1128 um.
[03/10 14:55:20    677] #Total wire length on LAYER M6 = 180 um.
[03/10 14:55:20    677] #Total wire length on LAYER M7 = 231 um.
[03/10 14:55:20    677] #Total wire length on LAYER M8 = 276 um.
[03/10 14:55:20    677] #Total number of vias = 18579
[03/10 14:55:20    677] #Total number of multi-cut vias = 22 (  0.1%)
[03/10 14:55:20    677] #Total number of single cut vias = 18557 ( 99.9%)
[03/10 14:55:20    677] #Up-Via Summary (total 18579):
[03/10 14:55:20    677] #                   single-cut          multi-cut      Total
[03/10 14:55:20    677] #-----------------------------------------------------------
[03/10 14:55:20    677] #  Metal 1       10946 ( 99.8%)        22 (  0.2%)      10968
[03/10 14:55:20    677] #  Metal 2        6133 (100.0%)         0 (  0.0%)       6133
[03/10 14:55:20    677] #  Metal 3        1308 (100.0%)         0 (  0.0%)       1308
[03/10 14:55:20    677] #  Metal 4         112 (100.0%)         0 (  0.0%)        112
[03/10 14:55:20    677] #  Metal 5          28 (100.0%)         0 (  0.0%)         28
[03/10 14:55:20    677] #  Metal 6          18 (100.0%)         0 (  0.0%)         18
[03/10 14:55:20    677] #  Metal 7          12 (100.0%)         0 (  0.0%)         12
[03/10 14:55:20    677] #-----------------------------------------------------------
[03/10 14:55:20    677] #                18557 ( 99.9%)        22 (  0.1%)      18579 
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #Max overcon = 11 tracks.
[03/10 14:55:20    677] #Total overcon = 1.06%.
[03/10 14:55:20    677] #Worst layer Gcell overcon rate = 0.00%.
[03/10 14:55:20    677] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 973.16 (MB), peak = 1120.47 (MB)
[03/10 14:55:20    677] #
[03/10 14:55:20    677] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.37 (MB), peak = 1120.47 (MB)
[03/10 14:55:20    677] #Start Track Assignment.
[03/10 14:55:20    678] #Done with 3394 horizontal wires in 1 hboxes and 3235 vertical wires in 1 hboxes.
[03/10 14:55:20    678] #Done with 531 horizontal wires in 1 hboxes and 570 vertical wires in 1 hboxes.
[03/10 14:55:20    678] #Complete Track Assignment.
[03/10 14:55:20    678] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 14:55:20    678] #Total wire length = 38244 um.
[03/10 14:55:20    678] #Total half perimeter of net bounding box = 37202 um.
[03/10 14:55:20    678] #Total wire length on LAYER M1 = 2057 um.
[03/10 14:55:20    678] #Total wire length on LAYER M2 = 11065 um.
[03/10 14:55:20    678] #Total wire length on LAYER M3 = 16318 um.
[03/10 14:55:20    678] #Total wire length on LAYER M4 = 6952 um.
[03/10 14:55:20    678] #Total wire length on LAYER M5 = 1156 um.
[03/10 14:55:20    678] #Total wire length on LAYER M6 = 181 um.
[03/10 14:55:20    678] #Total wire length on LAYER M7 = 237 um.
[03/10 14:55:20    678] #Total wire length on LAYER M8 = 279 um.
[03/10 14:55:20    678] #Total number of vias = 18579
[03/10 14:55:20    678] #Total number of multi-cut vias = 22 (  0.1%)
[03/10 14:55:20    678] #Total number of single cut vias = 18557 ( 99.9%)
[03/10 14:55:20    678] #Up-Via Summary (total 18579):
[03/10 14:55:20    678] #                   single-cut          multi-cut      Total
[03/10 14:55:20    678] #-----------------------------------------------------------
[03/10 14:55:20    678] #  Metal 1       10946 ( 99.8%)        22 (  0.2%)      10968
[03/10 14:55:20    678] #  Metal 2        6133 (100.0%)         0 (  0.0%)       6133
[03/10 14:55:20    678] #  Metal 3        1308 (100.0%)         0 (  0.0%)       1308
[03/10 14:55:20    678] #  Metal 4         112 (100.0%)         0 (  0.0%)        112
[03/10 14:55:20    678] #  Metal 5          28 (100.0%)         0 (  0.0%)         28
[03/10 14:55:20    678] #  Metal 6          18 (100.0%)         0 (  0.0%)         18
[03/10 14:55:20    678] #  Metal 7          12 (100.0%)         0 (  0.0%)         12
[03/10 14:55:20    678] #-----------------------------------------------------------
[03/10 14:55:20    678] #                18557 ( 99.9%)        22 (  0.1%)      18579 
[03/10 14:55:20    678] #
[03/10 14:55:20    678] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 974.58 (MB), peak = 1120.47 (MB)
[03/10 14:55:20    678] #
[03/10 14:55:20    678] #Cpu time = 00:00:02
[03/10 14:55:20    678] #Elapsed time = 00:00:02
[03/10 14:55:20    678] #Increased memory = 17.63 (MB)
[03/10 14:55:20    678] #Total memory = 974.58 (MB)
[03/10 14:55:20    678] #Peak memory = 1120.47 (MB)
[03/10 14:55:21    678] #routeSiEffort set to medium
[03/10 14:55:21    678] #
[03/10 14:55:21    678] #Start Detail Routing..
[03/10 14:55:21    678] #start initial detail routing ...
[03/10 14:55:50    708] #    number of violations = 1471
[03/10 14:55:50    708] #
[03/10 14:55:50    708] #    By Layer and Type :
[03/10 14:55:50    708] #	         MetSpc   EOLSpc    Short   CutSpc   CShort   AdjCut   Others   Totals
[03/10 14:55:50    708] #	M1           49       20      242      504       89       27       12      943
[03/10 14:55:50    708] #	M2          216      149      144        0        0        0       19      528
[03/10 14:55:50    708] #	Totals      265      169      386      504       89       27       31     1471
[03/10 14:55:50    708] #cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1044.91 (MB), peak = 1120.47 (MB)
[03/10 14:55:50    708] #start 1st optimization iteration ...
[03/10 14:57:24    802] #    number of violations = 935
[03/10 14:57:24    802] #
[03/10 14:57:24    802] #    By Layer and Type :
[03/10 14:57:24    802] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 14:57:24    802] #	M1          119       21      341      116       27        0       24      648
[03/10 14:57:24    802] #	M2           97      105       53        1        1       16        6      279
[03/10 14:57:24    802] #	M3            3        1        3        0        0        1        0        8
[03/10 14:57:24    802] #	Totals      219      127      397      117       28       17       30      935
[03/10 14:57:24    802] #cpu time = 00:01:34, elapsed time = 00:01:34, memory = 1083.60 (MB), peak = 1120.47 (MB)
[03/10 14:57:24    802] #start 2nd optimization iteration ...
[03/10 14:58:30    867] #    number of violations = 837
[03/10 14:58:30    867] #
[03/10 14:58:30    867] #    By Layer and Type :
[03/10 14:58:30    867] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 14:58:30    867] #	M1          104        9      328       97       27        0       23      588
[03/10 14:58:30    867] #	M2           70       57       77        0        5       23        6      238
[03/10 14:58:30    867] #	M3            2        1        5        0        0        2        1       11
[03/10 14:58:30    867] #	Totals      176       67      410       97       32       25       30      837
[03/10 14:58:30    867] #cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1082.44 (MB), peak = 1120.47 (MB)
[03/10 14:58:30    867] #start 3rd optimization iteration ...
[03/10 14:59:30    928] #    number of violations = 756
[03/10 14:59:30    928] #
[03/10 14:59:30    928] #    By Layer and Type :
[03/10 14:59:30    928] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 14:59:30    928] #	M1           80        7      303       90       32        0       26      538
[03/10 14:59:30    928] #	M2           62       50       60        1        4       22        5      204
[03/10 14:59:30    928] #	M3            1        0       11        0        0        2        0       14
[03/10 14:59:30    928] #	Totals      143       57      374       91       36       24       31      756
[03/10 14:59:30    928] #cpu time = 00:01:00, elapsed time = 00:01:01, memory = 1071.67 (MB), peak = 1120.47 (MB)
[03/10 14:59:30    928] #start 4th optimization iteration ...
[03/10 15:00:32    990] #    number of violations = 828
[03/10 15:00:32    990] #
[03/10 15:00:32    990] #    By Layer and Type :
[03/10 15:00:32    990] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:00:32    990] #	M1          104       13      307       21       90       22       12      569
[03/10 15:00:32    990] #	M2           84       65       52        6        3        4       19      233
[03/10 15:00:32    990] #	M3            5        2        6        9        0        0        4       26
[03/10 15:00:32    990] #	Totals      193       80      365       36       93       26       35      828
[03/10 15:00:32    990] #cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1083.78 (MB), peak = 1120.47 (MB)
[03/10 15:00:32    990] #start 5th optimization iteration ...
[03/10 15:01:23   1040] #    number of violations = 755
[03/10 15:01:23   1040] #
[03/10 15:01:23   1040] #    By Layer and Type :
[03/10 15:01:23   1040] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:01:23   1040] #	M1           85        6      291       14       90       23        8      517
[03/10 15:01:23   1040] #	M2           81       70       44        6        2        1       22      226
[03/10 15:01:23   1040] #	M3            5        2        4        0        0        0        0       11
[03/10 15:01:23   1040] #	M4            0        0        1        0        0        0        0        1
[03/10 15:01:23   1040] #	Totals      171       78      340       20       92       24       30      755
[03/10 15:01:23   1040] #cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1058.54 (MB), peak = 1120.47 (MB)
[03/10 15:01:23   1040] #start 6th optimization iteration ...
[03/10 15:02:15   1092] #    number of violations = 726
[03/10 15:02:15   1092] #
[03/10 15:02:15   1092] #    By Layer and Type :
[03/10 15:02:15   1092] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:02:15   1092] #	M1           80        9      297       79       28        0       23      516
[03/10 15:02:15   1092] #	M2           67       59       54        0        1       17        5      203
[03/10 15:02:15   1092] #	M3            0        2        1        0        0        1        1        5
[03/10 15:02:15   1092] #	M4            0        0        1        0        0        1        0        2
[03/10 15:02:15   1092] #	Totals      147       70      353       79       29       19       29      726
[03/10 15:02:15   1092] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1200.22 (MB), peak = 1200.27 (MB)
[03/10 15:02:15   1092] #start 7th optimization iteration ...
[03/10 15:03:15   1152] #    number of violations = 744
[03/10 15:03:15   1152] #
[03/10 15:03:15   1152] #    By Layer and Type :
[03/10 15:03:15   1152] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:03:15   1152] #	M1           81        7      293       89       19        0       22      511
[03/10 15:03:15   1152] #	M2           78       71       35        1        5       22        4      216
[03/10 15:03:15   1152] #	M3            2        1        5        0        0        4        3       15
[03/10 15:03:15   1152] #	M4            0        0        1        0        0        1        0        2
[03/10 15:03:15   1152] #	Totals      161       79      334       90       24       27       29      744
[03/10 15:03:15   1152] #cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1195.48 (MB), peak = 1200.27 (MB)
[03/10 15:03:15   1152] #start 8th optimization iteration ...
[03/10 15:04:13   1210] #    number of violations = 757
[03/10 15:04:13   1210] #
[03/10 15:04:13   1210] #    By Layer and Type :
[03/10 15:04:13   1210] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:04:13   1210] #	M1           89        6      308       76       28        0       19      526
[03/10 15:04:13   1210] #	M2           71       60       50        1        8       22        4      216
[03/10 15:04:13   1210] #	M3            2        1        7        2        0        3        0       15
[03/10 15:04:13   1210] #	Totals      162       67      365       79       36       25       23      757
[03/10 15:04:13   1210] #cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1217.27 (MB), peak = 1217.45 (MB)
[03/10 15:04:13   1210] #start 9th optimization iteration ...
[03/10 15:05:14   1270] #    number of violations = 711
[03/10 15:05:14   1270] #
[03/10 15:05:14   1270] #    By Layer and Type :
[03/10 15:05:14   1270] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:05:14   1270] #	M1           78        3      290       86       21        0       21      499
[03/10 15:05:14   1270] #	M2           72       63       36        3        3       15        3      195
[03/10 15:05:14   1270] #	M3            4        3        3        0        0        3        4       17
[03/10 15:05:14   1270] #	Totals      154       69      329       89       24       18       28      711
[03/10 15:05:14   1270] #cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1223.20 (MB), peak = 1223.36 (MB)
[03/10 15:05:14   1270] #start 10th optimization iteration ...
[03/10 15:06:05   1322] #    number of violations = 706
[03/10 15:06:05   1322] #
[03/10 15:06:05   1322] #    By Layer and Type :
[03/10 15:06:05   1322] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:06:05   1322] #	M1           84        4      304       12       75       20        8      507
[03/10 15:06:05   1322] #	M2           66       54       44        4        5        4       11      188
[03/10 15:06:05   1322] #	M3            1        1        5        1        0        0        3       11
[03/10 15:06:05   1322] #	Totals      151       59      353       17       80       24       22      706
[03/10 15:06:05   1322] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1182.94 (MB), peak = 1223.93 (MB)
[03/10 15:06:05   1322] #start 11th optimization iteration ...
[03/10 15:07:11   1387] #    number of violations = 688
[03/10 15:07:11   1387] #
[03/10 15:07:11   1387] #    By Layer and Type :
[03/10 15:07:11   1387] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:07:11   1387] #	M1           76        5      303       12       72       17       10      495
[03/10 15:07:11   1387] #	M2           71       59       29        4        2        1       16      182
[03/10 15:07:11   1387] #	M3            1        0        9        0        0        0        1       11
[03/10 15:07:11   1387] #	Totals      148       64      341       16       74       18       27      688
[03/10 15:07:11   1387] #cpu time = 00:01:05, elapsed time = 00:01:05, memory = 1263.31 (MB), peak = 1340.34 (MB)
[03/10 15:07:11   1387] #start 12th optimization iteration ...
[03/10 15:08:22   1459] #    number of violations = 726
[03/10 15:08:22   1459] #
[03/10 15:08:22   1459] #    By Layer and Type :
[03/10 15:08:22   1459] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:08:22   1459] #	M1           96        7      290       75       20        0       17      505
[03/10 15:08:22   1459] #	M2           76       70       39        1        4       17        8      215
[03/10 15:08:22   1459] #	M3            0        0        3        0        1        1        0        5
[03/10 15:08:22   1459] #	M4            0        0        1        0        0        0        0        1
[03/10 15:08:22   1459] #	Totals      172       77      333       76       25       18       25      726
[03/10 15:08:22   1459] #cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1444.59 (MB), peak = 1444.81 (MB)
[03/10 15:08:22   1459] #start 13th optimization iteration ...
[03/10 15:09:31   1527] #    number of violations = 680
[03/10 15:09:31   1527] #
[03/10 15:09:31   1527] #    By Layer and Type :
[03/10 15:09:31   1527] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:09:31   1527] #	M1           77        3      286       78       20        0       20      484
[03/10 15:09:31   1527] #	M2           64       59       47        0        2       18        4      194
[03/10 15:09:31   1527] #	M3            0        0        2        0        0        0        0        2
[03/10 15:09:31   1527] #	Totals      141       62      335       78       22       18       24      680
[03/10 15:09:31   1527] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1376.34 (MB), peak = 1444.81 (MB)
[03/10 15:09:31   1527] #start 14th optimization iteration ...
[03/10 15:10:41   1597] #    number of violations = 671
[03/10 15:10:41   1597] #
[03/10 15:10:41   1597] #    By Layer and Type :
[03/10 15:10:41   1597] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:10:41   1597] #	M1           77        3      293       78       17        0       21      489
[03/10 15:10:41   1597] #	M2           62       55       30        0        5       16        2      170
[03/10 15:10:41   1597] #	M3            2        0        7        0        0        2        1       12
[03/10 15:10:41   1597] #	Totals      141       58      330       78       22       18       24      671
[03/10 15:10:41   1597] #cpu time = 00:01:10, elapsed time = 00:01:10, memory = 1412.60 (MB), peak = 1444.81 (MB)
[03/10 15:10:41   1597] #start 15th optimization iteration ...
[03/10 15:11:49   1666] #    number of violations = 699
[03/10 15:11:49   1666] #
[03/10 15:11:49   1666] #    By Layer and Type :
[03/10 15:11:49   1666] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:11:49   1666] #	M1           81        4      280       78       21        0       21      485
[03/10 15:11:49   1666] #	M2           62       66       46        2        5       17        2      200
[03/10 15:11:49   1666] #	M3            3        1        7        0        0        3        0       14
[03/10 15:11:49   1666] #	Totals      146       71      333       80       26       20       23      699
[03/10 15:11:49   1666] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1207.68 (MB), peak = 1444.81 (MB)
[03/10 15:11:49   1666] #start 16th optimization iteration ...
[03/10 15:13:04   1741] #    number of violations = 691
[03/10 15:13:04   1741] #
[03/10 15:13:04   1741] #    By Layer and Type :
[03/10 15:13:04   1741] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:13:04   1741] #	M1           84        5      289       75       25        0       19      497
[03/10 15:13:04   1741] #	M2           66       60       40        3        0       17        1      187
[03/10 15:13:04   1741] #	M3            2        2        1        1        0        1        0        7
[03/10 15:13:04   1741] #	Totals      152       67      330       79       25       18       20      691
[03/10 15:13:04   1741] #cpu time = 00:01:15, elapsed time = 00:01:15, memory = 1341.96 (MB), peak = 1444.81 (MB)
[03/10 15:13:04   1741] #start 17th optimization iteration ...
[03/10 15:14:22   1819] #    number of violations = 684
[03/10 15:14:22   1819] #
[03/10 15:14:22   1819] #    By Layer and Type :
[03/10 15:14:22   1819] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:14:22   1819] #	M1           91        5      285       71       18        0       19      489
[03/10 15:14:22   1819] #	M2           62       60       38        1        5       13        3      182
[03/10 15:14:22   1819] #	M3            3        0        8        0        0        2        0       13
[03/10 15:14:22   1819] #	Totals      156       65      331       72       23       15       22      684
[03/10 15:14:22   1819] #cpu time = 00:01:18, elapsed time = 00:01:18, memory = 1213.32 (MB), peak = 1444.81 (MB)
[03/10 15:14:22   1819] #start 18th optimization iteration ...
[03/10 15:15:47   1903] #    number of violations = 687
[03/10 15:15:47   1903] #
[03/10 15:15:47   1903] #    By Layer and Type :
[03/10 15:15:47   1903] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:15:47   1903] #	M1           92        4      280       74       21        0       19      490
[03/10 15:15:47   1903] #	M2           64       61       41        1        4       16        3      190
[03/10 15:15:47   1903] #	M3            1        0        3        0        0        3        0        7
[03/10 15:15:47   1903] #	Totals      157       65      324       75       25       19       22      687
[03/10 15:15:47   1903] #cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1344.79 (MB), peak = 1444.81 (MB)
[03/10 15:15:47   1903] #start 19th optimization iteration ...
[03/10 15:17:02   1978] #    number of violations = 663
[03/10 15:17:02   1978] #
[03/10 15:17:02   1978] #    By Layer and Type :
[03/10 15:17:02   1978] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:17:02   1978] #	M1           85        1      277       10       77       17        9      476
[03/10 15:17:02   1978] #	M2           58       61       46        3        0        2       12      182
[03/10 15:17:02   1978] #	M3            0        0        2        0        0        1        1        4
[03/10 15:17:02   1978] #	M4            0        0        1        0        0        0        0        1
[03/10 15:17:02   1978] #	Totals      143       62      326       13       77       20       22      663
[03/10 15:17:02   1978] #cpu time = 00:01:16, elapsed time = 00:01:15, memory = 1372.52 (MB), peak = 1444.81 (MB)
[03/10 15:17:02   1978] #start 20th optimization iteration ...
[03/10 15:18:21   2057] #    number of violations = 689
[03/10 15:18:21   2057] #
[03/10 15:18:21   2057] #    By Layer and Type :
[03/10 15:18:21   2057] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:18:21   2057] #	M1           85        2      282       10       76       17        8      480
[03/10 15:18:21   2057] #	M2           69       59       37       15        2        2       16      200
[03/10 15:18:21   2057] #	M3            3        2        2        0        0        0        2        9
[03/10 15:18:21   2057] #	Totals      157       63      321       25       78       19       26      689
[03/10 15:18:21   2057] #cpu time = 00:01:19, elapsed time = 00:01:19, memory = 1196.13 (MB), peak = 1444.81 (MB)
[03/10 15:18:21   2057] #Complete Detail Routing.
[03/10 15:18:21   2057] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 15:18:21   2057] #Total wire length = 39103 um.
[03/10 15:18:21   2057] #Total half perimeter of net bounding box = 37202 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M1 = 281 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M2 = 13500 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M3 = 16118 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M4 = 7263 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M5 = 1237 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M6 = 216 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M7 = 225 um.
[03/10 15:18:21   2057] #Total wire length on LAYER M8 = 263 um.
[03/10 15:18:21   2057] #Total number of vias = 23152
[03/10 15:18:21   2057] #Total number of multi-cut vias = 110 (  0.5%)
[03/10 15:18:21   2057] #Total number of single cut vias = 23042 ( 99.5%)
[03/10 15:18:21   2057] #Up-Via Summary (total 23152):
[03/10 15:18:21   2057] #                   single-cut          multi-cut      Total
[03/10 15:18:21   2057] #-----------------------------------------------------------
[03/10 15:18:21   2057] #  Metal 1       11580 ( 99.2%)        94 (  0.8%)      11674
[03/10 15:18:21   2057] #  Metal 2        9635 (100.0%)         0 (  0.0%)       9635
[03/10 15:18:21   2057] #  Metal 3        1642 (100.0%)         0 (  0.0%)       1642
[03/10 15:18:21   2057] #  Metal 4         146 (100.0%)         0 (  0.0%)        146
[03/10 15:18:21   2057] #  Metal 5          13 ( 44.8%)        16 ( 55.2%)         29
[03/10 15:18:21   2057] #  Metal 6          17 (100.0%)         0 (  0.0%)         17
[03/10 15:18:21   2057] #  Metal 7           9 (100.0%)         0 (  0.0%)          9
[03/10 15:18:21   2057] #-----------------------------------------------------------
[03/10 15:18:21   2057] #                23042 ( 99.5%)       110 (  0.5%)      23152 
[03/10 15:18:21   2057] #
[03/10 15:18:21   2057] #Total number of DRC violations = 689
[03/10 15:18:21   2057] #Total number of overlapping instance violations = 1
[03/10 15:18:21   2057] #Total number of violations on LAYER M1 = 480
[03/10 15:18:21   2057] #Total number of violations on LAYER M2 = 200
[03/10 15:18:21   2057] #Total number of violations on LAYER M3 = 9
[03/10 15:18:21   2057] #Total number of violations on LAYER M4 = 0
[03/10 15:18:21   2057] #Total number of violations on LAYER M5 = 0
[03/10 15:18:21   2057] #Total number of violations on LAYER M6 = 0
[03/10 15:18:21   2057] #Total number of violations on LAYER M7 = 0
[03/10 15:18:21   2057] #Total number of violations on LAYER M8 = 0
[03/10 15:18:21   2057] #Cpu time = 00:23:00
[03/10 15:18:21   2057] #Elapsed time = 00:23:01
[03/10 15:18:21   2057] #Increased memory = 15.54 (MB)
[03/10 15:18:21   2057] #Total memory = 990.12 (MB)
[03/10 15:18:21   2057] #Peak memory = 1444.81 (MB)
[03/10 15:18:21   2057] #WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
[03/10 15:18:21   2057] #
[03/10 15:18:21   2057] #start routing for process antenna violation fix ...
[03/10 15:18:22   2058] #
[03/10 15:18:22   2058] #    By Layer and Type :
[03/10 15:18:22   2058] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:18:22   2058] #	M1           85        2      282       10       76       17        8      480
[03/10 15:18:22   2058] #	M2           69       59       37       15        2        2       16      200
[03/10 15:18:22   2058] #	M3            3        2        2        0        0        0        2        9
[03/10 15:18:22   2058] #	Totals      157       63      321       25       78       19       26      689
[03/10 15:18:22   2058] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 991.89 (MB), peak = 1444.81 (MB)
[03/10 15:18:22   2058] #
[03/10 15:18:22   2058] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 15:18:22   2058] #Total wire length = 39103 um.
[03/10 15:18:22   2058] #Total half perimeter of net bounding box = 37202 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M1 = 281 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M2 = 13500 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M3 = 16118 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M4 = 7263 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M5 = 1237 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M6 = 216 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M7 = 225 um.
[03/10 15:18:22   2058] #Total wire length on LAYER M8 = 263 um.
[03/10 15:18:22   2058] #Total number of vias = 23152
[03/10 15:18:22   2058] #Total number of multi-cut vias = 110 (  0.5%)
[03/10 15:18:22   2058] #Total number of single cut vias = 23042 ( 99.5%)
[03/10 15:18:22   2058] #Up-Via Summary (total 23152):
[03/10 15:18:22   2058] #                   single-cut          multi-cut      Total
[03/10 15:18:22   2058] #-----------------------------------------------------------
[03/10 15:18:22   2058] #  Metal 1       11580 ( 99.2%)        94 (  0.8%)      11674
[03/10 15:18:22   2058] #  Metal 2        9635 (100.0%)         0 (  0.0%)       9635
[03/10 15:18:22   2058] #  Metal 3        1642 (100.0%)         0 (  0.0%)       1642
[03/10 15:18:22   2058] #  Metal 4         146 (100.0%)         0 (  0.0%)        146
[03/10 15:18:22   2058] #  Metal 5          13 ( 44.8%)        16 ( 55.2%)         29
[03/10 15:18:22   2058] #  Metal 6          17 (100.0%)         0 (  0.0%)         17
[03/10 15:18:22   2058] #  Metal 7           9 (100.0%)         0 (  0.0%)          9
[03/10 15:18:22   2058] #-----------------------------------------------------------
[03/10 15:18:22   2058] #                23042 ( 99.5%)       110 (  0.5%)      23152 
[03/10 15:18:22   2058] #
[03/10 15:18:22   2058] #Total number of DRC violations = 689
[03/10 15:18:22   2058] #Total number of overlapping instance violations = 1
[03/10 15:18:22   2058] #Total number of net violated process antenna rule = 0
[03/10 15:18:22   2058] #Total number of violations on LAYER M1 = 480
[03/10 15:18:22   2058] #Total number of violations on LAYER M2 = 200
[03/10 15:18:22   2058] #Total number of violations on LAYER M3 = 9
[03/10 15:18:22   2058] #Total number of violations on LAYER M4 = 0
[03/10 15:18:22   2058] #Total number of violations on LAYER M5 = 0
[03/10 15:18:22   2058] #Total number of violations on LAYER M6 = 0
[03/10 15:18:22   2058] #Total number of violations on LAYER M7 = 0
[03/10 15:18:22   2058] #Total number of violations on LAYER M8 = 0
[03/10 15:18:22   2058] #
[03/10 15:18:22   2059] #
[03/10 15:18:22   2059] #Start Post Route wire spreading..
[03/10 15:18:22   2059] #
[03/10 15:18:22   2059] #Start data preparation for wire spreading...
[03/10 15:18:22   2059] #
[03/10 15:18:22   2059] #Data preparation is done on Mon Mar 10 15:18:22 2025
[03/10 15:18:22   2059] #
[03/10 15:18:22   2059] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.89 (MB), peak = 1444.81 (MB)
[03/10 15:18:22   2059] #
[03/10 15:18:22   2059] #Start Post Route Wire Spread.
[03/10 15:18:23   2059] #Done with 326 horizontal wires in 1 hboxes and 281 vertical wires in 1 hboxes.
[03/10 15:18:23   2059] #Complete Post Route Wire Spread.
[03/10 15:18:23   2059] #
[03/10 15:18:23   2059] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 15:18:23   2059] #Total wire length = 39356 um.
[03/10 15:18:23   2059] #Total half perimeter of net bounding box = 37202 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M1 = 281 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M2 = 13547 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M3 = 16243 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M4 = 7339 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M5 = 1239 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M6 = 216 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M7 = 226 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M8 = 265 um.
[03/10 15:18:23   2059] #Total number of vias = 23152
[03/10 15:18:23   2059] #Total number of multi-cut vias = 110 (  0.5%)
[03/10 15:18:23   2059] #Total number of single cut vias = 23042 ( 99.5%)
[03/10 15:18:23   2059] #Up-Via Summary (total 23152):
[03/10 15:18:23   2059] #                   single-cut          multi-cut      Total
[03/10 15:18:23   2059] #-----------------------------------------------------------
[03/10 15:18:23   2059] #  Metal 1       11580 ( 99.2%)        94 (  0.8%)      11674
[03/10 15:18:23   2059] #  Metal 2        9635 (100.0%)         0 (  0.0%)       9635
[03/10 15:18:23   2059] #  Metal 3        1642 (100.0%)         0 (  0.0%)       1642
[03/10 15:18:23   2059] #  Metal 4         146 (100.0%)         0 (  0.0%)        146
[03/10 15:18:23   2059] #  Metal 5          13 ( 44.8%)        16 ( 55.2%)         29
[03/10 15:18:23   2059] #  Metal 6          17 (100.0%)         0 (  0.0%)         17
[03/10 15:18:23   2059] #  Metal 7           9 (100.0%)         0 (  0.0%)          9
[03/10 15:18:23   2059] #-----------------------------------------------------------
[03/10 15:18:23   2059] #                23042 ( 99.5%)       110 (  0.5%)      23152 
[03/10 15:18:23   2059] #
[03/10 15:18:23   2059] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 992.38 (MB), peak = 1444.81 (MB)
[03/10 15:18:23   2059] #
[03/10 15:18:23   2059] #Post Route wire spread is done.
[03/10 15:18:23   2059] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 15:18:23   2059] #Total wire length = 39356 um.
[03/10 15:18:23   2059] #Total half perimeter of net bounding box = 37202 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M1 = 281 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M2 = 13547 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M3 = 16243 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M4 = 7339 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M5 = 1239 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M6 = 216 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M7 = 226 um.
[03/10 15:18:23   2059] #Total wire length on LAYER M8 = 265 um.
[03/10 15:18:23   2059] #Total number of vias = 23152
[03/10 15:18:23   2059] #Total number of multi-cut vias = 110 (  0.5%)
[03/10 15:18:23   2059] #Total number of single cut vias = 23042 ( 99.5%)
[03/10 15:18:23   2059] #Up-Via Summary (total 23152):
[03/10 15:18:23   2059] #                   single-cut          multi-cut      Total
[03/10 15:18:23   2059] #-----------------------------------------------------------
[03/10 15:18:23   2059] #  Metal 1       11580 ( 99.2%)        94 (  0.8%)      11674
[03/10 15:18:23   2059] #  Metal 2        9635 (100.0%)         0 (  0.0%)       9635
[03/10 15:18:23   2059] #  Metal 3        1642 (100.0%)         0 (  0.0%)       1642
[03/10 15:18:23   2059] #  Metal 4         146 (100.0%)         0 (  0.0%)        146
[03/10 15:18:23   2059] #  Metal 5          13 ( 44.8%)        16 ( 55.2%)         29
[03/10 15:18:23   2059] #  Metal 6          17 (100.0%)         0 (  0.0%)         17
[03/10 15:18:23   2059] #  Metal 7           9 (100.0%)         0 (  0.0%)          9
[03/10 15:18:23   2059] #-----------------------------------------------------------
[03/10 15:18:23   2059] #                23042 ( 99.5%)       110 (  0.5%)      23152 
[03/10 15:18:23   2059] #
[03/10 15:18:23   2060] #
[03/10 15:18:23   2060] #Start DRC checking..
[03/10 15:18:25   2062] #    number of violations = 687
[03/10 15:18:25   2062] #
[03/10 15:18:25   2062] #    By Layer and Type :
[03/10 15:18:25   2062] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:18:25   2062] #	M1           85        2      281       10       76       17        8      479
[03/10 15:18:25   2062] #	M2           69       59       37       14        2        2       16      199
[03/10 15:18:25   2062] #	M3            3        2        2        0        0        0        2        9
[03/10 15:18:25   2062] #	Totals      157       63      320       24       78       19       26      687
[03/10 15:18:25   2062] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1035.57 (MB), peak = 1444.81 (MB)
[03/10 15:18:25   2062] #CELL_VIEW mac_array,init has 687 DRC violations
[03/10 15:18:25   2062] #Total number of DRC violations = 687
[03/10 15:18:25   2062] #Total number of overlapping instance violations = 1
[03/10 15:18:25   2062] #Total number of net violated process antenna rule = 0
[03/10 15:18:25   2062] #Total number of violations on LAYER M1 = 479
[03/10 15:18:25   2062] #Total number of violations on LAYER M2 = 199
[03/10 15:18:25   2062] #Total number of violations on LAYER M3 = 9
[03/10 15:18:25   2062] #Total number of violations on LAYER M4 = 0
[03/10 15:18:25   2062] #Total number of violations on LAYER M5 = 0
[03/10 15:18:25   2062] #Total number of violations on LAYER M6 = 0
[03/10 15:18:25   2062] #Total number of violations on LAYER M7 = 0
[03/10 15:18:25   2062] #Total number of violations on LAYER M8 = 0
[03/10 15:18:26   2062] #
[03/10 15:18:26   2062] #Start Post Route via swapping..
[03/10 15:18:29   2066] #    number of violations = 689
[03/10 15:18:29   2066] #
[03/10 15:18:29   2066] #    By Layer and Type :
[03/10 15:18:29   2066] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:18:29   2066] #	M1           85        2      281       10       76       17        8      479
[03/10 15:18:29   2066] #	M2           69       59       38       15        2        2       16      201
[03/10 15:18:29   2066] #	M3            3        2        2        0        0        0        2        9
[03/10 15:18:29   2066] #	Totals      157       63      321       25       78       19       26      689
[03/10 15:18:29   2066] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 983.88 (MB), peak = 1444.81 (MB)
[03/10 15:18:32   2069] #    number of violations = 690
[03/10 15:18:32   2069] #
[03/10 15:18:32   2069] #    By Layer and Type :
[03/10 15:18:32   2069] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:18:32   2069] #	M1           86        2      278       10       77       17        8      478
[03/10 15:18:32   2069] #	M2           71       60       37       15        2        2       16      203
[03/10 15:18:32   2069] #	M3            3        2        2        0        0        0        2        9
[03/10 15:18:32   2069] #	Totals      160       64      317       25       79       19       26      690
[03/10 15:18:32   2069] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 988.03 (MB), peak = 1444.81 (MB)
[03/10 15:18:32   2069] #CELL_VIEW mac_array,init has 690 DRC violations
[03/10 15:18:32   2069] #Total number of DRC violations = 690
[03/10 15:18:32   2069] #Total number of overlapping instance violations = 1
[03/10 15:18:32   2069] #Total number of net violated process antenna rule = 0
[03/10 15:18:32   2069] #Total number of violations on LAYER M1 = 478
[03/10 15:18:32   2069] #Total number of violations on LAYER M2 = 203
[03/10 15:18:32   2069] #Total number of violations on LAYER M3 = 9
[03/10 15:18:32   2069] #Total number of violations on LAYER M4 = 0
[03/10 15:18:32   2069] #Total number of violations on LAYER M5 = 0
[03/10 15:18:32   2069] #Total number of violations on LAYER M6 = 0
[03/10 15:18:32   2069] #Total number of violations on LAYER M7 = 0
[03/10 15:18:32   2069] #Total number of violations on LAYER M8 = 0
[03/10 15:18:32   2069] #Post Route via swapping is done.
[03/10 15:18:32   2069] #Total number of nets with non-default rule or having extra spacing = 40
[03/10 15:18:32   2069] #Total wire length = 39356 um.
[03/10 15:18:32   2069] #Total half perimeter of net bounding box = 37202 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M1 = 281 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M2 = 13547 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M3 = 16243 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M4 = 7339 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M5 = 1239 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M6 = 216 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M7 = 226 um.
[03/10 15:18:32   2069] #Total wire length on LAYER M8 = 265 um.
[03/10 15:18:32   2069] #Total number of vias = 23152
[03/10 15:18:32   2069] #Total number of multi-cut vias = 13591 ( 58.7%)
[03/10 15:18:32   2069] #Total number of single cut vias = 9561 ( 41.3%)
[03/10 15:18:32   2069] #Up-Via Summary (total 23152):
[03/10 15:18:32   2069] #                   single-cut          multi-cut      Total
[03/10 15:18:32   2069] #-----------------------------------------------------------
[03/10 15:18:32   2069] #  Metal 1        8767 ( 75.1%)      2907 ( 24.9%)      11674
[03/10 15:18:32   2069] #  Metal 2         772 (  8.0%)      8863 ( 92.0%)       9635
[03/10 15:18:32   2069] #  Metal 3          22 (  1.3%)      1620 ( 98.7%)       1642
[03/10 15:18:32   2069] #  Metal 4           0 (  0.0%)       146 (100.0%)        146
[03/10 15:18:32   2069] #  Metal 5           0 (  0.0%)        29 (100.0%)         29
[03/10 15:18:32   2069] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:18:32   2069] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:18:32   2069] #-----------------------------------------------------------
[03/10 15:18:32   2069] #                 9561 ( 41.3%)     13591 ( 58.7%)      23152 
[03/10 15:18:32   2069] #
[03/10 15:18:32   2069] #detailRoute Statistics:
[03/10 15:18:32   2069] #Cpu time = 00:23:11
[03/10 15:18:32   2069] #Elapsed time = 00:23:12
[03/10 15:18:32   2069] #Increased memory = 3.56 (MB)
[03/10 15:18:32   2069] #Total memory = 978.14 (MB)
[03/10 15:18:32   2069] #Peak memory = 1444.81 (MB)
[03/10 15:18:33   2069] #
[03/10 15:18:33   2069] #globalDetailRoute statistics:
[03/10 15:18:33   2069] #Cpu time = 00:23:15
[03/10 15:18:33   2069] #Elapsed time = 00:23:16
[03/10 15:18:33   2069] #Increased memory = -39.00 (MB)
[03/10 15:18:33   2069] #Total memory = 968.60 (MB)
[03/10 15:18:33   2069] #Peak memory = 1444.81 (MB)
[03/10 15:18:33   2069] #Number of warnings = 2
[03/10 15:18:33   2069] #Total number of warnings = 112
[03/10 15:18:33   2069] #Number of fails = 0
[03/10 15:18:33   2069] #Total number of fails = 0
[03/10 15:18:33   2069] #Complete globalDetailRoute on Mon Mar 10 15:18:33 2025
[03/10 15:18:33   2069] #
[03/10 15:18:33   2069] #routeDesign: cpu time = 00:23:25, elapsed time = 00:23:26, memory = 968.60 (MB), peak = 1444.81 (MB)
[03/10 15:18:33   2069] 
[03/10 15:18:33   2069] *** Summary of all messages that are not suppressed in this session:
[03/10 15:18:33   2069] Severity  ID               Count  Summary                                  
[03/10 15:18:33   2069] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/10 15:18:33   2069] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/10 15:18:33   2069] *** Message Summary: 2 warning(s), 0 error(s)
[03/10 15:18:33   2069] 
[03/10 15:18:33   2069] <CMD> setExtractRCMode -engine postRoute
[03/10 15:18:33   2069] <CMD> extractRC
[03/10 15:18:33   2069] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 15:18:33   2069] Extraction called for design 'mac_array' of instances=8490 and nets=3824 using extraction engine 'postRoute' at effort level 'low' .
[03/10 15:18:33   2069] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 15:18:33   2069] RC Extraction called in multi-corner(2) mode.
[03/10 15:18:33   2069] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 15:18:33   2069] Process corner(s) are loaded.
[03/10 15:18:33   2069]  Corner: Cmax
[03/10 15:18:33   2069]  Corner: Cmin
[03/10 15:18:33   2069] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d  -extended
[03/10 15:18:33   2069] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 15:18:33   2069]       RC Corner Indexes            0       1   
[03/10 15:18:33   2069] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 15:18:33   2069] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 15:18:33   2069] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:33   2069] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:33   2069] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:33   2069] Shrink Factor                : 1.00000
[03/10 15:18:33   2069] Initializing multi-corner capacitance tables ... 
[03/10 15:18:33   2069] Initializing multi-corner resistance tables ...
[03/10 15:18:33   2069] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.3M)
[03/10 15:18:33   2069] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for storing RC.
[03/10 15:18:33   2069] Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 20.0069% (CPU Time= 0:00:00.1  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 30.0065% (CPU Time= 0:00:00.1  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 40.0062% (CPU Time= 0:00:00.1  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 50.0058% (CPU Time= 0:00:00.2  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 60.0054% (CPU Time= 0:00:00.2  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 70.005% (CPU Time= 0:00:00.2  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 80.0046% (CPU Time= 0:00:00.2  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 90.0042% (CPU Time= 0:00:00.3  MEM= 1325.2M)
[03/10 15:18:33   2069] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1325.2M)
[03/10 15:18:33   2069] Number of Extracted Resistors     : 53997
[03/10 15:18:33   2069] Number of Extracted Ground Cap.   : 52487
[03/10 15:18:33   2069] Number of Extracted Coupling Cap. : 68860
[03/10 15:18:33   2069] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:18:33   2069] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 15:18:33   2069]  Corner: Cmax
[03/10 15:18:33   2069]  Corner: Cmin
[03/10 15:18:33   2069] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1289.2M)
[03/10 15:18:33   2069] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb_Filter.rcdb.d' for storing RC.
[03/10 15:18:33   2069] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d'. 3755 times net's RC data read were performed.
[03/10 15:18:33   2069] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1293.199M)
[03/10 15:18:33   2069] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:18:33   2069] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1293.199M)
[03/10 15:18:33   2069] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1293.199M)
[03/10 15:18:33   2070] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/10 15:18:33   2070] <CMD> optDesign -postRoute -setup -hold
[03/10 15:18:33   2070] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 15:18:33   2070] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 15:18:33   2070] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 15:18:33   2070] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 15:18:33   2070] -setupDynamicPowerViewAsDefaultView false
[03/10 15:18:33   2070]                                            # bool, default=false, private
[03/10 15:18:33   2070] #spOpts: N=65 
[03/10 15:18:33   2070] Core basic site is core
[03/10 15:18:33   2070] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 15:18:33   2070] Summary for sequential cells idenfication: 
[03/10 15:18:33   2070] Identified SBFF number: 199
[03/10 15:18:33   2070] Identified MBFF number: 0
[03/10 15:18:33   2070] Not identified SBFF number: 0
[03/10 15:18:33   2070] Not identified MBFF number: 0
[03/10 15:18:33   2070] Number of sequential cells which are not FFs: 104
[03/10 15:18:33   2070] 
[03/10 15:18:33   2070] #spOpts: N=65 mergeVia=F 
[03/10 15:18:33   2070] Switching SI Aware to true by default in postroute mode   
[03/10 15:18:33   2070] GigaOpt running with 1 threads.
[03/10 15:18:33   2070] Info: 1 threads available for lower-level modules during optimization.
[03/10 15:18:33   2070] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 15:18:33   2070] 	Cell FILL1_LL, site bcore.
[03/10 15:18:33   2070] 	Cell FILL_NW_HH, site bcore.
[03/10 15:18:33   2070] 	Cell FILL_NW_LL, site bcore.
[03/10 15:18:33   2070] 	Cell GFILL, site gacore.
[03/10 15:18:33   2070] 	Cell GFILL10, site gacore.
[03/10 15:18:33   2070] 	Cell GFILL2, site gacore.
[03/10 15:18:33   2070] 	Cell GFILL3, site gacore.
[03/10 15:18:33   2070] 	Cell GFILL4, site gacore.
[03/10 15:18:33   2070] 	Cell LVLLHCD1, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHCD2, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHCD4, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHCD8, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHD1, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHD2, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHD4, site bcore.
[03/10 15:18:33   2070] 	Cell LVLLHD8, site bcore.
[03/10 15:18:33   2070] .
[03/10 15:18:33   2070] Initializing multi-corner capacitance tables ... 
[03/10 15:18:34   2070] Initializing multi-corner resistance tables ...
[03/10 15:18:34   2070] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/10 15:18:34   2070] Type 'man IMPOPT-7077' for more detail.
[03/10 15:18:35   2071] Effort level <high> specified for reg2reg path_group
[03/10 15:18:35   2071] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1295.2M, totSessionCpu=0:34:32 **
[03/10 15:18:35   2071] #Created 847 library cell signatures
[03/10 15:18:35   2071] #Created 3824 NETS and 0 SPECIALNETS signatures
[03/10 15:18:35   2071] #Created 8491 instance signatures
[03/10 15:18:35   2071] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.06 (MB), peak = 1444.81 (MB)
[03/10 15:18:35   2071] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 989.07 (MB), peak = 1444.81 (MB)
[03/10 15:18:35   2071] #spOpts: N=65 
[03/10 15:18:35   2071] Begin checking placement ... (start mem=1295.2M, init mem=1295.2M)
[03/10 15:18:35   2071] Overlapping with other instance:	6040
[03/10 15:18:35   2071] Orientation Violation:	4292
[03/10 15:18:35   2071] Placement Blockage Violation:	10
[03/10 15:18:35   2071] *info: Placed = 8490           (Fixed = 9)
[03/10 15:18:35   2071] *info: Unplaced = 0           
[03/10 15:18:35   2071] Placement Density:99.95%(21538/21549)
[03/10 15:18:35   2071] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1295.2M)
[03/10 15:18:35   2071] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[03/10 15:18:35   2071] **INFO: It is recommended to fix the placement violations and reroute the design
[03/10 15:18:35   2071] **INFO: Command refinePlace may be used to fix the placement violations
[03/10 15:18:35   2071]  Initial DC engine is -> aae
[03/10 15:18:35   2071]  
[03/10 15:18:35   2071]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 15:18:35   2071]  
[03/10 15:18:35   2071]  
[03/10 15:18:35   2071]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 15:18:35   2071]  
[03/10 15:18:35   2071] Reset EOS DB
[03/10 15:18:35   2071] Ignoring AAE DB Resetting ...
[03/10 15:18:35   2071]  Set Options for AAE Based Opt flow 
[03/10 15:18:35   2071] *** optDesign -postRoute ***
[03/10 15:18:35   2071] DRC Margin: user margin 0.0; extra margin 0
[03/10 15:18:35   2071] Setup Target Slack: user slack 0
[03/10 15:18:35   2071] Hold Target Slack: user slack 0
[03/10 15:18:35   2071] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 15:18:35   2071] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 15:18:35   2071] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 15:18:35   2071] -setupDynamicPowerViewAsDefaultView false
[03/10 15:18:35   2071]                                            # bool, default=false, private
[03/10 15:18:35   2072] Include MVT Delays for Hold Opt
[03/10 15:18:35   2072] ** INFO : this run is activating 'postRoute' automaton
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072] Type 'man IMPOPT-3663' for more detail.
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072] Power view               = WC_VIEW
[03/10 15:18:35   2072] Number of VT partitions  = 2
[03/10 15:18:35   2072] Standard cells in design = 811
[03/10 15:18:35   2072] Instances in design      = 3545
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072] Instance distribution across the VT partitions:
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072]  LVT : inst = 1424 (40.2%), cells = 335 (41%)
[03/10 15:18:35   2072]    Lib tcbn65gpluswc        : inst = 1424 (40.2%)
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072]  HVT : inst = 2121 (59.8%), cells = 457 (56%)
[03/10 15:18:35   2072]    Lib tcbn65gpluswc        : inst = 2121 (59.8%)
[03/10 15:18:35   2072] 
[03/10 15:18:35   2072] Reporting took 0 sec
[03/10 15:18:35   2072] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 15:18:35   2072] Extraction called for design 'mac_array' of instances=8490 and nets=3824 using extraction engine 'postRoute' at effort level 'low' .
[03/10 15:18:35   2072] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 15:18:35   2072] RC Extraction called in multi-corner(2) mode.
[03/10 15:18:35   2072] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 15:18:36   2072] Process corner(s) are loaded.
[03/10 15:18:36   2072]  Corner: Cmax
[03/10 15:18:36   2072]  Corner: Cmin
[03/10 15:18:36   2072] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d -maxResLength 200  -extended
[03/10 15:18:36   2072] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 15:18:36   2072]       RC Corner Indexes            0       1   
[03/10 15:18:36   2072] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 15:18:36   2072] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 15:18:36   2072] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:36   2072] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:36   2072] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 15:18:36   2072] Shrink Factor                : 1.00000
[03/10 15:18:36   2072] Initializing multi-corner capacitance tables ... 
[03/10 15:18:36   2072] Initializing multi-corner resistance tables ...
[03/10 15:18:36   2072] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1287.2M)
[03/10 15:18:36   2072] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for storing RC.
[03/10 15:18:36   2072] Extracted 10.0073% (CPU Time= 0:00:00.1  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 20.0069% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 30.0065% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 40.0062% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 50.0058% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 60.0054% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 70.005% (CPU Time= 0:00:00.2  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 80.0046% (CPU Time= 0:00:00.3  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 90.0042% (CPU Time= 0:00:00.3  MEM= 1333.1M)
[03/10 15:18:36   2072] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1333.1M)
[03/10 15:18:36   2072] Number of Extracted Resistors     : 53997
[03/10 15:18:36   2072] Number of Extracted Ground Cap.   : 52487
[03/10 15:18:36   2072] Number of Extracted Coupling Cap. : 68860
[03/10 15:18:36   2072] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:18:36   2072] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 15:18:36   2072]  Corner: Cmax
[03/10 15:18:36   2072]  Corner: Cmin
[03/10 15:18:36   2072] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1313.1M)
[03/10 15:18:36   2072] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb_Filter.rcdb.d' for storing RC.
[03/10 15:18:36   2072] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d'. 3755 times net's RC data read were performed.
[03/10 15:18:36   2072] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1317.082M)
[03/10 15:18:36   2072] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:18:36   2072] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1317.082M)
[03/10 15:18:36   2072] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1317.082M)
[03/10 15:18:36   2072] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:18:36   2072] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1317.1M)
[03/10 15:18:36   2072] Initializing multi-corner capacitance tables ... 
[03/10 15:18:36   2073] Initializing multi-corner resistance tables ...
[03/10 15:18:37   2073] **INFO: Starting Blocking QThread with 1 CPU
[03/10 15:18:37   2073]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 15:18:37   2073] #################################################################################
[03/10 15:18:37   2073] # Design Stage: PostRoute
[03/10 15:18:37   2073] # Design Name: mac_array
[03/10 15:18:37   2073] # Design Mode: 65nm
[03/10 15:18:37   2073] # Analysis Mode: MMMC OCV 
[03/10 15:18:37   2073] # Parasitics Mode: SPEF/RCDB
[03/10 15:18:37   2073] # Signoff Settings: SI Off 
[03/10 15:18:37   2073] #################################################################################
[03/10 15:18:37   2073] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:18:37   2073] Calculate late delays in OCV mode...
[03/10 15:18:37   2073] Calculate early delays in OCV mode...
[03/10 15:18:37   2073] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 15:18:37   2073] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 15:18:37   2073] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 15:18:37   2073] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 15:18:37   2073] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
[03/10 15:18:37   2073] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M)
[03/10 15:18:37   2073] Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=0.0M ***
[03/10 15:18:38   2073]  
_______________________________________________________________________
[03/10 15:18:38   2073] Starting SI iteration 1 using Infinite Timing Windows
[03/10 15:18:38   2073] Begin IPO call back ...
[03/10 15:18:38   2073] End IPO call back ...
[03/10 15:18:38   2073] #################################################################################
[03/10 15:18:38   2073] # Design Stage: PostRoute
[03/10 15:18:38   2073] # Design Name: mac_array
[03/10 15:18:38   2073] # Design Mode: 65nm
[03/10 15:18:38   2073] # Analysis Mode: MMMC OCV 
[03/10 15:18:38   2073] # Parasitics Mode: SPEF/RCDB
[03/10 15:18:38   2073] # Signoff Settings: SI On 
[03/10 15:18:38   2073] #################################################################################
[03/10 15:18:38   2073] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:18:38   2073] Setting infinite Tws ...
[03/10 15:18:38   2073] First Iteration Infinite Tw... 
[03/10 15:18:38   2073] Calculate early delays in OCV mode...
[03/10 15:18:38   2073] Calculate late delays in OCV mode...
[03/10 15:18:38   2073] Topological Sorting (CPU = 0:00:00.0, MEM = 1400.9M, InitMEM = 1400.9M)
[03/10 15:18:39   2074] AAE_INFO-618: Total number of nets in the design is 3824,  98.2 percent of the nets selected for SI analysis
[03/10 15:18:39   2074] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 15:18:39   2074] End delay calculation. (MEM=1417.08 CPU=0:00:00.7 REAL=0:00:01.0)
[03/10 15:18:39   2074] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_Caw01P/.AAE_2000/waveform.data...
[03/10 15:18:39   2074] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1417.1M) ***
[03/10 15:18:39   2074] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.1M)
[03/10 15:18:39   2074] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 15:18:39   2074] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1417.1M)
[03/10 15:18:39   2074] 
[03/10 15:18:39   2074] Executing IPO callback for view pruning ..
[03/10 15:18:39   2074] Starting SI iteration 2
[03/10 15:18:39   2074] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:18:39   2074] Calculate early delays in OCV mode...
[03/10 15:18:39   2074] Calculate late delays in OCV mode...
[03/10 15:18:40   2075] AAE_INFO-618: Total number of nets in the design is 3824,  5.2 percent of the nets selected for SI analysis
[03/10 15:18:40   2075] End delay calculation. (MEM=1393.12 CPU=0:00:00.2 REAL=0:00:01.0)
[03/10 15:18:40   2075] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1393.1M) ***
[03/10 15:18:40   2075] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:34:35 mem=1393.1M)
[03/10 15:18:40   2075] ** Profile ** Start :  cpu=0:00:00.0, mem=1393.1M
[03/10 15:18:40   2075] ** Profile ** Other data :  cpu=0:00:00.0, mem=1393.1M
[03/10 15:18:40   2075] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1393.1M
[03/10 15:18:40   2075] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1393.1M
[03/10 15:18:40   2075] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.018  |
|           TNS (ns):| -0.075  | -0.075  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
       (99.948% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1309.6M, totSessionCpu=0:34:35 **
[03/10 15:18:40   2075] Setting latch borrow mode to budget during optimization.
[03/10 15:18:40   2075] Glitch fixing enabled
[03/10 15:18:40   2075] <optDesign CMD> fixdrv  all VT Cells
[03/10 15:18:40   2075] Leakage Power Opt: re-selecting buf/inv list 
[03/10 15:18:40   2075] Summary for sequential cells idenfication: 
[03/10 15:18:40   2075] Identified SBFF number: 199
[03/10 15:18:40   2075] Identified MBFF number: 0
[03/10 15:18:40   2075] Not identified SBFF number: 0
[03/10 15:18:40   2075] Not identified MBFF number: 0
[03/10 15:18:40   2075] Number of sequential cells which are not FFs: 104
[03/10 15:18:40   2075] 
[03/10 15:18:40   2075] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:40   2075] optDesignOneStep: Leakage Power Flow
[03/10 15:18:40   2075] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:40   2075] **INFO: Start fixing DRV (Mem = 1376.37M) ...
[03/10 15:18:40   2075] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 15:18:40   2075] **INFO: Start fixing DRV iteration 1 ...
[03/10 15:18:40   2075] Begin: GigaOpt DRV Optimization
[03/10 15:18:40   2075] Glitch fixing enabled
[03/10 15:18:40   2075] Info: 40 clock nets excluded from IPO operation.
[03/10 15:18:40   2075] Summary for sequential cells idenfication: 
[03/10 15:18:40   2075] Identified SBFF number: 199
[03/10 15:18:40   2075] Identified MBFF number: 0
[03/10 15:18:40   2075] Not identified SBFF number: 0
[03/10 15:18:40   2075] Not identified MBFF number: 0
[03/10 15:18:40   2075] Number of sequential cells which are not FFs: 104
[03/10 15:18:40   2075] 
[03/10 15:18:40   2075] DRV pessimism of 5.00% is used.
[03/10 15:18:40   2075] PhyDesignGrid: maxLocalDensity 0.96
[03/10 15:18:40   2075] #spOpts: N=65 mergeVia=F 
[03/10 15:18:43   2078] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 15:18:43   2078] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 15:18:43   2078] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 15:18:43   2078] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 15:18:43   2078] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 15:18:43   2078] DEBUG: @coeDRVCandCache::init.
[03/10 15:18:43   2078] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 15:18:43   2078] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.95  |            |           |
[03/10 15:18:43   2078] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 15:18:43   2078] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.01 |          0|          0|          0|  99.95  |   0:00:00.0|    1624.3M|
[03/10 15:18:43   2078] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 15:18:43   2078] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:18:43   2078] Layer 3 has 40 constrained nets 
[03/10 15:18:43   2078] Layer 7 has 7 constrained nets 
[03/10 15:18:43   2078] **** End NDR-Layer Usage Statistics ****
[03/10 15:18:43   2078] 
[03/10 15:18:43   2078] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1624.3M) ***
[03/10 15:18:43   2078] 
[03/10 15:18:43   2078] Begin: glitch net info
[03/10 15:18:43   2078] glitch slack range: number of glitch nets
[03/10 15:18:43   2078] glitch slack < -0.32 : 0
[03/10 15:18:43   2078] -0.32 < glitch slack < -0.28 : 0
[03/10 15:18:43   2078] -0.28 < glitch slack < -0.24 : 0
[03/10 15:18:43   2078] -0.24 < glitch slack < -0.2 : 0
[03/10 15:18:43   2078] -0.2 < glitch slack < -0.16 : 0
[03/10 15:18:43   2078] -0.16 < glitch slack < -0.12 : 0
[03/10 15:18:43   2078] -0.12 < glitch slack < -0.08 : 0
[03/10 15:18:43   2078] -0.08 < glitch slack < -0.04 : 0
[03/10 15:18:43   2078] -0.04 < glitch slack : 0
[03/10 15:18:43   2078] End: glitch net info
[03/10 15:18:43   2078] DEBUG: @coeDRVCandCache::cleanup.
[03/10 15:18:43   2078] drv optimizer changes nothing and skips refinePlace
[03/10 15:18:43   2078] End: GigaOpt DRV Optimization
[03/10 15:18:43   2078] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1480.7M, totSessionCpu=0:34:39 **
[03/10 15:18:43   2078] *info:
[03/10 15:18:43   2078] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1480.68M).
[03/10 15:18:43   2078] Leakage Power Opt: resetting the buf/inv selection
[03/10 15:18:43   2078] ** Profile ** Start :  cpu=0:00:00.0, mem=1480.7M
[03/10 15:18:43   2078] ** Profile ** Other data :  cpu=0:00:00.0, mem=1480.7M
[03/10 15:18:43   2078] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1490.7M
[03/10 15:18:43   2078] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1490.7M
[03/10 15:18:43   2078] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1480.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |  0.018  |
|           TNS (ns):| -0.075  | -0.075  |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.306%
       (99.948% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1490.7M
[03/10 15:18:43   2078] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1480.7M, totSessionCpu=0:34:39 **
[03/10 15:18:43   2078]   Timing Snapshot: (REF)
[03/10 15:18:43   2078]      Weighted WNS: 0.000
[03/10 15:18:43   2078]       All  PG WNS: 0.000
[03/10 15:18:43   2078]       High PG WNS: 0.000
[03/10 15:18:43   2078]       All  PG TNS: 0.000
[03/10 15:18:43   2078]       High PG TNS: 0.000
[03/10 15:18:43   2078]          Tran DRV: 0
[03/10 15:18:43   2078]           Cap DRV: 0
[03/10 15:18:43   2078]        Fanout DRV: 0
[03/10 15:18:43   2078]            Glitch: 0
[03/10 15:18:43   2078] *** Timing NOT met, worst failing slack is -0.014
[03/10 15:18:43   2078] *** Check timing (0:00:00.0)
[03/10 15:18:43   2078] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:43   2078] optDesignOneStep: Leakage Power Flow
[03/10 15:18:43   2078] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:43   2078] Begin: GigaOpt Optimization in WNS mode
[03/10 15:18:43   2078] Info: 40 clock nets excluded from IPO operation.
[03/10 15:18:43   2078] PhyDesignGrid: maxLocalDensity 0.96
[03/10 15:18:43   2078] #spOpts: N=65 mergeVia=F 
[03/10 15:18:46   2081] *info: 40 clock nets excluded
[03/10 15:18:46   2081] *info: 2 special nets excluded.
[03/10 15:18:46   2081] *info: 69 no-driver nets excluded.
[03/10 15:18:47   2082] ** GigaOpt Optimizer WNS Slack -0.014 TNS Slack -0.075 Density 99.95
[03/10 15:18:47   2082] Optimizer WNS Pass 0
[03/10 15:18:47   2082] Active Path Group: reg2reg  
[03/10 15:18:47   2082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:47   2082] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 15:18:47   2082] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:47   2082] |  -0.014|   -0.014|  -0.075|   -0.075|    99.95%|   0:00:00.0| 1547.4M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product7_ |
[03/10 15:18:47   2082] |        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
[03/10 15:18:48   2084] |  -0.010|   -0.010|  -0.024|   -0.024|   100.02%|   0:00:01.0| 1551.2M|        NA|       NA| NA                                                 |
[03/10 15:18:48   2084] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC479_CTS_23 (CKBD4)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC480_CTS_28 (INVD6)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC481_CTS_28 (INVD6)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC482_CTS_29 (BUFFD4)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC483_CTS_29 (CKBD2)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC484_CTS_23 (CKBD4)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC485_CTS_4 (INVD6)
[03/10 15:18:49   2084] skewClock has inserted genblk1_0__mac_col_inst/mac_8in_instance/FE_USKC486_CTS_4 (INVD6)
[03/10 15:18:49   2084] skewClock sized 0 and inserted 8 insts
[03/10 15:18:49   2085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:49   2085] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 15:18:49   2085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:50   2085] |  -0.001|   -0.001|  -0.001|   -0.001|   100.02%|   0:00:02.0| 1553.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:18:50   2085] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 15:18:50   2085] |  -0.001|   -0.001|  -0.001|   -0.001|   100.06%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:18:50   2085] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 15:18:50   2085] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:50   2085] 
[03/10 15:18:50   2085] *** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=1553.2M) ***
[03/10 15:18:50   2085] 
[03/10 15:18:50   2085] *** Finished Optimize Step Cumulative (cpu=0:00:03.2 real=0:00:03.0 mem=1553.2M) ***
[03/10 15:18:50   2085] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 100.06
[03/10 15:18:50   2085] Update Timing Windows (Threshold 0.014) ...
[03/10 15:18:50   2085] Re Calculate Delays on 15 Nets
[03/10 15:18:50   2085] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:18:50   2085] Layer 3 has 48 constrained nets 
[03/10 15:18:50   2085] Layer 7 has 7 constrained nets 
[03/10 15:18:50   2085] **** End NDR-Layer Usage Statistics ****
[03/10 15:18:50   2085] 
[03/10 15:18:50   2085] *** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1553.2M) ***
[03/10 15:18:50   2085] #spOpts: N=65 
[03/10 15:18:50   2085] *** Starting refinePlace (0:34:46 mem=1534.1M) ***
[03/10 15:18:50   2085] Total net bbox length = 3.293e+04 (1.556e+04 1.736e+04) (ext = 2.657e+03)
[03/10 15:18:50   2085] Starting refinePlace ...
[03/10 15:18:50   2085] **ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
[03/10 15:18:50   2085] Type 'man IMPSP-2002' for more detail.
[03/10 15:18:50   2085] Total net bbox length = 3.293e+04 (1.556e+04 1.736e+04) (ext = 2.657e+03)
[03/10 15:18:50   2085] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1534.1MB
[03/10 15:18:50   2085] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1534.1MB) @(0:34:46 - 0:34:46).
[03/10 15:18:50   2085] *** Finished refinePlace (0:34:46 mem=1534.1M) ***
[03/10 15:18:50   2085] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/10 15:18:50   2085] End: GigaOpt Optimization in WNS mode
[03/10 15:18:50   2085] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:50   2085] optDesignOneStep: Leakage Power Flow
[03/10 15:18:50   2085] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 15:18:50   2085] Begin: GigaOpt Optimization in TNS mode
[03/10 15:18:50   2085] Info: 48 clock nets excluded from IPO operation.
[03/10 15:18:50   2085] PhyDesignGrid: maxLocalDensity 0.96
[03/10 15:18:50   2085] #spOpts: N=65 
[03/10 15:18:53   2088] *info: 48 clock nets excluded
[03/10 15:18:53   2088] *info: 2 special nets excluded.
[03/10 15:18:53   2088] *info: 69 no-driver nets excluded.
[03/10 15:18:54   2089] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 100.17
[03/10 15:18:54   2089] Optimizer TNS Opt
[03/10 15:18:54   2089] Active Path Group: reg2reg  
[03/10 15:18:54   2089] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:54   2089] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 15:18:54   2089] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:54   2089] |  -0.001|   -0.001|  -0.001|   -0.001|   100.17%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:18:54   2089] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 15:18:54   2089] |  -0.001|   -0.001|  -0.001|   -0.001|   100.17%|   0:00:00.0| 1553.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:18:54   2089] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 15:18:54   2089] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1553.2M) ***
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1553.2M) ***
[03/10 15:18:54   2089] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 100.17
[03/10 15:18:54   2089] Update Timing Windows (Threshold 0.014) ...
[03/10 15:18:54   2089] Re Calculate Delays on 0 Nets
[03/10 15:18:54   2089] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:18:54   2089] Layer 3 has 48 constrained nets 
[03/10 15:18:54   2089] Layer 7 has 7 constrained nets 
[03/10 15:18:54   2089] **** End NDR-Layer Usage Statistics ****
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1553.2M) ***
[03/10 15:18:54   2089] #spOpts: N=65 
[03/10 15:18:54   2089] *** Starting refinePlace (0:34:50 mem=1534.1M) ***
[03/10 15:18:54   2089] Total net bbox length = 3.293e+04 (1.556e+04 1.736e+04) (ext = 2.657e+03)
[03/10 15:18:54   2089] Starting refinePlace ...
[03/10 15:18:54   2089] **ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
[03/10 15:18:54   2089] Type 'man IMPSP-2002' for more detail.
[03/10 15:18:54   2089] Total net bbox length = 3.293e+04 (1.556e+04 1.736e+04) (ext = 2.657e+03)
[03/10 15:18:54   2089] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1534.1MB
[03/10 15:18:54   2089] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1534.1MB) @(0:34:50 - 0:34:50).
[03/10 15:18:54   2089] *** Finished refinePlace (0:34:50 mem=1534.1M) ***
[03/10 15:18:54   2089] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/10 15:18:54   2089] End: GigaOpt Optimization in TNS mode
[03/10 15:18:54   2089]   Timing Snapshot: (REF)
[03/10 15:18:54   2089]      Weighted WNS: -0.001
[03/10 15:18:54   2089]       All  PG WNS: -0.001
[03/10 15:18:54   2089]       High PG WNS: -0.001
[03/10 15:18:54   2089]       All  PG TNS: -0.001
[03/10 15:18:54   2089]       High PG TNS: -0.001
[03/10 15:18:54   2089]          Tran DRV: 0
[03/10 15:18:54   2089]           Cap DRV: 0
[03/10 15:18:54   2089]        Fanout DRV: 0
[03/10 15:18:54   2089]            Glitch: 0
[03/10 15:18:54   2089]    Category Slack: { [L, -0.001] [H, -0.001] }
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] ** Profile ** Start :  cpu=0:00:00.0, mem=1417.6M
[03/10 15:18:54   2089] ** Profile ** Other data :  cpu=0:00:00.0, mem=1417.6M
[03/10 15:18:54   2089] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1425.6M
[03/10 15:18:54   2089] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1425.6M
[03/10 15:18:54   2089] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.018  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.532%
       (100.174% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1425.6M
[03/10 15:18:54   2089] Info: 48 clock nets excluded from IPO operation.
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Power Analysis
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089]     0.00V	    VSS
[03/10 15:18:54   2089]     0.90V	    VDD
[03/10 15:18:54   2089] Begin Processing Timing Library for Power Calculation
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Processing Timing Library for Power Calculation
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Processing Power Net/Grid for Power Calculation
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.43MB/1114.43MB)
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Processing Timing Window Data for Power Calculation
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.43MB/1114.43MB)
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Processing User Attributes
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.43MB/1114.43MB)
[03/10 15:18:54   2089] 
[03/10 15:18:54   2089] Begin Processing Signal Activity
[03/10 15:18:54   2089] 
[03/10 15:18:55   2090] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.48MB/1114.48MB)
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Begin Power Computation
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090]       ----------------------------------------------------------
[03/10 15:18:55   2090]       # of cell(s) missing both power/leakage table: 0
[03/10 15:18:55   2090]       # of cell(s) missing power table: 0
[03/10 15:18:55   2090]       # of cell(s) missing leakage table: 0
[03/10 15:18:55   2090]       # of MSMV cell(s) missing power_level: 0
[03/10 15:18:55   2090]       ----------------------------------------------------------
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.60MB/1114.60MB)
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Begin Processing User Attributes
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.60MB/1114.60MB)
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1114.60MB/1114.60MB)
[03/10 15:18:55   2090] 
[03/10 15:18:55   2090] Begin: Power Optimization
[03/10 15:18:55   2090] PhyDesignGrid: maxLocalDensity 0.98
[03/10 15:18:55   2090] #spOpts: N=65 mergeVia=F 
[03/10 15:18:55   2090] Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 100.17
[03/10 15:18:55   2090] +----------+---------+--------+--------+------------+--------+
[03/10 15:18:55   2090] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 15:18:55   2090] +----------+---------+--------+--------+------------+--------+
[03/10 15:18:55   2090] |   100.17%|        -|  -0.001|  -0.001|   0:00:00.0| 1683.2M|
[03/10 15:19:00   2095] |   100.03%|      125|  -0.000|  -0.000|   0:00:05.0| 1683.2M|
[03/10 15:19:00   2095] +----------+---------+--------+--------+------------+--------+
[03/10 15:19:00   2095] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 100.03
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 125 **
[03/10 15:19:00   2095] --------------------------------------------------------------
[03/10 15:19:00   2095] |                                   | Total     | Sequential |
[03/10 15:19:00   2095] --------------------------------------------------------------
[03/10 15:19:00   2095] | Num insts resized                 |     119  |       6    |
[03/10 15:19:00   2095] | Num insts undone                  |       0  |       0    |
[03/10 15:19:00   2095] | Num insts Downsized               |      27  |       6    |
[03/10 15:19:00   2095] | Num insts Samesized               |      92  |       0    |
[03/10 15:19:00   2095] | Num insts Upsized                 |       0  |       0    |
[03/10 15:19:00   2095] | Num multiple commits+uncommits    |       6  |       -    |
[03/10 15:19:00   2095] --------------------------------------------------------------
[03/10 15:19:00   2095] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:19:00   2095] Layer 3 has 48 constrained nets 
[03/10 15:19:00   2095] Layer 7 has 7 constrained nets 
[03/10 15:19:00   2095] **** End NDR-Layer Usage Statistics ****
[03/10 15:19:00   2095] ** Finished Core Power Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[03/10 15:19:00   2095] #spOpts: N=65 
[03/10 15:19:00   2095] *** Starting refinePlace (0:34:56 mem=1654.6M) ***
[03/10 15:19:00   2095] Total net bbox length = 3.293e+04 (1.555e+04 1.738e+04) (ext = 2.657e+03)
[03/10 15:19:00   2095] Starting refinePlace ...
[03/10 15:19:00   2095] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
[03/10 15:19:00   2095] Type 'man IMPSP-2002' for more detail.
[03/10 15:19:00   2095] Total net bbox length = 3.293e+04 (1.555e+04 1.738e+04) (ext = 2.657e+03)
[03/10 15:19:00   2095] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1654.6MB
[03/10 15:19:00   2095] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1654.6MB) @(0:34:56 - 0:34:56).
[03/10 15:19:00   2095] *** Finished refinePlace (0:34:56 mem=1654.6M) ***
[03/10 15:19:00   2095] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[03/10 15:19:00   2095] Running setup recovery post routing.
[03/10 15:19:00   2095] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1417.9M, totSessionCpu=0:34:56 **
[03/10 15:19:00   2095]   Timing Snapshot: (TGT)
[03/10 15:19:00   2095]      Weighted WNS: -0.000
[03/10 15:19:00   2095]       All  PG WNS: -0.000
[03/10 15:19:00   2095]       High PG WNS: -0.000
[03/10 15:19:00   2095]       All  PG TNS: -0.000
[03/10 15:19:00   2095]       High PG TNS: -0.000
[03/10 15:19:00   2095]          Tran DRV: 0
[03/10 15:19:00   2095]           Cap DRV: 0
[03/10 15:19:00   2095]        Fanout DRV: 0
[03/10 15:19:00   2095]            Glitch: 0
[03/10 15:19:00   2095]    Category Slack: { [L, -0.000] [H, -0.000] }
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] Checking setup slack degradation ...
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] Recovery Manager:
[03/10 15:19:00   2095]   Low  Effort WNS Jump: 0.000 (REF: -0.001, TGT: -0.000, Threshold: 0.000) - Skip
[03/10 15:19:00   2095]   High Effort WNS Jump: 0.000 (REF: -0.001, TGT: -0.000, Threshold: 0.000) - Skip
[03/10 15:19:00   2095]   Low  Effort TNS Jump: 0.000 (REF: -0.001, TGT: -0.000, Threshold: 25.000) - Skip
[03/10 15:19:00   2095]   High Effort TNS Jump: 0.000 (REF: -0.001, TGT: -0.000, Threshold: 25.000) - Skip
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] Checking DRV degradation...
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] Recovery Manager:
[03/10 15:19:00   2095]     Tran DRV degradation : 0 (0 -> 0)
[03/10 15:19:00   2095]      Cap DRV degradation : 0 (0 -> 0)
[03/10 15:19:00   2095]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 15:19:00   2095]       Glitch degradation : 0 (0 -> 0)
[03/10 15:19:00   2095]   DRV Recovery (Margin: 100) - Skip
[03/10 15:19:00   2095] 
[03/10 15:19:00   2095] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 15:19:00   2095] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1417.91M, totSessionCpu=0:34:56 .
[03/10 15:19:00   2095] **optDesign ... cpu = 0:00:24, real = 0:00:25, mem = 1417.9M, totSessionCpu=0:34:56 **
[03/10 15:19:00   2095] 
[03/10 15:19:01   2096] Info: 48 clock nets excluded from IPO operation.
[03/10 15:19:01   2096] PhyDesignGrid: maxLocalDensity 0.98
[03/10 15:19:01   2096] #spOpts: N=65 
[03/10 15:19:02   2097] Info: 48 clock nets excluded from IPO operation.
[03/10 15:19:03   2098] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:19:03   2098] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 15:19:03   2098] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:19:03   2098] |  -0.000|   -0.000|  -0.000|   -0.000|   100.03%|   0:00:00.0| 1553.5M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:19:03   2098] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 15:19:03   2098] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1553.5M) ***
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] *** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1553.5M) ***
[03/10 15:19:03   2098] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:19:03   2098] Layer 3 has 48 constrained nets 
[03/10 15:19:03   2098] Layer 7 has 7 constrained nets 
[03/10 15:19:03   2098] **** End NDR-Layer Usage Statistics ****
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Power Analysis
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098]     0.00V	    VSS
[03/10 15:19:03   2098]     0.90V	    VDD
[03/10 15:19:03   2098] Begin Processing Timing Library for Power Calculation
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Processing Timing Library for Power Calculation
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Processing Power Net/Grid for Power Calculation
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Processing Timing Window Data for Power Calculation
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Processing User Attributes
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Processing Signal Activity
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] Begin Power Computation
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098]       ----------------------------------------------------------
[03/10 15:19:03   2098]       # of cell(s) missing both power/leakage table: 0
[03/10 15:19:03   2098]       # of cell(s) missing power table: 0
[03/10 15:19:03   2098]       # of cell(s) missing leakage table: 0
[03/10 15:19:03   2098]       # of MSMV cell(s) missing power_level: 0
[03/10 15:19:03   2098]       ----------------------------------------------------------
[03/10 15:19:03   2098] 
[03/10 15:19:03   2098] 
[03/10 15:19:04   2099] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] Begin Processing User Attributes
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.86MB/1130.86MB)
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] *** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:09, mem=1417.91M, totSessionCpu=0:34:59).
[03/10 15:19:04   2099] *info: All cells identified as Buffer and Delay cells:
[03/10 15:19:04   2099] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 15:19:04   2099] *info: ------------------------------------------------------------------
[03/10 15:19:04   2099] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 15:19:04   2099] Summary for sequential cells idenfication: 
[03/10 15:19:04   2099] Identified SBFF number: 199
[03/10 15:19:04   2099] Identified MBFF number: 0
[03/10 15:19:04   2099] Not identified SBFF number: 0
[03/10 15:19:04   2099] Not identified MBFF number: 0
[03/10 15:19:04   2099] Number of sequential cells which are not FFs: 104
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] **ERROR: (IMPOPT-310):	Design density (100.03%) exceeds/equals limit (95.00%).
[03/10 15:19:04   2099] GigaOpt Hold Optimizer is used
[03/10 15:19:04   2099] Include MVT Delays for Hold Opt
[03/10 15:19:04   2099] <optDesign CMD> fixhold  no -lvt Cells
[03/10 15:19:04   2099] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 15:19:04   2099] optDesignOneStep: Leakage Power Flow
[03/10 15:19:04   2099] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 15:19:04   2099] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:34:59 mem=1417.9M ***
[03/10 15:19:04   2099] **INFO: Starting Blocking QThread with 1 CPU
[03/10 15:19:04   2099]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 15:19:04   2099] Latch borrow mode reset to max_borrow
[03/10 15:19:04   2099] Starting SI iteration 1 using Infinite Timing Windows
[03/10 15:19:04   2099] Begin IPO call back ...
[03/10 15:19:04   2099] End IPO call back ...
[03/10 15:19:04   2099] #################################################################################
[03/10 15:19:04   2099] # Design Stage: PostRoute
[03/10 15:19:04   2099] # Design Name: mac_array
[03/10 15:19:04   2099] # Design Mode: 65nm
[03/10 15:19:04   2099] # Analysis Mode: MMMC OCV 
[03/10 15:19:04   2099] # Parasitics Mode: SPEF/RCDB
[03/10 15:19:04   2099] # Signoff Settings: SI On 
[03/10 15:19:04   2099] #################################################################################
[03/10 15:19:04   2099] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:19:04   2099] Setting infinite Tws ...
[03/10 15:19:04   2099] First Iteration Infinite Tw... 
[03/10 15:19:04   2099] Calculate late delays in OCV mode...
[03/10 15:19:04   2099] Calculate early delays in OCV mode...
[03/10 15:19:04   2099] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 15:19:04   2099] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 15:19:04   2099] AAE_INFO-618: Total number of nets in the design is 3836,  98.2 percent of the nets selected for SI analysis
[03/10 15:19:04   2099] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 15:19:04   2099] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[03/10 15:19:04   2099] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_Caw01P/.AAE_2000/waveform.data...
[03/10 15:19:04   2099] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/10 15:19:04   2099] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 15:19:04   2099] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 15:19:04   2099] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 15:19:04   2099] 
[03/10 15:19:04   2099] Executing IPO callback for view pruning ..
[03/10 15:19:04   2099] Starting SI iteration 2
[03/10 15:19:04   2099] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:19:04   2099] Calculate late delays in OCV mode...
[03/10 15:19:04   2099] Calculate early delays in OCV mode...
[03/10 15:19:04   2099] AAE_INFO-618: Total number of nets in the design is 3836,  0.0 percent of the nets selected for SI analysis
[03/10 15:19:04   2099] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 15:19:04   2099] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/10 15:19:04   2099] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:00:01.5 mem=0.0M)
[03/10 15:19:04   2099] Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:01.6 mem=0.0M ***
[03/10 15:19:04   2099] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 15:19:04   2099] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[03/10 15:19:04   2099] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:00:01.7 mem=0.0M ***
[03/10 15:19:04   2099] Timing Data dump into file /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/coe_eosdata_2u4uxJ/BC_VIEW.twf, for view: BC_VIEW 
[03/10 15:19:04   2099] 	 Dumping view 1 BC_VIEW 
[03/10 15:19:06   2100]  
_______________________________________________________________________
[03/10 15:19:06   2100] Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=0:35:01 mem=1417.9M ***
[03/10 15:19:06   2100] ** Profile ** Start :  cpu=0:00:00.0, mem=1417.9M
[03/10 15:19:06   2100] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1425.9M
[03/10 15:19:06   2100] *info: category slack lower bound [L -0.2] default
[03/10 15:19:06   2100] *info: category slack lower bound [H -0.2] reg2reg 
[03/10 15:19:06   2100] --------------------------------------------------- 
[03/10 15:19:06   2100]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 15:19:06   2100] --------------------------------------------------- 
[03/10 15:19:06   2100]          WNS    reg2regWNS
[03/10 15:19:06   2100]    -0.000 ns     -0.000 ns
[03/10 15:19:06   2100] --------------------------------------------------- 
[03/10 15:19:06   2100] Loading timing data from /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/coe_eosdata_2u4uxJ/BC_VIEW.twf 
[03/10 15:19:06   2100] 	 Loading view 1 BC_VIEW 
[03/10 15:19:06   2100] ** Profile ** Start :  cpu=0:00:00.0, mem=1425.9M
[03/10 15:19:06   2100] ** Profile ** Other data :  cpu=0:00:00.0, mem=1425.9M
[03/10 15:19:06   2100] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1425.9M
[03/10 15:19:06   2100] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.018  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.144  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.386%
       (100.028% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 15:19:06   2100] Identified SBFF number: 199
[03/10 15:19:06   2100] Identified MBFF number: 0
[03/10 15:19:06   2100] Not identified SBFF number: 0
[03/10 15:19:06   2100] Not identified MBFF number: 0
[03/10 15:19:06   2100] Number of sequential cells which are not FFs: 104
[03/10 15:19:06   2100] 
[03/10 15:19:06   2100] Summary for sequential cells idenfication: 
[03/10 15:19:06   2100] Identified SBFF number: 199
[03/10 15:19:06   2100] Identified MBFF number: 0
[03/10 15:19:06   2100] Not identified SBFF number: 0
[03/10 15:19:06   2100] Not identified MBFF number: 0
[03/10 15:19:06   2100] Number of sequential cells which are not FFs: 104
[03/10 15:19:06   2100] 
[03/10 15:19:07   2101] 
[03/10 15:19:07   2101] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 15:19:07   2101] *Info: worst delay setup view: WC_VIEW
[03/10 15:19:07   2101] Footprint list for hold buffering (delay unit: ps)
[03/10 15:19:07   2101] =================================================================
[03/10 15:19:07   2101] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 15:19:07   2101] ------------------------------------------------------------------
[03/10 15:19:07   2101] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/10 15:19:07   2101] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/10 15:19:07   2101] =================================================================
[03/10 15:19:07   2101] **optDesign ... cpu = 0:00:30, real = 0:00:32, mem = 1419.9M, totSessionCpu=0:35:01 **
[03/10 15:19:07   2101] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 15:19:07   2101] *info: Run optDesign holdfix with 1 thread.
[03/10 15:19:07   2101] Info: 48 clock nets excluded from IPO operation.
[03/10 15:19:07   2101] --------------------------------------------------- 
[03/10 15:19:07   2101]    Hold Timing Summary  - Initial 
[03/10 15:19:07   2101] --------------------------------------------------- 
[03/10 15:19:07   2101]  Target slack: 0.000 ns
[03/10 15:19:07   2101] View: BC_VIEW 
[03/10 15:19:07   2101] 	WNS: 0.050 
[03/10 15:19:07   2101] 	TNS: 0.000 
[03/10 15:19:07   2101] 	VP: 0 
[03/10 15:19:07   2101] 	Worst hold path end point: genblk1_0__mac_col_inst/inst_4q_reg_1_/D 
[03/10 15:19:07   2101] --------------------------------------------------- 
[03/10 15:19:07   2101]    Setup Timing Summary  - Initial 
[03/10 15:19:07   2101] --------------------------------------------------- 
[03/10 15:19:07   2101]  Target slack: 0.000 ns
[03/10 15:19:07   2101] View: WC_VIEW 
[03/10 15:19:07   2101] 	WNS: -0.000 
[03/10 15:19:07   2101] 	TNS: -0.000 
[03/10 15:19:07   2101] 	VP: 1 
[03/10 15:19:07   2101] 	Worst setup path end point:genblk1_0__mac_col_inst/mac_8in_instance/product6_reg_11_/D 
[03/10 15:19:07   2101] --------------------------------------------------- 
[03/10 15:19:07   2101] *** Hold timing is met. Hold fixing is not needed 
[03/10 15:19:07   2101] Summary for sequential cells idenfication: 
[03/10 15:19:07   2101] Identified SBFF number: 199
[03/10 15:19:07   2101] Identified MBFF number: 0
[03/10 15:19:07   2101] Not identified SBFF number: 0
[03/10 15:19:07   2101] Not identified MBFF number: 0
[03/10 15:19:07   2101] Number of sequential cells which are not FFs: 104
[03/10 15:19:07   2101] 
[03/10 15:19:08   2102] Default Rule : ""
[03/10 15:19:08   2102] Non Default Rules :
[03/10 15:19:08   2102] Worst Slack : -0.000 ns
[03/10 15:19:08   2102] Total 0 nets layer assigned (1.3).
[03/10 15:19:09   2104] GigaOpt: setting up router preferences
[03/10 15:19:09   2104]         design wns: -0.0002
[03/10 15:19:09   2104]         slack threshold: 1.4198
[03/10 15:19:09   2104] GigaOpt: 0 nets assigned router directives
[03/10 15:19:09   2104] 
[03/10 15:19:09   2104] Start Assign Priority Nets ...
[03/10 15:19:09   2104] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 15:19:09   2104] Existing Priority Nets 0 (0.0%)
[03/10 15:19:09   2104] Total Assign Priority Nets 43 (1.1%)
[03/10 15:19:09   2104] Default Rule : ""
[03/10 15:19:09   2104] Non Default Rules :
[03/10 15:19:09   2104] Worst Slack : -0.000 ns
[03/10 15:19:09   2104] Total 0 nets layer assigned (0.1).
[03/10 15:19:09   2104] GigaOpt: setting up router preferences
[03/10 15:19:09   2104]         design wns: -0.0002
[03/10 15:19:09   2104]         slack threshold: 1.4198
[03/10 15:19:09   2104] GigaOpt: 3 nets assigned router directives
[03/10 15:19:09   2104] 
[03/10 15:19:09   2104] Start Assign Priority Nets ...
[03/10 15:19:09   2104] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 15:19:09   2104] Existing Priority Nets 0 (0.0%)
[03/10 15:19:09   2104] Total Assign Priority Nets 48 (1.3%)
[03/10 15:19:09   2104] ** Profile ** Start :  cpu=0:00:00.0, mem=1533.4M
[03/10 15:19:10   2104] ** Profile ** Other data :  cpu=0:00:00.0, mem=1533.4M
[03/10 15:19:10   2104] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1533.4M
[03/10 15:19:10   2104] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1533.4M
[03/10 15:19:10   2104] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.018  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.386%
       (100.028% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1533.4M
[03/10 15:19:10   2104] **optDesign ... cpu = 0:00:33, real = 0:00:35, mem = 1362.1M, totSessionCpu=0:35:04 **
[03/10 15:19:10   2104] -routeWithEco false                      # bool, default=false
[03/10 15:19:10   2104] -routeWithEco true                       # bool, default=false, user setting
[03/10 15:19:10   2104] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 15:19:10   2104] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 15:19:10   2104] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 15:19:10   2104] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 15:19:10   2104] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 15:19:10   2104] 
[03/10 15:19:10   2104] globalDetailRoute
[03/10 15:19:10   2104] 
[03/10 15:19:10   2104] #setNanoRouteMode -drouteAutoStop true
[03/10 15:19:10   2104] #setNanoRouteMode -drouteFixAntenna true
[03/10 15:19:10   2104] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 15:19:10   2104] #setNanoRouteMode -routeWithEco true
[03/10 15:19:10   2104] #setNanoRouteMode -routeWithSiDriven false
[03/10 15:19:10   2104] #setNanoRouteMode -routeWithTimingDriven false
[03/10 15:19:10   2104] #Start globalDetailRoute on Mon Mar 10 15:19:10 2025
[03/10 15:19:10   2104] #
[03/10 15:19:10   2104] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d'. 4900 times net's RC data read were performed.
[03/10 15:19:10   2104] ### Net info: total nets: 3836
[03/10 15:19:10   2104] ### Net info: dirty nets: 23
[03/10 15:19:10   2104] ### Net info: marked as disconnected nets: 0
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_868_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN430_n1781 at location ( 98.900 79.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN430_n1781 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_868_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN426_n1780 at location ( 98.300 79.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN426_n1780 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_803_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_293_0 at location ( 30.295 138.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_293_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_803_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_292_0 at location ( 30.900 138.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_292_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC239_n_14_ connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN239_n_14_ at location ( 107.700 100.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN239_n_14_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC219_n_49_ connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN219_n_49_ at location ( 61.300 149.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN219_n_49_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_0__mac_col_inst/mac_8in_instance/U1836 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN216_FE_RN_2 at location ( 36.500 140.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN216_FE_RN_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/U2068 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_38 at location ( 147.300 106.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_600_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_220_0 at location ( 61.300 93.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_220_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/U1639_dup connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_29 at location ( 70.700 77.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_583_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_153_0 at location ( 31.700 60.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_153_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_392_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_142_0 at location ( 145.500 65.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_142_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_600_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_128_0 at location ( 60.900 93.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_128_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/U1893 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_4 at location ( 69.500 93.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_198_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_78_0 at location ( 92.700 145.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_78_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_469_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN24_n_53_ at location ( 63.700 133.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN24_n_53_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_128_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_62_0 at location ( 55.650 101.065 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_62_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_78_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_35_0 at location ( 39.700 126.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_35_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_34_0 connects to NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_13_0 at location ( 112.100 149.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_13_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (NRDB-682) Connectivity is broken at PIN D of INST genblk1_0__mac_col_inst/key_q_reg_20_ connects to NET genblk1_0__mac_col_inst/n172 at location ( 61.100 119.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 15:19:10   2104] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 15:19:10   2104] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 15:19:10   2104] #To increase the message display limit, refer to the product command reference manual.
[03/10 15:19:10   2104] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 15:19:10   2104] #To increase the message display limit, refer to the product command reference manual.
[03/10 15:19:10   2104] ### Net info: fully routed nets: 3364
[03/10 15:19:10   2104] ### Net info: trivial (single pin) nets: 0
[03/10 15:19:10   2104] ### Net info: unrouted nets: 77
[03/10 15:19:10   2104] ### Net info: re-extraction nets: 395
[03/10 15:19:10   2104] ### Net info: ignored nets: 0
[03/10 15:19:10   2104] ### Net info: skip routing nets: 0
[03/10 15:19:10   2104] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 15:19:10   2104] #Loading the last recorded routing design signature
[03/10 15:19:10   2104] #Created 12 NETS and 0 SPECIALNETS new signatures
[03/10 15:19:10   2104] #Summary of the placement changes since last routing:
[03/10 15:19:10   2104] #  Number of instances added (including moved) = 35
[03/10 15:19:10   2104] #  Number of instances deleted (including moved) = 515
[03/10 15:19:10   2104] #  Number of instances resized = 113
[03/10 15:19:10   2104] #  Number of instances with same cell size swap = 6
[03/10 15:19:10   2104] #  Number of instances with different orientation = 1
[03/10 15:19:10   2104] #  Number of instances with pin swaps = 1
[03/10 15:19:10   2104] #  Total number of placement changes (moved instances are counted twice) = 664
[03/10 15:19:10   2104] #Start routing data preparation.
[03/10 15:19:10   2104] #Minimum voltage of a net in the design = 0.000.
[03/10 15:19:10   2104] #Maximum voltage of a net in the design = 1.100.
[03/10 15:19:10   2104] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 15:19:10   2104] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 15:19:10   2104] #Voltage range [0.000 - 1.100] has 3834 nets.
[03/10 15:19:10   2105] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 15:19:10   2105] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 15:19:10   2105] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 15:19:10   2105] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 15:19:10   2105] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 15:19:10   2105] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 15:19:10   2105] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 15:19:10   2105] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_10 FILLER_191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_100 FILLER_268. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1001 FILLER_919. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1002 FILLER_1149. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1005 FILLER_499. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1005 FILLER_645. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1006 FILLER_1449. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1006 FILLER_1361. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_780. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_779. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1007 FILLER_927. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1008 FILLER_852. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_101 FILLER_102. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1010 FILLER_861. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1010 FILLER_791. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1011 FILLER_937. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1013 FILLER_1080. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1013 genblk1_0__mac_col_inst/mac_8in_instance/U2610. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (NRDB-2111) Found overlapping instances FILLER_1015 FILLER_1236. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[03/10 15:19:10   2105] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[03/10 15:19:10   2105] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[03/10 15:19:10   2105] #To increase the message display limit, refer to the product command reference manual.
[03/10 15:19:10   2105] #WARNING (NRDB-2110) Found 4120 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[03/10 15:19:10   2105] #48/3767 = 1% of signal nets have been set as priority nets
[03/10 15:19:10   2105] #Regenerating Ggrids automatically.
[03/10 15:19:10   2105] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 15:19:10   2105] #Using automatically generated G-grids.
[03/10 15:19:10   2105] #Done routing data preparation.
[03/10 15:19:10   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.23 (MB), peak = 1444.81 (MB)
[03/10 15:19:10   2105] #Merging special wires...
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 44.400 131.415 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 52.600 131.415 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 59.920 118.910 ) on M1 for NET genblk1_0__mac_col_inst/CTS_23. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 137.140 106.300 ) on M1 for NET genblk1_0__mac_col_inst/CTS_28. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 58.475 41.500 ) on M1 for NET genblk1_0__mac_col_inst/CTS_29. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 63.400 133.400 ) on M1 for NET genblk1_0__mac_col_inst/key_q[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 87.255 147.705 ) on M1 for NET genblk1_0__mac_col_inst/key_q[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 63.065 93.890 ) on M1 for NET genblk1_0__mac_col_inst/key_q[16]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 39.240 101.095 ) on M1 for NET genblk1_0__mac_col_inst/key_q[17]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 49.400 104.690 ) on M1 for NET genblk1_0__mac_col_inst/key_q[20]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 81.455 100.905 ) on M1 for NET genblk1_0__mac_col_inst/key_q[22]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 27.065 137.090 ) on M1 for NET genblk1_0__mac_col_inst/key_q[28]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 39.065 144.290 ) on M1 for NET genblk1_0__mac_col_inst/key_q[30]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 144.465 133.490 ) on M1 for NET genblk1_0__mac_col_inst/key_q[36]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 123.855 151.305 ) on M1 for NET genblk1_0__mac_col_inst/key_q[47]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 98.300 102.700 ) on M1 for NET genblk1_0__mac_col_inst/key_q[50]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 97.115 102.700 ) on M1 for NET genblk1_0__mac_col_inst/key_q[50]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 151.740 46.900 ) on M1 for NET genblk1_0__mac_col_inst/mac_8in_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 36.515 140.680 ) on M1 for NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN216_FE_RN_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 61.030 149.385 ) on M1 for NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN219_n_49_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 15:19:10   2105] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 15:19:10   2105] #To increase the message display limit, refer to the product command reference manual.
[03/10 15:19:10   2105] #WARNING (NRDB-874) There are 8 dangling wires/vias in the fully routed NET genblk1_0__mac_col_inst/mac_8in_instance/FE_RN_235_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/10 15:19:10   2105] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET genblk1_0__mac_col_inst/mac_8in_instance/n132. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #Connectivity extraction summary:
[03/10 15:19:10   2105] #395 routed nets are extracted.
[03/10 15:19:10   2105] #    188 (4.90%) extracted nets are partially routed.
[03/10 15:19:10   2105] #3356 routed nets are imported.
[03/10 15:19:10   2105] #16 (0.42%) nets are without wires.
[03/10 15:19:10   2105] #69 nets are fixed|skipped|trivial (not extracted).
[03/10 15:19:10   2105] #Total number of nets = 3836.
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #Found 0 nets for post-route si or timing fixing.
[03/10 15:19:10   2105] #Number of eco nets is 188
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #Start data preparation...
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #Data preparation is done on Mon Mar 10 15:19:10 2025
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #Analyzing routing resource...
[03/10 15:19:10   2105] #Routing resource analysis is done on Mon Mar 10 15:19:10 2025
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #  Resource Analysis:
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 15:19:10   2105] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 15:19:10   2105] #  --------------------------------------------------------------
[03/10 15:19:10   2105] #  Metal 1        H         750          78        3080    79.19%
[03/10 15:19:10   2105] #  Metal 2        V         756          83        3080     3.83%
[03/10 15:19:10   2105] #  Metal 3        H         828           0        3080     0.52%
[03/10 15:19:10   2105] #  Metal 4        V         526         313        3080     3.51%
[03/10 15:19:10   2105] #  Metal 5        H         828           0        3080     0.00%
[03/10 15:19:10   2105] #  Metal 6        V         839           0        3080     0.00%
[03/10 15:19:10   2105] #  Metal 7        H         207           0        3080     0.00%
[03/10 15:19:10   2105] #  Metal 8        V         210           0        3080     0.00%
[03/10 15:19:10   2105] #  --------------------------------------------------------------
[03/10 15:19:10   2105] #  Total                   4945       7.05%  24640    10.88%
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #  51 nets (1.33%) with 1 preferred extra spacing.
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.29 (MB), peak = 1444.81 (MB)
[03/10 15:19:10   2105] #
[03/10 15:19:10   2105] #start global routing iteration 1...
[03/10 15:19:11   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.41 (MB), peak = 1444.81 (MB)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #start global routing iteration 2...
[03/10 15:19:11   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.41 (MB), peak = 1444.81 (MB)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[03/10 15:19:11   2105] #Total number of routable nets = 3767.
[03/10 15:19:11   2105] #Total number of nets in the design = 3836.
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #197 routable nets have only global wires.
[03/10 15:19:11   2105] #3570 routable nets have only detail routed wires.
[03/10 15:19:11   2105] #13 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 15:19:11   2105] #48 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Routed nets constraints summary:
[03/10 15:19:11   2105] #------------------------------------------------
[03/10 15:19:11   2105] #        Rules   Pref Extra Space   Unconstrained  
[03/10 15:19:11   2105] #------------------------------------------------
[03/10 15:19:11   2105] #      Default                 13             184  
[03/10 15:19:11   2105] #------------------------------------------------
[03/10 15:19:11   2105] #        Total                 13             184  
[03/10 15:19:11   2105] #------------------------------------------------
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Routing constraints summary of the whole design:
[03/10 15:19:11   2105] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 15:19:11   2105] #-------------------------------------------------------------------
[03/10 15:19:11   2105] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/10 15:19:11   2105] #-------------------------------------------------------------------
[03/10 15:19:11   2105] #      Default                 51                 10            3706  
[03/10 15:19:11   2105] #-------------------------------------------------------------------
[03/10 15:19:11   2105] #        Total                 51                 10            3706  
[03/10 15:19:11   2105] #-------------------------------------------------------------------
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #                 OverCon       OverCon          
[03/10 15:19:11   2105] #                  #Gcell        #Gcell    %Gcell
[03/10 15:19:11   2105] #     Layer           (1)           (2)   OverCon
[03/10 15:19:11   2105] #  ----------------------------------------------
[03/10 15:19:11   2105] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 2      6(0.20%)      2(0.07%)   (0.27%)
[03/10 15:19:11   2105] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/10 15:19:11   2105] #  ----------------------------------------------
[03/10 15:19:11   2105] #     Total      6(0.03%)      2(0.01%)   (0.04%)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/10 15:19:11   2105] #  Overflow after GR: 0.00% H + 0.07% V
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Complete Global Routing.
[03/10 15:19:11   2105] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:19:11   2105] #Total wire length = 39523 um.
[03/10 15:19:11   2105] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M1 = 277 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M2 = 13535 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M3 = 16291 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M4 = 7472 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M5 = 1239 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M6 = 216 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M7 = 226 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M8 = 265 um.
[03/10 15:19:11   2105] #Total number of vias = 23148
[03/10 15:19:11   2105] #Total number of multi-cut vias = 13542 ( 58.5%)
[03/10 15:19:11   2105] #Total number of single cut vias = 9606 ( 41.5%)
[03/10 15:19:11   2105] #Up-Via Summary (total 23148):
[03/10 15:19:11   2105] #                   single-cut          multi-cut      Total
[03/10 15:19:11   2105] #-----------------------------------------------------------
[03/10 15:19:11   2105] #  Metal 1        8758 ( 75.2%)      2895 ( 24.8%)      11653
[03/10 15:19:11   2105] #  Metal 2         802 (  8.3%)      8827 ( 91.7%)       9629
[03/10 15:19:11   2105] #  Metal 3          46 (  2.8%)      1619 ( 97.2%)       1665
[03/10 15:19:11   2105] #  Metal 4           0 (  0.0%)       146 (100.0%)        146
[03/10 15:19:11   2105] #  Metal 5           0 (  0.0%)        29 (100.0%)         29
[03/10 15:19:11   2105] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:19:11   2105] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:19:11   2105] #-----------------------------------------------------------
[03/10 15:19:11   2105] #                 9606 ( 41.5%)     13542 ( 58.5%)      23148 
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Total number of involved priority nets 13
[03/10 15:19:11   2105] #Maximum src to sink distance for priority net 148.6
[03/10 15:19:11   2105] #Average of max src_to_sink distance for priority net 52.0
[03/10 15:19:11   2105] #Average of ave src_to_sink distance for priority net 34.3
[03/10 15:19:11   2105] #Max overcon = 2 tracks.
[03/10 15:19:11   2105] #Total overcon = 0.04%.
[03/10 15:19:11   2105] #Worst layer Gcell overcon rate = 0.00%.
[03/10 15:19:11   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.41 (MB), peak = 1444.81 (MB)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.61 (MB), peak = 1444.81 (MB)
[03/10 15:19:11   2105] #Start Track Assignment.
[03/10 15:19:11   2105] #Done with 15 horizontal wires in 1 hboxes and 21 vertical wires in 1 hboxes.
[03/10 15:19:11   2105] #Done with 0 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[03/10 15:19:11   2105] #Complete Track Assignment.
[03/10 15:19:11   2105] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:19:11   2105] #Total wire length = 39540 um.
[03/10 15:19:11   2105] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M1 = 291 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M2 = 13535 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M3 = 16295 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M4 = 7472 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M5 = 1239 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M6 = 216 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M7 = 226 um.
[03/10 15:19:11   2105] #Total wire length on LAYER M8 = 265 um.
[03/10 15:19:11   2105] #Total number of vias = 23144
[03/10 15:19:11   2105] #Total number of multi-cut vias = 13542 ( 58.5%)
[03/10 15:19:11   2105] #Total number of single cut vias = 9602 ( 41.5%)
[03/10 15:19:11   2105] #Up-Via Summary (total 23144):
[03/10 15:19:11   2105] #                   single-cut          multi-cut      Total
[03/10 15:19:11   2105] #-----------------------------------------------------------
[03/10 15:19:11   2105] #  Metal 1        8756 ( 75.2%)      2895 ( 24.8%)      11651
[03/10 15:19:11   2105] #  Metal 2         800 (  8.3%)      8827 ( 91.7%)       9627
[03/10 15:19:11   2105] #  Metal 3          46 (  2.8%)      1619 ( 97.2%)       1665
[03/10 15:19:11   2105] #  Metal 4           0 (  0.0%)       146 (100.0%)        146
[03/10 15:19:11   2105] #  Metal 5           0 (  0.0%)        29 (100.0%)         29
[03/10 15:19:11   2105] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:19:11   2105] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:19:11   2105] #-----------------------------------------------------------
[03/10 15:19:11   2105] #                 9602 ( 41.5%)     13542 ( 58.5%)      23144 
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.69 (MB), peak = 1444.81 (MB)
[03/10 15:19:11   2105] #
[03/10 15:19:11   2105] #Cpu time = 00:00:01
[03/10 15:19:11   2105] #Elapsed time = 00:00:01
[03/10 15:19:11   2105] #Increased memory = 0.63 (MB)
[03/10 15:19:11   2105] #Total memory = 1055.69 (MB)
[03/10 15:19:11   2105] #Peak memory = 1444.81 (MB)
[03/10 15:19:11   2106] #
[03/10 15:19:11   2106] #Start Detail Routing..
[03/10 15:19:11   2106] #start initial detail routing ...
[03/10 15:19:19   2113] # ECO: 11.1% of the total area was rechecked for DRC, and 55.6% required routing.
[03/10 15:19:19   2113] #    number of violations = 776
[03/10 15:19:19   2113] #
[03/10 15:19:19   2113] #    By Layer and Type :
[03/10 15:19:19   2113] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:19:19   2113] #	M1          100        7      292       12       95       17        9      532
[03/10 15:19:19   2113] #	M2           86       77       39       15        3        2       13      235
[03/10 15:19:19   2113] #	M3            3        2        2        0        0        0        2        9
[03/10 15:19:19   2113] #	Totals      189       86      333       27       98       19       24      776
[03/10 15:19:19   2113] #149 out of 8502 instances need to be verified(marked ipoed).
[03/10 15:19:19   2113] #39.6% of the total area is being checked for drcs
[03/10 15:19:21   2115] #39.6% of the total area was checked
[03/10 15:19:21   2115] #    number of violations = 859
[03/10 15:19:21   2115] #
[03/10 15:19:21   2115] #    By Layer and Type :
[03/10 15:19:21   2115] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:19:21   2115] #	M1          130       11      313       20       98       17        9      598
[03/10 15:19:21   2115] #	M2           97       83       39       15        3        2       13      252
[03/10 15:19:21   2115] #	M3            3        2        2        0        0        0        2        9
[03/10 15:19:21   2115] #	Totals      230       96      354       35      101       19       24      859
[03/10 15:19:21   2115] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1124.29 (MB), peak = 1444.81 (MB)
[03/10 15:19:21   2115] #start 1st optimization iteration ...
[03/10 15:20:24   2178] #    number of violations = 839
[03/10 15:20:24   2178] #
[03/10 15:20:24   2178] #    By Layer and Type :
[03/10 15:20:24   2178] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:20:24   2178] #	M1          107       29      350       14       89       22        9      620
[03/10 15:20:24   2178] #	M2           67       76       34        8        1        1       17      204
[03/10 15:20:24   2178] #	M3            4        1        1        2        0        0        7       15
[03/10 15:20:24   2178] #	Totals      178      106      385       24       90       23       33      839
[03/10 15:20:24   2178] #cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1173.69 (MB), peak = 1444.81 (MB)
[03/10 15:20:24   2178] #start 2nd optimization iteration ...
[03/10 15:21:46   2260] #    number of violations = 800
[03/10 15:21:46   2260] #
[03/10 15:21:46   2260] #    By Layer and Type :
[03/10 15:21:46   2260] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:21:46   2260] #	M1          125        7      360       18       68       20        7      605
[03/10 15:21:46   2260] #	M2           61       58       38        9        2        2       18      188
[03/10 15:21:46   2260] #	M3            1        0        2        0        0        0        4        7
[03/10 15:21:46   2260] #	Totals      187       65      400       27       70       22       29      800
[03/10 15:21:46   2260] #cpu time = 00:01:22, elapsed time = 00:01:22, memory = 1222.96 (MB), peak = 1444.81 (MB)
[03/10 15:21:46   2260] #start 3rd optimization iteration ...
[03/10 15:23:00   2335] #    number of violations = 757
[03/10 15:23:00   2335] #
[03/10 15:23:00   2335] #    By Layer and Type :
[03/10 15:23:00   2335] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:23:00   2335] #	M1           96        8      321       13       76       29       10      553
[03/10 15:23:00   2335] #	M2           68       48       48        8        1        1       19      193
[03/10 15:23:00   2335] #	M3            4        1        2        0        0        0        4       11
[03/10 15:23:00   2335] #	Totals      168       57      371       21       77       30       33      757
[03/10 15:23:00   2335] #cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1179.88 (MB), peak = 1444.81 (MB)
[03/10 15:23:00   2335] #start 4th optimization iteration ...
[03/10 15:24:13   2408] #    number of violations = 800
[03/10 15:24:13   2408] #
[03/10 15:24:13   2408] #    By Layer and Type :
[03/10 15:24:13   2408] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:24:13   2408] #	M1          103        8      334       15       70       27        7      564
[03/10 15:24:13   2408] #	M2           70       51       50        8        4        5       27      215
[03/10 15:24:13   2408] #	M3            1        0       14        2        0        0        3       20
[03/10 15:24:13   2408] #	M4            1        0        0        0        0        0        0        1
[03/10 15:24:13   2408] #	Totals      175       59      398       25       74       32       37      800
[03/10 15:24:13   2408] #cpu time = 00:01:13, elapsed time = 00:01:13, memory = 1180.79 (MB), peak = 1444.81 (MB)
[03/10 15:24:13   2408] #start 5th optimization iteration ...
[03/10 15:25:20   2474] #    number of violations = 724
[03/10 15:25:20   2474] #
[03/10 15:25:20   2474] #    By Layer and Type :
[03/10 15:25:20   2474] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:25:20   2474] #	M1          106        6      321       77       16        0       20      546
[03/10 15:25:20   2474] #	M2           69       52       30        2        1       15        3      172
[03/10 15:25:20   2474] #	M3            0        0        2        0        0        1        3        6
[03/10 15:25:20   2474] #	Totals      175       58      353       79       17       16       26      724
[03/10 15:25:20   2474] #cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1158.52 (MB), peak = 1444.81 (MB)
[03/10 15:25:20   2474] #start 6th optimization iteration ...
[03/10 15:26:27   2542] #    number of violations = 730
[03/10 15:26:27   2542] #
[03/10 15:26:27   2542] #    By Layer and Type :
[03/10 15:26:27   2542] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:26:27   2542] #	M1          104        7      345       10       57       27       10      560
[03/10 15:26:27   2542] #	M2           55       49       41        1        1        1       13      161
[03/10 15:26:27   2542] #	M3            1        1        3        2        0        0        2        9
[03/10 15:26:27   2542] #	Totals      160       57      389       13       58       28       25      730
[03/10 15:26:27   2542] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1284.07 (MB), peak = 1444.81 (MB)
[03/10 15:26:27   2542] #start 7th optimization iteration ...
[03/10 15:27:40   2614] #    number of violations = 713
[03/10 15:27:40   2614] #
[03/10 15:27:40   2614] #    By Layer and Type :
[03/10 15:27:40   2614] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:27:40   2614] #	M1           98        2      328       76       22        0       19      545
[03/10 15:27:40   2614] #	M2           59       49       33        1        2       14        2      160
[03/10 15:27:40   2614] #	M3            0        0        3        0        0        2        3        8
[03/10 15:27:40   2614] #	Totals      157       51      364       77       24       16       24      713
[03/10 15:27:40   2614] #cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1282.95 (MB), peak = 1444.81 (MB)
[03/10 15:27:40   2614] #start 8th optimization iteration ...
[03/10 15:28:51   2686] #    number of violations = 811
[03/10 15:28:51   2686] #
[03/10 15:28:51   2686] #    By Layer and Type :
[03/10 15:28:51   2686] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:28:51   2686] #	M1          106        7      340       66       31        0       18      568
[03/10 15:28:51   2686] #	M2           69       53       59        2        7       22       16      228
[03/10 15:28:51   2686] #	M3            1        0       10        0        0        2        2       15
[03/10 15:28:51   2686] #	Totals      176       60      409       68       38       24       36      811
[03/10 15:28:51   2686] #cpu time = 00:01:11, elapsed time = 00:01:11, memory = 1303.39 (MB), peak = 1444.81 (MB)
[03/10 15:28:51   2686] #start 9th optimization iteration ...
[03/10 15:30:04   2759] #    number of violations = 757
[03/10 15:30:04   2759] #
[03/10 15:30:04   2759] #    By Layer and Type :
[03/10 15:30:04   2759] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:30:04   2759] #	M1          102        6      333       71       26        0       18      556
[03/10 15:30:04   2759] #	M2           58       51       49        3        4       18        6      189
[03/10 15:30:04   2759] #	M3            2        2        5        0        0        2        1       12
[03/10 15:30:04   2759] #	Totals      162       59      387       74       30       20       25      757
[03/10 15:30:04   2759] #cpu time = 00:01:13, elapsed time = 00:01:13, memory = 1304.03 (MB), peak = 1444.81 (MB)
[03/10 15:30:04   2759] #start 10th optimization iteration ...
[03/10 15:31:10   2825] #    number of violations = 748
[03/10 15:31:10   2825] #
[03/10 15:31:10   2825] #    By Layer and Type :
[03/10 15:31:10   2825] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:31:10   2825] #	M1           98        7      341       11       60       29        8      554
[03/10 15:31:10   2825] #	M2           55       39       53       13        1        4       25      190
[03/10 15:31:10   2825] #	M3            0        0        4        0        0        0        0        4
[03/10 15:31:10   2825] #	Totals      153       46      398       24       61       33       33      748
[03/10 15:31:10   2825] #cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1275.48 (MB), peak = 1444.81 (MB)
[03/10 15:31:10   2825] #start 11th optimization iteration ...
[03/10 15:32:23   2897] #    number of violations = 744
[03/10 15:32:23   2897] #
[03/10 15:32:23   2897] #    By Layer and Type :
[03/10 15:32:23   2897] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:32:23   2897] #	M1          105        7      344       10       67       20        9      562
[03/10 15:32:23   2897] #	M2           64       46       37        5        2        1       18      173
[03/10 15:32:23   2897] #	M3            2        0        2        0        0        0        5        9
[03/10 15:32:23   2897] #	Totals      171       53      383       15       69       21       32      744
[03/10 15:32:23   2897] #cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1225.79 (MB), peak = 1489.95 (MB)
[03/10 15:32:23   2897] #start 12th optimization iteration ...
[03/10 15:33:42   2976] #    number of violations = 774
[03/10 15:33:42   2976] #
[03/10 15:33:42   2976] #    By Layer and Type :
[03/10 15:33:42   2976] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:33:42   2976] #	M1          106        7      350       64       23        0       22      572
[03/10 15:33:42   2976] #	M2           69       53       41        1        2       16        5      187
[03/10 15:33:42   2976] #	M3            3        1        3        0        0        1        7       15
[03/10 15:33:42   2976] #	Totals      178       61      394       65       25       17       34      774
[03/10 15:33:42   2976] #cpu time = 00:01:19, elapsed time = 00:01:19, memory = 1473.11 (MB), peak = 1489.95 (MB)
[03/10 15:33:42   2976] #start 13th optimization iteration ...
[03/10 15:34:54   3048] #    number of violations = 724
[03/10 15:34:54   3048] #
[03/10 15:34:54   3048] #    By Layer and Type :
[03/10 15:34:54   3048] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:34:54   3048] #	M1          101        4      351       65       17        0       20      558
[03/10 15:34:54   3048] #	M2           59       50       31        2        1       13        4      160
[03/10 15:34:54   3048] #	M3            1        0        1        0        0        0        4        6
[03/10 15:34:54   3048] #	Totals      161       54      383       67       18       13       28      724
[03/10 15:34:54   3048] #cpu time = 00:01:12, elapsed time = 00:01:12, memory = 1456.23 (MB), peak = 1489.95 (MB)
[03/10 15:34:54   3048] #start 14th optimization iteration ...
[03/10 15:36:17   3132] #    number of violations = 759
[03/10 15:36:17   3132] #
[03/10 15:36:17   3132] #    By Layer and Type :
[03/10 15:36:17   3132] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:36:17   3132] #	M1          108        5      343       62       24        0       19      561
[03/10 15:36:17   3132] #	M2           62       51       39        3        2       22        6      185
[03/10 15:36:17   3132] #	M3            0        0       10        0        0        0        3       13
[03/10 15:36:17   3132] #	Totals      170       56      392       65       26       22       28      759
[03/10 15:36:17   3132] #cpu time = 00:01:23, elapsed time = 00:01:23, memory = 1447.25 (MB), peak = 1489.95 (MB)
[03/10 15:36:17   3132] #start 15th optimization iteration ...
[03/10 15:37:30   3205] #    number of violations = 738
[03/10 15:37:30   3205] #
[03/10 15:37:30   3205] #    By Layer and Type :
[03/10 15:37:30   3205] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:37:30   3205] #	M1          115        4      343       62       19        0       19      562
[03/10 15:37:30   3205] #	M2           56       53       32        2        1       15        9      168
[03/10 15:37:30   3205] #	M3            2        1        2        0        0        1        2        8
[03/10 15:37:30   3205] #	Totals      173       58      377       64       20       16       30      738
[03/10 15:37:30   3205] #cpu time = 00:01:13, elapsed time = 00:01:13, memory = 1422.29 (MB), peak = 1489.95 (MB)
[03/10 15:37:30   3205] #start 16th optimization iteration ...
[03/10 15:39:02   3297] #    number of violations = 790
[03/10 15:39:02   3297] #
[03/10 15:39:02   3297] #    By Layer and Type :
[03/10 15:39:02   3297] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:39:02   3297] #	M1          112        3      380       64       21        0       15      595
[03/10 15:39:02   3297] #	M2           64       60       36        2        1       15        2      180
[03/10 15:39:02   3297] #	M3            5        2        1        2        0        1        2       13
[03/10 15:39:02   3297] #	M4            1        1        0        0        0        0        0        2
[03/10 15:39:02   3297] #	Totals      182       66      417       68       22       16       19      790
[03/10 15:39:02   3297] #cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1436.71 (MB), peak = 1489.95 (MB)
[03/10 15:39:02   3297] #start 17th optimization iteration ...
[03/10 15:40:34   3389] #    number of violations = 796
[03/10 15:40:34   3389] #
[03/10 15:40:34   3389] #    By Layer and Type :
[03/10 15:40:34   3389] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:40:34   3389] #	M1          111        5      381       65       18        0       19      599
[03/10 15:40:34   3389] #	M2           63       60       34        1        2       16        9      185
[03/10 15:40:34   3389] #	M3            0        0        4        0        0        3        5       12
[03/10 15:40:34   3389] #	Totals      174       65      419       66       20       19       33      796
[03/10 15:40:34   3389] #cpu time = 00:01:32, elapsed time = 00:01:32, memory = 1442.13 (MB), peak = 1489.95 (MB)
[03/10 15:40:34   3389] #start 18th optimization iteration ...
[03/10 15:42:08   3483] #    number of violations = 777
[03/10 15:42:08   3483] #
[03/10 15:42:08   3483] #    By Layer and Type :
[03/10 15:42:08   3483] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:42:08   3483] #	M1          114        4      364       64       19        0       22      587
[03/10 15:42:08   3483] #	M2           63       53       38        1        3       15        8      181
[03/10 15:42:08   3483] #	M3            1        0        3        0        1        2        0        7
[03/10 15:42:08   3483] #	M4            0        0        1        0        0        1        0        2
[03/10 15:42:08   3483] #	Totals      178       57      406       65       23       18       30      777
[03/10 15:42:08   3483] #cpu time = 00:01:35, elapsed time = 00:01:35, memory = 1426.80 (MB), peak = 1489.95 (MB)
[03/10 15:42:08   3483] #start 19th optimization iteration ...
[03/10 15:43:38   3573] #    number of violations = 763
[03/10 15:43:38   3573] #
[03/10 15:43:38   3573] #    By Layer and Type :
[03/10 15:43:38   3573] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[03/10 15:43:38   3573] #	M1          116        5      369        9       62       16       10      587
[03/10 15:43:38   3573] #	M2           64       53       22        8        0        2       16      165
[03/10 15:43:38   3573] #	M3            0        0        4        0        0        1        4        9
[03/10 15:43:38   3573] #	M4            0        0        1        0        0        0        1        2
[03/10 15:43:38   3573] #	Totals      180       58      396       17       62       19       31      763
[03/10 15:43:38   3573] #cpu time = 00:01:30, elapsed time = 00:01:30, memory = 1488.66 (MB), peak = 1501.31 (MB)
[03/10 15:43:38   3573] #start 20th optimization iteration ...
[03/10 15:45:13   3668] #    number of violations = 772
[03/10 15:45:13   3668] #
[03/10 15:45:13   3668] #    By Layer and Type :
[03/10 15:45:13   3668] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:45:13   3668] #	M1          114        3      363       64       18        0       22      584
[03/10 15:45:13   3668] #	M2           61       54       34        1        2       18        7      177
[03/10 15:45:13   3668] #	M3            1        2        3        0        0        2        3       11
[03/10 15:45:13   3668] #	Totals      176       59      400       65       20       20       32      772
[03/10 15:45:13   3668] #cpu time = 00:01:35, elapsed time = 00:01:35, memory = 1266.10 (MB), peak = 1501.31 (MB)
[03/10 15:45:13   3668] #Complete Detail Routing.
[03/10 15:45:13   3668] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:45:13   3668] #Total wire length = 39258 um.
[03/10 15:45:13   3668] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M1 = 268 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M2 = 12945 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M3 = 16183 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M4 = 7702 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M5 = 1420 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M6 = 246 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M7 = 227 um.
[03/10 15:45:13   3668] #Total wire length on LAYER M8 = 266 um.
[03/10 15:45:13   3668] #Total number of vias = 24210
[03/10 15:45:13   3668] #Total number of multi-cut vias = 11306 ( 46.7%)
[03/10 15:45:13   3668] #Total number of single cut vias = 12904 ( 53.3%)
[03/10 15:45:13   3668] #Up-Via Summary (total 24210):
[03/10 15:45:13   3668] #                   single-cut          multi-cut      Total
[03/10 15:45:13   3668] #-----------------------------------------------------------
[03/10 15:45:13   3668] #  Metal 1        9752 ( 82.8%)      2019 ( 17.2%)      11771
[03/10 15:45:13   3668] #  Metal 2        2254 ( 22.5%)      7757 ( 77.5%)      10011
[03/10 15:45:13   3668] #  Metal 3         779 ( 36.8%)      1339 ( 63.2%)       2118
[03/10 15:45:13   3668] #  Metal 4         107 ( 44.0%)       136 ( 56.0%)        243
[03/10 15:45:13   3668] #  Metal 5          12 ( 29.3%)        29 ( 70.7%)         41
[03/10 15:45:13   3668] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:45:13   3668] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:45:13   3668] #-----------------------------------------------------------
[03/10 15:45:13   3668] #                12904 ( 53.3%)     11306 ( 46.7%)      24210 
[03/10 15:45:13   3668] #
[03/10 15:45:13   3668] #Total number of DRC violations = 772
[03/10 15:45:13   3668] #Total number of overlapping instance violations = 1
[03/10 15:45:13   3668] #Total number of violations on LAYER M1 = 584
[03/10 15:45:13   3668] #Total number of violations on LAYER M2 = 177
[03/10 15:45:13   3668] #Total number of violations on LAYER M3 = 11
[03/10 15:45:13   3668] #Total number of violations on LAYER M4 = 0
[03/10 15:45:13   3668] #Total number of violations on LAYER M5 = 0
[03/10 15:45:13   3668] #Total number of violations on LAYER M6 = 0
[03/10 15:45:13   3668] #Total number of violations on LAYER M7 = 0
[03/10 15:45:13   3668] #Total number of violations on LAYER M8 = 0
[03/10 15:45:13   3668] #Cpu time = 00:26:03
[03/10 15:45:13   3668] #Elapsed time = 00:26:03
[03/10 15:45:13   3668] #Increased memory = 17.32 (MB)
[03/10 15:45:13   3668] #Total memory = 1073.01 (MB)
[03/10 15:45:13   3668] #Peak memory = 1501.31 (MB)
[03/10 15:45:14   3668] #WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
[03/10 15:45:14   3668] #
[03/10 15:45:14   3668] #start routing for process antenna violation fix ...
[03/10 15:45:14   3669] #
[03/10 15:45:14   3669] #    By Layer and Type :
[03/10 15:45:14   3669] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:45:14   3669] #	M1          114        3      363       64       18        0       22      584
[03/10 15:45:14   3669] #	M2           61       54       34        1        2       18        7      177
[03/10 15:45:14   3669] #	M3            1        2        3        0        0        2        3       11
[03/10 15:45:14   3669] #	Totals      176       59      400       65       20       20       32      772
[03/10 15:45:14   3669] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1074.75 (MB), peak = 1501.31 (MB)
[03/10 15:45:14   3669] #
[03/10 15:45:14   3669] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:45:14   3669] #Total wire length = 39258 um.
[03/10 15:45:14   3669] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M1 = 268 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M2 = 12945 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M3 = 16183 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M4 = 7702 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M5 = 1420 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M6 = 246 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M7 = 227 um.
[03/10 15:45:14   3669] #Total wire length on LAYER M8 = 266 um.
[03/10 15:45:14   3669] #Total number of vias = 24210
[03/10 15:45:14   3669] #Total number of multi-cut vias = 11306 ( 46.7%)
[03/10 15:45:14   3669] #Total number of single cut vias = 12904 ( 53.3%)
[03/10 15:45:14   3669] #Up-Via Summary (total 24210):
[03/10 15:45:14   3669] #                   single-cut          multi-cut      Total
[03/10 15:45:14   3669] #-----------------------------------------------------------
[03/10 15:45:14   3669] #  Metal 1        9752 ( 82.8%)      2019 ( 17.2%)      11771
[03/10 15:45:14   3669] #  Metal 2        2254 ( 22.5%)      7757 ( 77.5%)      10011
[03/10 15:45:14   3669] #  Metal 3         779 ( 36.8%)      1339 ( 63.2%)       2118
[03/10 15:45:14   3669] #  Metal 4         107 ( 44.0%)       136 ( 56.0%)        243
[03/10 15:45:14   3669] #  Metal 5          12 ( 29.3%)        29 ( 70.7%)         41
[03/10 15:45:14   3669] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:45:14   3669] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:45:14   3669] #-----------------------------------------------------------
[03/10 15:45:14   3669] #                12904 ( 53.3%)     11306 ( 46.7%)      24210 
[03/10 15:45:14   3669] #
[03/10 15:45:14   3669] #Total number of DRC violations = 772
[03/10 15:45:14   3669] #Total number of overlapping instance violations = 1
[03/10 15:45:14   3669] #Total number of net violated process antenna rule = 0
[03/10 15:45:14   3669] #Total number of violations on LAYER M1 = 584
[03/10 15:45:14   3669] #Total number of violations on LAYER M2 = 177
[03/10 15:45:14   3669] #Total number of violations on LAYER M3 = 11
[03/10 15:45:14   3669] #Total number of violations on LAYER M4 = 0
[03/10 15:45:14   3669] #Total number of violations on LAYER M5 = 0
[03/10 15:45:14   3669] #Total number of violations on LAYER M6 = 0
[03/10 15:45:14   3669] #Total number of violations on LAYER M7 = 0
[03/10 15:45:14   3669] #Total number of violations on LAYER M8 = 0
[03/10 15:45:14   3669] #
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Start Post Route wire spreading..
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Start data preparation for wire spreading...
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Data preparation is done on Mon Mar 10 15:45:15 2025
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1074.75 (MB), peak = 1501.31 (MB)
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Start Post Route Wire Spread.
[03/10 15:45:15   3670] #Done with 177 horizontal wires in 1 hboxes and 168 vertical wires in 1 hboxes.
[03/10 15:45:15   3670] #Complete Post Route Wire Spread.
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:45:15   3670] #Total wire length = 39385 um.
[03/10 15:45:15   3670] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M1 = 268 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M2 = 12965 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M3 = 16240 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M4 = 7745 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M5 = 1429 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M6 = 246 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M7 = 227 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M8 = 266 um.
[03/10 15:45:15   3670] #Total number of vias = 24210
[03/10 15:45:15   3670] #Total number of multi-cut vias = 11306 ( 46.7%)
[03/10 15:45:15   3670] #Total number of single cut vias = 12904 ( 53.3%)
[03/10 15:45:15   3670] #Up-Via Summary (total 24210):
[03/10 15:45:15   3670] #                   single-cut          multi-cut      Total
[03/10 15:45:15   3670] #-----------------------------------------------------------
[03/10 15:45:15   3670] #  Metal 1        9752 ( 82.8%)      2019 ( 17.2%)      11771
[03/10 15:45:15   3670] #  Metal 2        2254 ( 22.5%)      7757 ( 77.5%)      10011
[03/10 15:45:15   3670] #  Metal 3         779 ( 36.8%)      1339 ( 63.2%)       2118
[03/10 15:45:15   3670] #  Metal 4         107 ( 44.0%)       136 ( 56.0%)        243
[03/10 15:45:15   3670] #  Metal 5          12 ( 29.3%)        29 ( 70.7%)         41
[03/10 15:45:15   3670] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:45:15   3670] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:45:15   3670] #-----------------------------------------------------------
[03/10 15:45:15   3670] #                12904 ( 53.3%)     11306 ( 46.7%)      24210 
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1075.18 (MB), peak = 1501.31 (MB)
[03/10 15:45:15   3670] #
[03/10 15:45:15   3670] #Post Route wire spread is done.
[03/10 15:45:15   3670] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:45:15   3670] #Total wire length = 39385 um.
[03/10 15:45:15   3670] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M1 = 268 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M2 = 12965 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M3 = 16240 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M4 = 7745 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M5 = 1429 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M6 = 246 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M7 = 227 um.
[03/10 15:45:15   3670] #Total wire length on LAYER M8 = 266 um.
[03/10 15:45:15   3670] #Total number of vias = 24210
[03/10 15:45:15   3670] #Total number of multi-cut vias = 11306 ( 46.7%)
[03/10 15:45:15   3670] #Total number of single cut vias = 12904 ( 53.3%)
[03/10 15:45:15   3670] #Up-Via Summary (total 24210):
[03/10 15:45:15   3670] #                   single-cut          multi-cut      Total
[03/10 15:45:15   3670] #-----------------------------------------------------------
[03/10 15:45:15   3670] #  Metal 1        9752 ( 82.8%)      2019 ( 17.2%)      11771
[03/10 15:45:15   3670] #  Metal 2        2254 ( 22.5%)      7757 ( 77.5%)      10011
[03/10 15:45:15   3670] #  Metal 3         779 ( 36.8%)      1339 ( 63.2%)       2118
[03/10 15:45:15   3670] #  Metal 4         107 ( 44.0%)       136 ( 56.0%)        243
[03/10 15:45:15   3670] #  Metal 5          12 ( 29.3%)        29 ( 70.7%)         41
[03/10 15:45:15   3670] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:45:15   3670] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:45:15   3670] #-----------------------------------------------------------
[03/10 15:45:15   3670] #                12904 ( 53.3%)     11306 ( 46.7%)      24210 
[03/10 15:45:15   3670] #
[03/10 15:45:16   3671] #
[03/10 15:45:16   3671] #Start Post Route via swapping..
[03/10 15:45:16   3671] #88.58% of area are rerouted by ECO routing.
[03/10 15:45:18   3673] #    number of violations = 776
[03/10 15:45:18   3673] #
[03/10 15:45:18   3673] #    By Layer and Type :
[03/10 15:45:18   3673] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:45:18   3673] #	M1          114        3      365       64       18        0       22      586
[03/10 15:45:18   3673] #	M2           61       54       34        1        2       18        8      178
[03/10 15:45:18   3673] #	M3            1        3        3        0        0        2        3       12
[03/10 15:45:18   3673] #	Totals      176       60      402       65       20       20       33      776
[03/10 15:45:18   3673] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1073.80 (MB), peak = 1501.31 (MB)
[03/10 15:45:22   3677] #    number of violations = 776
[03/10 15:45:22   3677] #
[03/10 15:45:22   3677] #    By Layer and Type :
[03/10 15:45:22   3677] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[03/10 15:45:22   3677] #	M1          114        3      361       65       18        0       24      585
[03/10 15:45:22   3677] #	M2           62       54       36        1        2       18        7      180
[03/10 15:45:22   3677] #	M3            1        2        3        0        0        2        3       11
[03/10 15:45:22   3677] #	Totals      177       59      400       66       20       20       34      776
[03/10 15:45:22   3677] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1070.27 (MB), peak = 1501.31 (MB)
[03/10 15:45:22   3677] #CELL_VIEW mac_array,init has 776 DRC violations
[03/10 15:45:22   3677] #Total number of DRC violations = 776
[03/10 15:45:22   3677] #Total number of overlapping instance violations = 1
[03/10 15:45:22   3677] #Total number of net violated process antenna rule = 0
[03/10 15:45:22   3677] #Total number of violations on LAYER M1 = 585
[03/10 15:45:22   3677] #Total number of violations on LAYER M2 = 180
[03/10 15:45:22   3677] #Total number of violations on LAYER M3 = 11
[03/10 15:45:22   3677] #Total number of violations on LAYER M4 = 0
[03/10 15:45:22   3677] #Total number of violations on LAYER M5 = 0
[03/10 15:45:22   3677] #Total number of violations on LAYER M6 = 0
[03/10 15:45:22   3677] #Total number of violations on LAYER M7 = 0
[03/10 15:45:22   3677] #Total number of violations on LAYER M8 = 0
[03/10 15:45:22   3677] #Post Route via swapping is done.
[03/10 15:45:22   3677] #Total number of nets with non-default rule or having extra spacing = 51
[03/10 15:45:22   3677] #Total wire length = 39385 um.
[03/10 15:45:22   3677] #Total half perimeter of net bounding box = 37381 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M1 = 268 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M2 = 12965 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M3 = 16240 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M4 = 7745 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M5 = 1429 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M6 = 246 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M7 = 227 um.
[03/10 15:45:22   3677] #Total wire length on LAYER M8 = 266 um.
[03/10 15:45:22   3677] #Total number of vias = 24210
[03/10 15:45:22   3677] #Total number of multi-cut vias = 14928 ( 61.7%)
[03/10 15:45:22   3677] #Total number of single cut vias = 9282 ( 38.3%)
[03/10 15:45:22   3677] #Up-Via Summary (total 24210):
[03/10 15:45:22   3677] #                   single-cut          multi-cut      Total
[03/10 15:45:22   3677] #-----------------------------------------------------------
[03/10 15:45:22   3677] #  Metal 1        8671 ( 73.7%)      3100 ( 26.3%)      11771
[03/10 15:45:22   3677] #  Metal 2         557 (  5.6%)      9454 ( 94.4%)      10011
[03/10 15:45:22   3677] #  Metal 3          54 (  2.5%)      2064 ( 97.5%)       2118
[03/10 15:45:22   3677] #  Metal 4           0 (  0.0%)       243 (100.0%)        243
[03/10 15:45:22   3677] #  Metal 5           0 (  0.0%)        41 (100.0%)         41
[03/10 15:45:22   3677] #  Metal 6           0 (  0.0%)        17 (100.0%)         17
[03/10 15:45:22   3677] #  Metal 7           0 (  0.0%)         9 (100.0%)          9
[03/10 15:45:22   3677] #-----------------------------------------------------------
[03/10 15:45:22   3677] #                 9282 ( 38.3%)     14928 ( 61.7%)      24210 
[03/10 15:45:22   3677] #
[03/10 15:45:22   3677] #detailRoute Statistics:
[03/10 15:45:22   3677] #Cpu time = 00:26:12
[03/10 15:45:22   3677] #Elapsed time = 00:26:11
[03/10 15:45:22   3677] #Increased memory = 12.85 (MB)
[03/10 15:45:22   3677] #Total memory = 1068.54 (MB)
[03/10 15:45:22   3677] #Peak memory = 1501.31 (MB)
[03/10 15:45:22   3677] #Updating routing design signature
[03/10 15:45:22   3677] #Created 847 library cell signatures
[03/10 15:45:22   3677] #Created 3836 NETS and 0 SPECIALNETS signatures
[03/10 15:45:22   3677] #Created 8503 instance signatures
[03/10 15:45:22   3677] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.54 (MB), peak = 1501.31 (MB)
[03/10 15:45:22   3677] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1068.68 (MB), peak = 1501.31 (MB)
[03/10 15:45:22   3677] #
[03/10 15:45:22   3677] #globalDetailRoute statistics:
[03/10 15:45:22   3677] #Cpu time = 00:26:13
[03/10 15:45:22   3677] #Elapsed time = 00:26:12
[03/10 15:45:22   3677] #Increased memory = -25.91 (MB)
[03/10 15:45:22   3677] #Total memory = 1037.12 (MB)
[03/10 15:45:22   3677] #Peak memory = 1501.31 (MB)
[03/10 15:45:22   3677] #Number of warnings = 88
[03/10 15:45:22   3677] #Total number of warnings = 201
[03/10 15:45:22   3677] #Number of fails = 0
[03/10 15:45:22   3677] #Total number of fails = 0
[03/10 15:45:22   3677] #Complete globalDetailRoute on Mon Mar 10 15:45:22 2025
[03/10 15:45:22   3677] #
[03/10 15:45:22   3677] **optDesign ... cpu = 0:26:46, real = 0:26:47, mem = 1331.5M, totSessionCpu=1:01:17 **
[03/10 15:45:22   3677] -routeWithEco false                      # bool, default=false
[03/10 15:45:22   3677] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 15:45:22   3677] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 15:45:22   3677] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 15:45:22   3677] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 15:45:22   3677] Extraction called for design 'mac_array' of instances=8502 and nets=3836 using extraction engine 'postRoute' at effort level 'low' .
[03/10 15:45:22   3677] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 15:45:22   3677] RC Extraction called in multi-corner(2) mode.
[03/10 15:45:22   3677] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 15:45:22   3677] Process corner(s) are loaded.
[03/10 15:45:22   3677]  Corner: Cmax
[03/10 15:45:22   3677]  Corner: Cmin
[03/10 15:45:22   3677] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d -maxResLength 200  -extended
[03/10 15:45:22   3677] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 15:45:22   3677]       RC Corner Indexes            0       1   
[03/10 15:45:22   3677] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 15:45:22   3677] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 15:45:22   3677] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 15:45:22   3677] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 15:45:22   3677] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 15:45:22   3677] Shrink Factor                : 1.00000
[03/10 15:45:22   3677] Initializing multi-corner capacitance tables ... 
[03/10 15:45:22   3677] Initializing multi-corner resistance tables ...
[03/10 15:45:22   3677] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1331.5M)
[03/10 15:45:22   3677] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for storing RC.
[03/10 15:45:22   3677] Extracted 10.0056% (CPU Time= 0:00:00.1  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 20.0075% (CPU Time= 0:00:00.1  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 30.0056% (CPU Time= 0:00:00.2  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 40.0075% (CPU Time= 0:00:00.2  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 50.0056% (CPU Time= 0:00:00.2  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 60.0075% (CPU Time= 0:00:00.2  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 70.0056% (CPU Time= 0:00:00.2  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 80.0075% (CPU Time= 0:00:00.3  MEM= 1371.6M)
[03/10 15:45:22   3677] Extracted 90.0056% (CPU Time= 0:00:00.3  MEM= 1371.6M)
[03/10 15:45:23   3677] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1371.6M)
[03/10 15:45:23   3677] Number of Extracted Resistors     : 56165
[03/10 15:45:23   3677] Number of Extracted Ground Cap.   : 54355
[03/10 15:45:23   3677] Number of Extracted Coupling Cap. : 69712
[03/10 15:45:23   3677] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:45:23   3677] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 15:45:23   3677]  Corner: Cmax
[03/10 15:45:23   3677]  Corner: Cmin
[03/10 15:45:23   3677] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1351.6M)
[03/10 15:45:23   3677] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb_Filter.rcdb.d' for storing RC.
[03/10 15:45:23   3677] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d'. 3767 times net's RC data read were performed.
[03/10 15:45:23   3678] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.551M)
[03/10 15:45:23   3678] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:45:23   3678] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.551M)
[03/10 15:45:23   3678] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1355.551M)
[03/10 15:45:23   3678] **optDesign ... cpu = 0:26:46, real = 0:26:48, mem = 1330.5M, totSessionCpu=1:01:18 **
[03/10 15:45:23   3678] Starting SI iteration 1 using Infinite Timing Windows
[03/10 15:45:23   3678] Begin IPO call back ...
[03/10 15:45:23   3678] End IPO call back ...
[03/10 15:45:23   3678] #################################################################################
[03/10 15:45:23   3678] # Design Stage: PostRoute
[03/10 15:45:23   3678] # Design Name: mac_array
[03/10 15:45:23   3678] # Design Mode: 65nm
[03/10 15:45:23   3678] # Analysis Mode: MMMC OCV 
[03/10 15:45:23   3678] # Parasitics Mode: SPEF/RCDB
[03/10 15:45:23   3678] # Signoff Settings: SI On 
[03/10 15:45:23   3678] #################################################################################
[03/10 15:45:23   3678] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:45:23   3678] Setting infinite Tws ...
[03/10 15:45:23   3678] First Iteration Infinite Tw... 
[03/10 15:45:23   3678] Calculate early delays in OCV mode...
[03/10 15:45:23   3678] Calculate late delays in OCV mode...
[03/10 15:45:23   3678] Topological Sorting (CPU = 0:00:00.0, MEM = 1336.1M, InitMEM = 1336.1M)
[03/10 15:45:23   3678] Initializing multi-corner capacitance tables ... 
[03/10 15:45:23   3678] Initializing multi-corner resistance tables ...
[03/10 15:45:23   3678] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d' for reading.
[03/10 15:45:23   3678] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1355.2M)
[03/10 15:45:23   3678] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:45:24   3679] AAE_INFO-618: Total number of nets in the design is 3836,  98.2 percent of the nets selected for SI analysis
[03/10 15:45:24   3679] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 15:45:24   3679] End delay calculation. (MEM=1421.99 CPU=0:00:00.8 REAL=0:00:01.0)
[03/10 15:45:24   3679] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_Caw01P/.AAE_2000/waveform.data...
[03/10 15:45:24   3679] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1422.0M) ***
[03/10 15:45:24   3679] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1422.0M)
[03/10 15:45:24   3679] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 15:45:24   3679] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1422.0M)
[03/10 15:45:24   3679] Starting SI iteration 2
[03/10 15:45:24   3679] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:45:24   3679] Calculate early delays in OCV mode...
[03/10 15:45:24   3679] Calculate late delays in OCV mode...
[03/10 15:45:24   3679] AAE_INFO-618: Total number of nets in the design is 3836,  5.4 percent of the nets selected for SI analysis
[03/10 15:45:24   3679] End delay calculation. (MEM=1398.04 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 15:45:24   3679] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1398.0M) ***
[03/10 15:45:25   3679] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=1:01:20 mem=1398.0M)
[03/10 15:45:25   3679] **optDesign ... cpu = 0:26:48, real = 0:26:50, mem = 1335.3M, totSessionCpu=1:01:20 **
[03/10 15:45:25   3679] *** Timing NOT met, worst failing slack is -0.021
[03/10 15:45:25   3679] *** Check timing (0:00:00.0)
[03/10 15:45:25   3679] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 15:45:25   3679] Info: 48 clock nets excluded from IPO operation.
[03/10 15:45:25   3679] PhyDesignGrid: maxLocalDensity 1.00
[03/10 15:45:25   3679] #spOpts: N=65 mergeVia=F 
[03/10 15:45:26   3681] *info: 48 clock nets excluded
[03/10 15:45:26   3681] *info: 2 special nets excluded.
[03/10 15:45:26   3681] *info: 69 no-driver nets excluded.
[03/10 15:45:27   3682] ** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.062 Density 100.03
[03/10 15:45:27   3682] Optimizer TNS Opt
[03/10 15:45:27   3682] Active Path Group: reg2reg  
[03/10 15:45:27   3682] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:45:27   3682] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 15:45:27   3682] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:45:27   3682] |  -0.021|   -0.021|  -0.062|   -0.062|   100.03%|   0:00:00.0| 1578.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:45:27   3682] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 15:45:27   3682] |  -0.021|   -0.021|  -0.062|   -0.062|   100.03%|   0:00:00.0| 1578.7M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product6_ |
[03/10 15:45:27   3682] |        |         |        |         |          |            |        |          |         | reg_14_/D                                          |
[03/10 15:45:27   3682] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1578.7M) ***
[03/10 15:45:27   3682] Checking setup slack degradation ...
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Recovery Manager:
[03/10 15:45:27   3682]   Low  Effort WNS Jump: 0.020 (REF: -0.001, TGT: -0.021, Threshold: 0.150) - Skip
[03/10 15:45:27   3682]   High Effort WNS Jump: 0.020 (REF: -0.001, TGT: -0.021, Threshold: 0.075) - Skip
[03/10 15:45:27   3682]   Low  Effort TNS Jump: 0.061 (REF: -0.001, TGT: -0.062, Threshold: 25.000) - Skip
[03/10 15:45:27   3682]   High Effort TNS Jump: 0.061 (REF: -0.001, TGT: -0.062, Threshold: 25.000) - Skip
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1578.7M) ***
[03/10 15:45:27   3682] **** Begin NDR-Layer Usage Statistics ****
[03/10 15:45:27   3682] Layer 3 has 48 constrained nets 
[03/10 15:45:27   3682] Layer 7 has 7 constrained nets 
[03/10 15:45:27   3682] **** End NDR-Layer Usage Statistics ****
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1578.7M) ***
[03/10 15:45:27   3682] End: GigaOpt Optimization in post-eco TNS mode
[03/10 15:45:27   3682] Running setup recovery post routing.
[03/10 15:45:27   3682] **optDesign ... cpu = 0:26:51, real = 0:26:52, mem = 1427.8M, totSessionCpu=1:01:23 **
[03/10 15:45:27   3682]   Timing Snapshot: (TGT)
[03/10 15:45:27   3682]      Weighted WNS: -0.021
[03/10 15:45:27   3682]       All  PG WNS: -0.021
[03/10 15:45:27   3682]       High PG WNS: -0.021
[03/10 15:45:27   3682]       All  PG TNS: -0.062
[03/10 15:45:27   3682]       High PG TNS: -0.062
[03/10 15:45:27   3682]          Tran DRV: 0
[03/10 15:45:27   3682]           Cap DRV: 0
[03/10 15:45:27   3682]        Fanout DRV: 0
[03/10 15:45:27   3682]            Glitch: 0
[03/10 15:45:27   3682]    Category Slack: { [L, -0.021] [H, -0.021] }
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Checking setup slack degradation ...
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Recovery Manager:
[03/10 15:45:27   3682]   Low  Effort WNS Jump: 0.020 (REF: -0.001, TGT: -0.021, Threshold: 0.150) - Skip
[03/10 15:45:27   3682]   High Effort WNS Jump: 0.020 (REF: -0.001, TGT: -0.021, Threshold: 0.075) - Skip
[03/10 15:45:27   3682]   Low  Effort TNS Jump: 0.061 (REF: -0.001, TGT: -0.062, Threshold: 25.000) - Skip
[03/10 15:45:27   3682]   High Effort TNS Jump: 0.061 (REF: -0.001, TGT: -0.062, Threshold: 25.000) - Skip
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Checking DRV degradation...
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Recovery Manager:
[03/10 15:45:27   3682]     Tran DRV degradation : 0 (0 -> 0)
[03/10 15:45:27   3682]      Cap DRV degradation : 0 (0 -> 0)
[03/10 15:45:27   3682]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 15:45:27   3682]       Glitch degradation : 0 (0 -> 0)
[03/10 15:45:27   3682]   DRV Recovery (Margin: 100) - Skip
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 15:45:27   3682] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1427.79M, totSessionCpu=1:01:23 .
[03/10 15:45:27   3682] **optDesign ... cpu = 0:26:51, real = 0:26:52, mem = 1427.8M, totSessionCpu=1:01:23 **
[03/10 15:45:27   3682] 
[03/10 15:45:27   3682] Latch borrow mode reset to max_borrow
[03/10 15:45:28   3682] <optDesign CMD> Restore Using all VT Cells
[03/10 15:45:28   3682] Reported timing to dir ./timingReports
[03/10 15:45:28   3682] **optDesign ... cpu = 0:26:51, real = 0:26:53, mem = 1427.8M, totSessionCpu=1:01:23 **
[03/10 15:45:28   3682] Begin: glitch net info
[03/10 15:45:28   3682] glitch slack range: number of glitch nets
[03/10 15:45:28   3682] glitch slack < -0.32 : 0
[03/10 15:45:28   3682] -0.32 < glitch slack < -0.28 : 0
[03/10 15:45:28   3682] -0.28 < glitch slack < -0.24 : 0
[03/10 15:45:28   3682] -0.24 < glitch slack < -0.2 : 0
[03/10 15:45:28   3682] -0.2 < glitch slack < -0.16 : 0
[03/10 15:45:28   3682] -0.16 < glitch slack < -0.12 : 0
[03/10 15:45:28   3682] -0.12 < glitch slack < -0.08 : 0
[03/10 15:45:28   3682] -0.08 < glitch slack < -0.04 : 0
[03/10 15:45:28   3682] -0.04 < glitch slack : 0
[03/10 15:45:28   3682] End: glitch net info
[03/10 15:45:28   3682] ** Profile ** Start :  cpu=0:00:00.0, mem=1485.0M
[03/10 15:45:28   3682] ** Profile ** Other data :  cpu=0:00:00.0, mem=1485.0M
[03/10 15:45:28   3682] **INFO: Starting Blocking QThread with 1 CPU
[03/10 15:45:28   3682]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 15:45:28   3682] Starting SI iteration 1 using Infinite Timing Windows
[03/10 15:45:28   3682] Begin IPO call back ...
[03/10 15:45:28   3682] End IPO call back ...
[03/10 15:45:28   3682] #################################################################################
[03/10 15:45:28   3682] # Design Stage: PostRoute
[03/10 15:45:28   3682] # Design Name: mac_array
[03/10 15:45:28   3682] # Design Mode: 65nm
[03/10 15:45:28   3682] # Analysis Mode: MMMC OCV 
[03/10 15:45:28   3682] # Parasitics Mode: SPEF/RCDB
[03/10 15:45:28   3682] # Signoff Settings: SI On 
[03/10 15:45:28   3682] #################################################################################
[03/10 15:45:28   3682] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:45:28   3682] Setting infinite Tws ...
[03/10 15:45:28   3682] First Iteration Infinite Tw... 
[03/10 15:45:28   3682] Calculate late delays in OCV mode...
[03/10 15:45:28   3682] Calculate early delays in OCV mode...
[03/10 15:45:28   3682] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 15:45:28   3682] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 15:45:28   3682] AAE_INFO-618: Total number of nets in the design is 3836,  98.2 percent of the nets selected for SI analysis
[03/10 15:45:28   3682] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 15:45:28   3682] End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
[03/10 15:45:28   3682] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_Caw01P/.AAE_2000/waveform.data...
[03/10 15:45:28   3682] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 0.0M) ***
[03/10 15:45:28   3682] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 15:45:28   3682] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 15:45:28   3682] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 15:45:28   3682] Starting SI iteration 2
[03/10 15:45:28   3682] AAE_INFO: 1 threads acquired from CTE.
[03/10 15:45:28   3682] Calculate late delays in OCV mode...
[03/10 15:45:28   3682] Calculate early delays in OCV mode...
[03/10 15:45:28   3682] AAE_INFO-618: Total number of nets in the design is 3836,  0.0 percent of the nets selected for SI analysis
[03/10 15:45:28   3682] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 15:45:28   3682] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/10 15:45:28   3682] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:02.6 mem=0.0M)
[03/10 15:45:28   3682] ** Profile ** Overall slacks :  cpu=-1:0-1:00.-1, mem=0.0M
[03/10 15:45:28   3682] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/10 15:45:29   3683]  
_______________________________________________________________________
[03/10 15:45:29   3683] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=1485.0M
[03/10 15:45:30   3684] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1429.8M
[03/10 15:45:30   3684] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1429.8M
[03/10 15:45:30   3684] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.021  |  0.014  |
|           TNS (ns):| -0.062  | -0.062  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.144  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.386%
       (100.028% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1429.8M
[03/10 15:45:30   3684] *** Final Summary (holdfix) CPU=0:00:01.4, REAL=0:00:02.0, MEM=1429.8M
[03/10 15:45:30   3684] **optDesign ... cpu = 0:26:53, real = 0:26:55, mem = 1427.8M, totSessionCpu=1:01:24 **
[03/10 15:45:30   3684]  ReSet Options after AAE Based Opt flow 
[03/10 15:45:30   3684] *** Finished optDesign ***
[03/10 15:45:30   3684] 
[03/10 15:45:30   3684] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:26:55 real=  0:26:57)
[03/10 15:45:30   3684] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 15:45:30   3684] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.3 real=0:00:01.7)
[03/10 15:45:30   3684] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 15:45:30   3684] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.5 real=0:00:03.5)
[03/10 15:45:30   3684] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.4 real=0:00:03.4)
[03/10 15:45:30   3684] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[03/10 15:45:30   3684] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:03.3 real=0:00:03.3)
[03/10 15:45:30   3684] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:00.3 real=0:00:00.3)
[03/10 15:45:30   3684] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.3 real=0:00:03.1)
[03/10 15:45:30   3684] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.9 real=0:00:02.9)
[03/10 15:45:30   3684] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:26:13 real=  0:26:12)
[03/10 15:45:30   3684] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[03/10 15:45:30   3684] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.4 real=0:00:02.4)
[03/10 15:45:30   3684] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 15:45:30   3684] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 15:45:30   3684] Info: pop threads available for lower-level modules during optimization.
[03/10 15:45:30   3684] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 15:45:30   3684] <CMD> saveDesign route.enc
[03/10 15:45:30   3684] The in-memory database contained RC information but was not saved. To save 
[03/10 15:45:30   3684] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/10 15:45:30   3684] so it should only be saved when it is really desired.
[03/10 15:45:30   3684] Writing Netlist "route.enc.dat.tmp/mac_array.v.gz" ...
[03/10 15:45:30   3684] Saving AAE Data ...
[03/10 15:45:30   3684] Saving scheduling_file.cts.2000 in route.enc.dat/scheduling_file.cts
[03/10 15:45:30   3684] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/10 15:45:30   3684] Saving mode setting ...
[03/10 15:45:30   3684] Saving global file ...
[03/10 15:45:30   3684] Saving floorplan file ...
[03/10 15:45:30   3684] Saving Drc markers ...
[03/10 15:45:30   3684] ... 11882 markers are saved ...
[03/10 15:45:30   3684] ... 766 geometry drc markers are saved ...
[03/10 15:45:30   3684] ... 0 antenna drc markers are saved ...
[03/10 15:45:30   3684] Saving placement file ...
[03/10 15:45:30   3684] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1427.8M) ***
[03/10 15:45:30   3684] Saving route file ...
[03/10 15:45:30   3684] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1427.8M) ***
[03/10 15:45:30   3684] Saving DEF file ...
[03/10 15:45:30   3684] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 15:45:30   3684] 
[03/10 15:45:30   3684] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 15:45:30   3684] 
[03/10 15:45:30   3684] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 15:45:32   3685] Generated self-contained design route.enc.dat.tmp
[03/10 15:45:32   3686] 
[03/10 15:45:32   3686] *** Summary of all messages that are not suppressed in this session:
[03/10 15:45:32   3686] Severity  ID               Count  Summary                                  
[03/10 15:45:32   3686] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/10 15:45:32   3686] ERROR     IMPOAX-142           2  %s                                       
[03/10 15:45:32   3686] *** Message Summary: 0 warning(s), 3 error(s)
[03/10 15:45:32   3686] 
[03/10 15:52:46   3757] <CMD> pan 2.497 -0.424
[03/10 15:52:57   3758] <CMD> verifyConnectivity
[03/10 15:52:57   3758] VERIFY_CONNECTIVITY use new engine.
[03/10 15:52:57   3758] 
[03/10 15:52:57   3758] ******** Start: VERIFY CONNECTIVITY ********
[03/10 15:52:57   3758] Start Time: Mon Mar 10 15:52:57 2025
[03/10 15:52:57   3758] 
[03/10 15:52:57   3758] Design Name: mac_array
[03/10 15:52:57   3758] Database Units: 2000
[03/10 15:52:57   3758] Design Boundary: (0.0000, 0.0000) (167.8000, 165.8000)
[03/10 15:52:57   3758] Error Limit = 1000; Warning Limit = 50
[03/10 15:52:57   3758] Check all nets
[03/10 15:52:57   3759] Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
[03/10 15:52:57   3759] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[03/10 15:52:57   3759] Type 'man IMPVFC-3' for more detail.
[03/10 15:52:57   3759] 
[03/10 15:52:57   3759] Begin Summary 
[03/10 15:52:57   3759]     609 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[03/10 15:52:57   3759]     1 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[03/10 15:52:57   3759]     390 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[03/10 15:52:57   3759]     1000 total info(s) created.
[03/10 15:52:57   3759] End Summary
[03/10 15:52:57   3759] 
[03/10 15:52:57   3759] End Time: Mon Mar 10 15:52:57 2025
[03/10 15:52:57   3759] Time Elapsed: 0:00:00.0
[03/10 15:52:57   3759] 
[03/10 15:52:57   3759] ******** End: VERIFY CONNECTIVITY ********
[03/10 15:52:57   3759]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/10 15:52:57   3759]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/10 15:52:57   3759] 
[03/10 15:53:06   3760] <CMD> pan 0.642 0.354
[03/10 15:53:16   3761] <CMD> setDrawView ameba
[03/10 15:53:19   3762] <CMD> setDrawView place
[03/10 15:54:25   3771] <CMD> pan -105.913 -57.160
[03/10 15:54:31   3772] <CMD> setDrawView ameba
[03/10 15:54:32   3772] <CMD> setDrawView ameba
[03/10 15:54:33   3772] <CMD> setDrawView ameba
[03/10 15:54:35   3773] <CMD> pan -1.345 31.942
[03/10 15:54:37   3773] <CMD> setDrawView place
[03/10 15:54:46   3774] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 15:54:46   3774] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 15:54:50   3775] <CMD> selectMarker 1.0000 1.0000 166.8000 164.8000 -1 3 7
[03/10 15:54:51   3775] <CMD> pan -0.028 -0.130
[03/10 15:54:53   3776] <CMD> pan 0.091 0.026
[03/10 15:54:54   3776] <CMD> deselectAll
[03/10 15:54:54   3776] <CMD> selectMarker 1.0000 1.0000 166.8000 164.8000 -1 3 7
[03/10 15:54:54   3776] <CMD> deselectAll
[03/10 15:54:54   3776] <CMD> selectMarker 1.0000 1.0000 166.8000 164.8000 -1 3 7
[03/10 15:54:55   3776] <CMD> deselectAll
[03/10 15:54:55   3776] <CMD> selectMarker 44.6000 140.6700 52.0000 141.5650 -1 3 7
[03/10 15:54:55   3776] <CMD> deselectAll
[03/10 15:54:55   3776] <CMD> selectMarker 44.6000 140.6700 52.0000 141.5650 -1 3 7
[03/10 15:54:56   3776] <CMD> setLayerPreference violation -isVisible 1
[03/10 15:54:56   3776] <CMD> uiKit::addWidget vb -type main
[03/10 15:54:56   3776] <CMD> violationBrowser -all -no_display_false
[03/10 15:54:56   3777] <CMD> zoomBox 40.9 136.97 55.7 145.265
[03/10 15:54:56   3777] <CMD> zoomBox 40.9 136.97 55.7 145.265
[03/10 15:55:06   3779] <CMD> redraw
[03/10 15:55:21   3781] <CMD> zoomBox 91.8 59.4 95.8 63.2
[03/10 15:55:22   3781] <CMD> zoomBox 84.3 59.5 86.9 63.1
[03/10 15:55:23   3781] <CMD> deselectAll
[03/10 15:55:23   3781] <CMD> selectMarker 85.2000 60.4000 86.0000 62.2000 -1 12 91
[03/10 15:55:24   3782] <CMD> deselectAll
[03/10 15:55:24   3782] <CMD> selectMarker 85.2000 60.4000 86.0000 62.2000 -1 12 91
[03/10 15:55:24   3782] <CMD> zoomBox 91.8 59.4 95.8 63.2
[03/10 15:55:26   3782] <CMD> zoomBox 84.3 59.5 86.9 63.1
[03/10 15:55:26   3782] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:27   3782] <CMD> zoomBox 113.3 59.5 115.9 63.1
[03/10 15:55:27   3782] <CMD> zoomBox 124.1 59.5 126.7 63.1
[03/10 15:55:28   3782] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:30   3783] <CMD> deselectAll
[03/10 15:55:30   3783] <CMD> selectMarker 1.0000 1.0000 166.8000 164.8000 -1 3 7
[03/10 15:55:30   3783] <CMD> deselectAll
[03/10 15:55:30   3783] <CMD> selectMarker 119.8000 60.4000 120.0000 62.2000 -1 12 91
[03/10 15:55:30   3783] <CMD> redraw
[03/10 15:55:30   3783] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:30   3783] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:31   3783] <CMD> deselectAll
[03/10 15:55:31   3783] <CMD> selectMarker 119.8000 60.4000 120.0000 62.2000 -1 12 91
[03/10 15:55:31   3783] <CMD> redraw
[03/10 15:55:31   3783] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:31   3783] <CMD> zoomBox 118.9 59.5 120.9 63.1
[03/10 15:55:33   3784] <CMD> redraw
[03/10 15:55:42   3785] <CMD> zoomBox 146.55 136.18 147.65 137.4
[03/10 15:55:45   3786] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 15:55:45   3786] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 15:55:47   3786] <CMD> zoomBox 149.95 132.61 151.05 133.71
[03/10 15:55:49   3787] <CMD> zoomBox 146.55 136.18 147.65 137.4
[03/10 15:55:50   3787] <CMD> zoomBox 152.15 129.05 153.25 130.11
[03/10 15:55:51   3787] <CMD> zoomBox 141.55 140.15 142.65 141.225
[03/10 15:55:59   3788] <CMD> redraw
[03/10 15:56:01   3789] <CMD> zoomBox 147.9 34.3 150.5 37.9
[03/10 15:56:06   3789] <CMD> zoomBox 155.5 30.7 157.9 34.3
[03/10 15:59:19   3817] <CMD> redraw
[03/10 15:59:23   3818] <CMD> zoomBox 150.7 108.1 153.3 111.7
[03/10 15:59:24   3818] <CMD> zoomBox 151.5 108.1 153.9 111.7
[03/10 15:59:24   3818] <CMD> zoomBox 150.7 108.1 153.3 111.7
[03/10 15:59:31   3819] <CMD> redraw
[03/10 15:59:33   3819] <CMD> zoomBox 155.5 30.7 157.9 34.3
[03/10 15:59:33   3819] <CMD> zoomBox 124.7 77.5 127.3 81.1
[03/10 15:59:34   3820] <CMD> zoomBox 154.3 37.9 156.9 41.5
[03/10 15:59:35   3820] <CMD> zoomBox 93.1 59.5 95.5 63.1
[03/10 15:59:37   3820] <CMD> zoomBox 147.6 17.6 160.4 25.8
[03/10 15:59:39   3820] <CMD> zoomBox 87.3 59.5 89.9 63.1
[03/10 15:59:43   3821] <CMD> zoomBox 95.1 59.5 97.7 63.1
[03/10 15:59:44   3821] <CMD> redraw
[03/10 15:59:45   3821] <CMD> zoomBox 105.1 82.9 107.7 86.5
[03/10 15:59:50   3822] <CMD> redraw
[03/10 16:01:10   3834] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat mac_array
[03/10 16:01:10   3834] exclude_path_collection 0
[03/10 16:01:10   3834] Resetting process node dependent CCOpt properties.
[03/10 16:01:10   3834] Reset to color id 0 for genblk1_0__mac_col_inst (mac_col_bw8_bw_psum22_pr8_col_id0) and all their descendants.
[03/10 16:01:10   3834] *** Free Virtual Timing Model ...(mem=1433.3M)
[03/10 16:01:10   3834] Free PSO.
[03/10 16:01:10   3834] Reset cap table.
[03/10 16:01:10   3834] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_kUE2Na.rcdb.d'. 3767 times net's RC data read were performed.
[03/10 16:01:10   3834] Cleaning up the current multi-corner RC extraction setup.
[03/10 16:01:10   3834] Resetting process node dependent CCOpt properties.
[03/10 16:01:10   3835] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 16:01:10   3835] 
[03/10 16:01:10   3835] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[03/10 16:01:10   3835] Design mac_array was changed but not saved - it will be overwritten.
[03/10 16:01:11   3835] Set DBUPerIGU to 1000.
[03/10 16:01:11   3835] Set net toggle Scale Factor to 1.00
[03/10 16:01:11   3835] Set Shrink Factor to 1.00000
[03/10 16:01:11   3835] Set net toggle Scale Factor to 1.00
[03/10 16:01:11   3835] Set Shrink Factor to 1.00000
[03/10 16:01:11   3835] Set net toggle Scale Factor to 1.00
[03/10 16:01:11   3835] Set Shrink Factor to 1.00000
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] *** Memory Usage v#1 (Current mem = 1397.152M, initial mem = 149.258M) ***
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] Info (SM2C): Status of key globals:
[03/10 16:01:11   3835] 	 MMMC-by-default flow     : 1
[03/10 16:01:11   3835] 	 Default MMMC objs envvar : 0
[03/10 16:01:11   3835] 	 Data portability         : 0
[03/10 16:01:11   3835] 	 MMMC PV Emulation        : 0
[03/10 16:01:11   3835] 	 MMMC debug               : 0
[03/10 16:01:11   3835] 	 Init_Design flow         : 1
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] 	 CTE SM2C global          : false
[03/10 16:01:11   3835] 	 Reporting view filter    : false
[03/10 16:01:11   3835] Set Default Input Pin Transition as 0.1 ps.
[03/10 16:01:11   3835] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 16:01:11   3835] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] Loading LEF file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[03/10 16:01:11   3835] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/10 16:01:11   3835] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/10 16:01:11   3835] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/10 16:01:11   3835] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/10 16:01:11   3835] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/10 16:01:11   3835] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/10 16:01:11   3835] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/10 16:01:11   3835] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/10 16:01:11   3835] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/10 16:01:11   3835] The LEF parser will ignore this statement.
[03/10 16:01:11   3835] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/10 16:01:11   3835] Set DBUPerIGU to M2 pitch 400.
[03/10 16:01:11   3835] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/10 16:01:11   3835] Type 'man IMPLF-200' for more detail.
[03/10 16:01:11   3835] 
[03/10 16:01:11   3835] viaInitial starts at Mon Mar 10 16:01:11 2025
viaInitial ends at Mon Mar 10 16:01:11 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/viewDefinition.tcl
[03/10 16:01:11   3835] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/10 16:01:12   3836] Read 811 cells in library 'tcbn65gpluswc' 
[03/10 16:01:12   3836] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/10 16:01:13   3837] Read 811 cells in library 'tcbn65gplusbc' 
[03/10 16:01:13   3837] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=63.96min, fe_real=83.22min, fe_mem=1174.5M) ***
[03/10 16:01:13   3837] *** Begin netlist parsing (mem=1174.5M) ***
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/10 16:01:13   3837] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/10 16:01:13   3837] To increase the message display limit, refer to the product command reference manual.
[03/10 16:01:13   3837] Created 811 new cells from 2 timing libraries.
[03/10 16:01:13   3837] Reading netlist ...
[03/10 16:01:13   3837] Backslashed names will retain backslash and a trailing blank character.
[03/10 16:01:13   3837] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.v.gz'
[03/10 16:01:13   3837] 
[03/10 16:01:13   3837] *** Memory Usage v#1 (Current mem = 1174.480M, initial mem = 149.258M) ***
[03/10 16:01:13   3837] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1174.5M) ***
[03/10 16:01:13   3837] Set top cell to mac_array.
[03/10 16:01:14   3838] Hooked 1622 DB cells to tlib cells.
[03/10 16:01:14   3838] Starting recursive module instantiation check.
[03/10 16:01:14   3838] No recursion found.
[03/10 16:01:14   3838] Building hierarchical netlist for Cell mac_array ...
[03/10 16:01:14   3838] *** Netlist is unique.
[03/10 16:01:14   3838] ** info: there are 1660 modules.
[03/10 16:01:14   3838] ** info: there are 3531 stdCell insts.
[03/10 16:01:14   3838] 
[03/10 16:01:14   3838] *** Memory Usage v#1 (Current mem = 1176.480M, initial mem = 149.258M) ***
[03/10 16:01:14   3838] *info: set bottom ioPad orient R0
[03/10 16:01:14   3838] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 16:01:14   3838] Type 'man IMPFP-3961' for more detail.
[03/10 16:01:14   3838] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/10 16:01:14   3838] Type 'man IMPFP-3961' for more detail.
[03/10 16:01:14   3838] Set Default Net Delay as 1000 ps.
[03/10 16:01:14   3838] Set Default Net Load as 0.5 pF. 
[03/10 16:01:14   3838] Set Default Input Pin Transition as 0.1 ps.
[03/10 16:01:14   3838] Loading preference file /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/gui.pref.tcl ...
[03/10 16:01:14   3838] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/10 16:01:14   3838] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/10 16:01:14   3838] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/10 16:01:14   3838] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/10 16:01:14   3838] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/10 16:01:14   3838] Updating process node dependent CCOpt properties for the 65nm process node.
[03/10 16:01:14   3838] Stripe will break at block ring.
[03/10 16:01:14   3838] **WARN: analysis view BC_VIEW not found, use default_view_setup
[03/10 16:01:14   3838] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/10 16:01:14   3838] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/10 16:01:14   3838] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 16:01:14   3838] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/10 16:01:14   3838] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/10 16:01:14   3838] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/10 16:01:14   3838] Importing multi-corner RC tables ... 
[03/10 16:01:14   3838] Summary of Active RC-Corners : 
[03/10 16:01:14   3838]  
[03/10 16:01:14   3838]  Analysis View: WC_VIEW
[03/10 16:01:14   3838]     RC-Corner Name        : Cmax
[03/10 16:01:14   3838]     RC-Corner Index       : 0
[03/10 16:01:14   3838]     RC-Corner Temperature : 125 Celsius
[03/10 16:01:14   3838]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/10 16:01:14   3838]     RC-Corner PreRoute Res Factor         : 1
[03/10 16:01:14   3838]     RC-Corner PreRoute Cap Factor         : 1
[03/10 16:01:14   3838]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 16:01:14   3838]  
[03/10 16:01:14   3838]  Analysis View: BC_VIEW
[03/10 16:01:14   3838]     RC-Corner Name        : Cmin
[03/10 16:01:14   3838]     RC-Corner Index       : 1
[03/10 16:01:14   3838]     RC-Corner Temperature : -40 Celsius
[03/10 16:01:14   3838]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/10 16:01:14   3838]     RC-Corner PreRoute Res Factor         : 1
[03/10 16:01:14   3838]     RC-Corner PreRoute Cap Factor         : 1
[03/10 16:01:14   3838]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/10 16:01:14   3838]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/10 16:01:14   3838]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/10 16:01:14   3838] *Info: initialize multi-corner CTS.
[03/10 16:01:14   3838] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
[03/10 16:01:15   3838] Current (total cpu=1:03:59, real=1:23:15, peak res=1161.6M, current mem=1267.4M)
[03/10 16:01:15   3838] INFO (CTE): Constraints read successfully.
[03/10 16:01:15   3838] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=648.2M, current mem=1277.1M)
[03/10 16:01:15   3838] Current (total cpu=1:03:59, real=1:23:15, peak res=1161.6M, current mem=1277.1M)
[03/10 16:01:15   3838] Summary for sequential cells idenfication: 
[03/10 16:01:15   3838] Identified SBFF number: 199
[03/10 16:01:15   3838] Identified MBFF number: 0
[03/10 16:01:15   3838] Not identified SBFF number: 0
[03/10 16:01:15   3838] Not identified MBFF number: 0
[03/10 16:01:15   3838] Number of sequential cells which are not FFs: 104
[03/10 16:01:15   3838] 
[03/10 16:01:15   3838] Total number of combinational cells: 492
[03/10 16:01:15   3838] Total number of sequential cells: 303
[03/10 16:01:15   3838] Total number of tristate cells: 11
[03/10 16:01:15   3838] Total number of level shifter cells: 0
[03/10 16:01:15   3838] Total number of power gating cells: 0
[03/10 16:01:15   3838] Total number of isolation cells: 0
[03/10 16:01:15   3838] Total number of power switch cells: 0
[03/10 16:01:15   3838] Total number of pulse generator cells: 0
[03/10 16:01:15   3838] Total number of always on buffers: 0
[03/10 16:01:15   3838] Total number of retention cells: 0
[03/10 16:01:15   3838] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/10 16:01:15   3838] Total number of usable buffers: 18
[03/10 16:01:15   3838] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/10 16:01:15   3838] Total number of unusable buffers: 9
[03/10 16:01:15   3838] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/10 16:01:15   3838] Total number of usable inverters: 18
[03/10 16:01:15   3838] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/10 16:01:15   3838] Total number of unusable inverters: 9
[03/10 16:01:15   3838] List of identified usable delay cells:
[03/10 16:01:15   3838] Total number of identified usable delay cells: 0
[03/10 16:01:15   3838] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/10 16:01:15   3838] Total number of identified unusable delay cells: 9
[03/10 16:01:15   3838] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[03/10 16:01:15   3838] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[03/10 16:01:15   3838] Type 'man IMPOPT-3058' for more detail.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[03/10 16:01:15   3838] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[03/10 16:01:15   3838] To increase the message display limit, refer to the product command reference manual.
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[03/10 16:01:15   3838]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[03/10 16:01:15   3838] Reading floorplan file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.fp.gz (mem = 1284.1M).
[03/10 16:01:15   3838] *info: reset 3810 existing net BottomPreferredLayer and AvoidDetour
[03/10 16:01:15   3838] Deleting old partition specification.
[03/10 16:01:15   3838] Set FPlanBox to (0 0 335600 331600)
[03/10 16:01:15   3838]  ... processed partition successfully.
[03/10 16:01:15   3838] There are 10 nets with bottomPreferredRoutingLayer being set
[03/10 16:01:15   3838] Extracting standard cell pins and blockage ...... 
[03/10 16:01:15   3838] Pin and blockage extraction finished
[03/10 16:01:15   3838] *** End loading floorplan (cpu = 0:00:00.0, mem = 1284.1M) ***
[03/10 16:01:15   3838] *** Checked 2 GNC rules.
[03/10 16:01:15   3838] *** applyConnectGlobalNets disabled.
[03/10 16:01:15   3838] Reading placement file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz.
[03/10 16:01:15   3838] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.place.gz" ...
[03/10 16:01:15   3838] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1284.1M) ***
[03/10 16:01:15   3838] Total net length = 3.765e+04 (1.693e+04 2.072e+04) (ext = 2.963e+03)
[03/10 16:01:15   3838] *** Checked 2 GNC rules.
[03/10 16:01:15   3838] *** Applying global-net connections...
[03/10 16:01:15   3838] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 16:01:15   3838] Reading routing file - /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.route.gz.
[03/10 16:01:15   3838] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Mar 10 14:49:37 2025 Format: 15.2) ...
[03/10 16:01:15   3838] Suppress "**WARN ..." messages.
[03/10 16:01:15   3838] routingBox: (0 0) (335600 331600)
[03/10 16:01:15   3838] coreBox:    (20000 20000) (315600 311600)
[03/10 16:01:15   3838] Un-suppress "**WARN ..." messages.
[03/10 16:01:15   3838] *** Total 3743 nets are successfully restored.
[03/10 16:01:15   3838] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1284.1M) ***
[03/10 16:01:15   3838] Reading DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz', current time is Mon Mar 10 16:01:15 2025 ...
[03/10 16:01:15   3838] --- DIVIDERCHAR '/'
[03/10 16:01:15   3838] --- UnitsPerDBU = 1.0000
[03/10 16:01:15   3838] Extracting macro/IO cell pins and blockage ...... 
[03/10 16:01:15   3838] Pin and blockage extraction finished
[03/10 16:01:15   3838] DEF file '/home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.def.gz' is parsed, current time is Mon Mar 10 16:01:15 2025.
[03/10 16:01:15   3839] Set Default Input Pin Transition as 0.1 ps.
[03/10 16:01:15   3839] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[03/10 16:01:15   3839] Updating RC grid for preRoute extraction ...
[03/10 16:01:15   3839] Initializing multi-corner capacitance tables ... 
[03/10 16:01:15   3839] Initializing multi-corner resistance tables ...
[03/10 16:01:15   3839] Loading rc congestion map /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/mac_array.congmap.gz ...
[03/10 16:01:16   3839] 
[03/10 16:01:16   3839] *** Summary of all messages that are not suppressed in this session:
[03/10 16:01:16   3839] Severity  ID               Count  Summary                                  
[03/10 16:01:16   3839] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 16:01:16   3839] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/10 16:01:16   3839] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/10 16:01:16   3839] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/10 16:01:16   3839] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/10 16:01:16   3839] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/10 16:01:16   3839] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 16:01:16   3839] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/10 16:01:16   3839] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[03/10 16:01:16   3839] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[03/10 16:01:16   3839] *** Message Summary: 2231 warning(s), 4 error(s)
[03/10 16:01:16   3839] 
[03/10 16:01:23   3840] <CMD> pan 6.822 -3.456
[03/10 16:01:30   3841] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 16:01:30   3841] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 16:01:31   3842] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 16:01:31   3842] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 16:01:32   3842] <CMD> setLayerPreference allM0 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM1Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM1 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM2Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM2 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM3Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM3 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM4Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM4 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM5Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM5 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM6Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM6 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM7Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM7 -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM8Cont -isVisible 0
[03/10 16:01:32   3842] <CMD> setLayerPreference allM8 -isVisible 0
[03/10 16:01:35   3842] <CMD> selectInst genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_310_0
[03/10 16:01:35   3842] <CMD> deselectAll
[03/10 16:01:35   3842] <CMD> selectInst genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_13_0
[03/10 16:01:35   3842] <CMD> deselectAll
[03/10 16:01:35   3842] <CMD> selectInst genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_10_
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/10 16:01:43   3844] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/10 16:01:43   3844] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/10 16:01:43   3844] <CMD> routeDesign
[03/10 16:01:43   3844] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.82 (MB), peak = 1501.31 (MB)
[03/10 16:01:43   3844] #**INFO: setDesignMode -flowEffort standard
[03/10 16:01:43   3844] #**INFO: multi-cut via swapping  will be performed after routing.
[03/10 16:01:43   3844] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/10 16:01:43   3844] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/10 16:01:43   3844] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/10 16:01:43   3844] #spOpts: N=65 
[03/10 16:01:43   3844] Core basic site is core
[03/10 16:01:43   3844] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 16:01:43   3844] Begin checking placement ... (start mem=1280.1M, init mem=1280.1M)
[03/10 16:01:43   3844] *info: Placed = 3531          
[03/10 16:01:43   3844] *info: Unplaced = 0           
[03/10 16:01:43   3844] Placement Density:59.36%(12791/21549)
[03/10 16:01:43   3844] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1280.1M)
[03/10 16:01:43   3844] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/10 16:01:43   3844] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/10 16:01:43   3844] 
[03/10 16:01:43   3844] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/10 16:01:43   3844] *** Changed status on (0) nets in Clock.
[03/10 16:01:43   3844] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1280.1M) ***
[03/10 16:01:43   3844] 
[03/10 16:01:43   3844] globalDetailRoute
[03/10 16:01:43   3844] 
[03/10 16:01:43   3844] #setNanoRouteMode -drouteAutoStop true
[03/10 16:01:43   3844] #setNanoRouteMode -drouteFixAntenna true
[03/10 16:01:43   3844] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/10 16:01:43   3844] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/10 16:01:43   3844] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 16:01:43   3844] #setNanoRouteMode -routeWithSiDriven true
[03/10 16:01:43   3844] #setNanoRouteMode -routeWithTimingDriven true
[03/10 16:01:43   3844] #Start globalDetailRoute on Mon Mar 10 16:01:43 2025
[03/10 16:01:43   3844] #
[03/10 16:01:43   3844] #Generating timing data, please wait...
[03/10 16:01:43   3844] #3741 total nets, 0 already routed, 0 will ignore in trialRoute
[03/10 16:01:43   3844] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/10 16:01:44   3844] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 16:01:44   3844] #Dump tif for version 2.1
[03/10 16:01:45   3846] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:01:45   3846] End delay calculation. (MEM=1459.2 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 16:01:45   3846] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/10 16:01:45   3846] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 996.30 (MB), peak = 1501.31 (MB)
[03/10 16:01:45   3846] #Done generating timing data.
[03/10 16:01:46   3847] ### Net info: total nets: 3810
[03/10 16:01:46   3847] ### Net info: dirty nets: 0
[03/10 16:01:46   3847] ### Net info: marked as disconnected nets: 0
[03/10 16:01:46   3847] ### Net info: fully routed nets: 0
[03/10 16:01:46   3847] ### Net info: trivial (single pin) nets: 0
[03/10 16:01:46   3847] ### Net info: unrouted nets: 3810
[03/10 16:01:46   3847] ### Net info: re-extraction nets: 0
[03/10 16:01:46   3847] ### Net info: ignored nets: 0
[03/10 16:01:46   3847] ### Net info: skip routing nets: 0
[03/10 16:01:46   3847] #Start reading timing information from file .timing_file_2000.tif.gz ...
[03/10 16:01:46   3847] #Read in timing information for 91 ports, 3531 instances from timing file .timing_file_2000.tif.gz.
[03/10 16:01:46   3847] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 16:01:46   3847] #Start routing data preparation.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 16:01:46   3847] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/10 16:01:46   3847] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/10 16:01:46   3847] #Minimum voltage of a net in the design = 0.000.
[03/10 16:01:46   3847] #Maximum voltage of a net in the design = 1.100.
[03/10 16:01:46   3847] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 16:01:46   3847] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 16:01:46   3847] #Voltage range [0.000 - 1.100] has 3808 nets.
[03/10 16:01:56   3856] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 16:01:56   3856] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:01:56   3856] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:01:56   3856] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:01:56   3856] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:01:56   3856] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:01:56   3856] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 16:01:56   3856] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 16:01:56   3857] #10/3741 = 0% of signal nets have been set as priority nets
[03/10 16:01:56   3857] #Regenerating Ggrids automatically.
[03/10 16:01:56   3857] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 16:01:56   3857] #Using automatically generated G-grids.
[03/10 16:01:56   3857] #Done routing data preparation.
[03/10 16:01:56   3857] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1018.88 (MB), peak = 1501.31 (MB)
[03/10 16:01:56   3857] #Merging special wires...
[03/10 16:01:56   3857] #Number of eco nets is 0
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #Start data preparation...
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #Data preparation is done on Mon Mar 10 16:01:56 2025
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #Analyzing routing resource...
[03/10 16:01:56   3857] #Routing resource analysis is done on Mon Mar 10 16:01:56 2025
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #  Resource Analysis:
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 16:01:56   3857] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 16:01:56   3857] #  --------------------------------------------------------------
[03/10 16:01:56   3857] #  Metal 1        H         750          78        3080    62.73%
[03/10 16:01:56   3857] #  Metal 2        V         756          83        3080     3.83%
[03/10 16:01:56   3857] #  Metal 3        H         828           0        3080     0.52%
[03/10 16:01:56   3857] #  Metal 4        V         526         313        3080     3.51%
[03/10 16:01:56   3857] #  Metal 5        H         828           0        3080     0.00%
[03/10 16:01:56   3857] #  Metal 6        V         839           0        3080     0.00%
[03/10 16:01:56   3857] #  Metal 7        H         207           0        3080     0.00%
[03/10 16:01:56   3857] #  Metal 8        V         210           0        3080     0.00%
[03/10 16:01:56   3857] #  --------------------------------------------------------------
[03/10 16:01:56   3857] #  Total                   4945       7.05%  24640     8.82%
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1020.19 (MB), peak = 1501.31 (MB)
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #start global routing iteration 1...
[03/10 16:01:56   3857] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.63 (MB), peak = 1501.31 (MB)
[03/10 16:01:56   3857] #
[03/10 16:01:56   3857] #start global routing iteration 2...
[03/10 16:01:57   3857] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1038.08 (MB), peak = 1501.31 (MB)
[03/10 16:01:57   3857] #
[03/10 16:01:57   3857] #start global routing iteration 3...
[03/10 16:01:57   3858] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1038.57 (MB), peak = 1501.31 (MB)
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[03/10 16:01:57   3858] #Total number of routable nets = 3741.
[03/10 16:01:57   3858] #Total number of nets in the design = 3810.
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #3741 routable nets have only global wires.
[03/10 16:01:57   3858] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #Routed nets constraints summary:
[03/10 16:01:57   3858] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #        Rules   Misc Constraints   Unconstrained  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #      Default                 10            3731  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #        Total                 10            3731  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #Routing constraints summary of the whole design:
[03/10 16:01:57   3858] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #        Rules   Misc Constraints   Unconstrained  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #      Default                 10            3731  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #        Total                 10            3731  
[03/10 16:01:57   3858] #------------------------------------------------
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #                 OverCon       OverCon       OverCon       OverCon          
[03/10 16:01:57   3858] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/10 16:01:57   3858] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
[03/10 16:01:57   3858] #  --------------------------------------------------------------------------
[03/10 16:01:57   3858] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 2    141(4.75%)     67(2.26%)     10(0.34%)      2(0.07%)   (7.41%)
[03/10 16:01:57   3858] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/10 16:01:57   3858] #  --------------------------------------------------------------------------
[03/10 16:01:57   3858] #     Total    141(0.61%)     67(0.29%)     10(0.04%)      2(0.01%)   (0.95%)
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[03/10 16:01:57   3858] #  Overflow after GR: 0.00% H + 1.82% V
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #Complete Global Routing.
[03/10 16:01:57   3858] #Total wire length = 40931 um.
[03/10 16:01:57   3858] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M1 = 66 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M2 = 15280 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M3 = 17626 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M4 = 6312 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M5 = 888 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M6 = 18 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M7 = 210 um.
[03/10 16:01:57   3858] #Total wire length on LAYER M8 = 531 um.
[03/10 16:01:57   3858] #Total number of vias = 19377
[03/10 16:01:57   3858] #Up-Via Summary (total 19377):
[03/10 16:01:57   3858] #           
[03/10 16:01:57   3858] #-----------------------
[03/10 16:01:57   3858] #  Metal 1        11291
[03/10 16:01:57   3858] #  Metal 2         6925
[03/10 16:01:57   3858] #  Metal 3          950
[03/10 16:01:57   3858] #  Metal 4          100
[03/10 16:01:57   3858] #  Metal 5           42
[03/10 16:01:57   3858] #  Metal 6           38
[03/10 16:01:57   3858] #  Metal 7           31
[03/10 16:01:57   3858] #-----------------------
[03/10 16:01:57   3858] #                 19377 
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #Max overcon = 8 tracks.
[03/10 16:01:57   3858] #Total overcon = 0.95%.
[03/10 16:01:57   3858] #Worst layer Gcell overcon rate = 0.00%.
[03/10 16:01:57   3858] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1038.60 (MB), peak = 1501.31 (MB)
[03/10 16:01:57   3858] #
[03/10 16:01:57   3858] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.82 (MB), peak = 1501.31 (MB)
[03/10 16:01:57   3858] #Start Track Assignment.
[03/10 16:01:57   3858] #Done with 4625 horizontal wires in 1 hboxes and 4702 vertical wires in 1 hboxes.
[03/10 16:01:58   3858] #Done with 911 horizontal wires in 1 hboxes and 1013 vertical wires in 1 hboxes.
[03/10 16:01:58   3858] #Complete Track Assignment.
[03/10 16:01:58   3858] #Total wire length = 44033 um.
[03/10 16:01:58   3858] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M1 = 2662 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M2 = 14919 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M3 = 18497 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M4 = 6293 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M5 = 902 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M6 = 18 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M7 = 209 um.
[03/10 16:01:58   3858] #Total wire length on LAYER M8 = 532 um.
[03/10 16:01:58   3858] #Total number of vias = 19377
[03/10 16:01:58   3858] #Up-Via Summary (total 19377):
[03/10 16:01:58   3858] #           
[03/10 16:01:58   3858] #-----------------------
[03/10 16:01:58   3858] #  Metal 1        11291
[03/10 16:01:58   3858] #  Metal 2         6925
[03/10 16:01:58   3858] #  Metal 3          950
[03/10 16:01:58   3858] #  Metal 4          100
[03/10 16:01:58   3858] #  Metal 5           42
[03/10 16:01:58   3858] #  Metal 6           38
[03/10 16:01:58   3858] #  Metal 7           31
[03/10 16:01:58   3858] #-----------------------
[03/10 16:01:58   3858] #                 19377 
[03/10 16:01:58   3858] #
[03/10 16:01:58   3858] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1035.40 (MB), peak = 1501.31 (MB)
[03/10 16:01:58   3858] #
[03/10 16:01:58   3858] #Cpu time = 00:00:11
[03/10 16:01:58   3858] #Elapsed time = 00:00:11
[03/10 16:01:58   3858] #Increased memory = 29.96 (MB)
[03/10 16:01:58   3858] #Total memory = 1035.40 (MB)
[03/10 16:01:58   3858] #Peak memory = 1501.31 (MB)
[03/10 16:01:58   3859] #routeSiEffort set to medium
[03/10 16:01:58   3859] #
[03/10 16:01:58   3859] #Start Detail Routing..
[03/10 16:01:58   3859] #start initial detail routing ...
[03/10 16:02:20   3881] #    number of violations = 3
[03/10 16:02:20   3881] #
[03/10 16:02:20   3881] #    By Layer and Type :
[03/10 16:02:20   3881] #	         EOLSpc    Short   Totals
[03/10 16:02:20   3881] #	M1            1        0        1
[03/10 16:02:20   3881] #	M2            0        1        1
[03/10 16:02:20   3881] #	M3            0        1        1
[03/10 16:02:20   3881] #	Totals        1        2        3
[03/10 16:02:20   3881] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1126.77 (MB), peak = 1501.31 (MB)
[03/10 16:02:20   3881] #start 1st optimization iteration ...
[03/10 16:02:20   3881] #    number of violations = 0
[03/10 16:02:20   3881] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.60 (MB), peak = 1501.31 (MB)
[03/10 16:02:20   3881] #Complete Detail Routing.
[03/10 16:02:20   3881] #Total wire length = 44751 um.
[03/10 16:02:20   3881] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M1 = 1910 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M2 = 17546 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M3 = 16234 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M4 = 7333 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M5 = 1013 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M6 = 34 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M7 = 185 um.
[03/10 16:02:20   3881] #Total wire length on LAYER M8 = 497 um.
[03/10 16:02:20   3881] #Total number of vias = 20877
[03/10 16:02:20   3881] #Total number of multi-cut vias = 92 (  0.4%)
[03/10 16:02:20   3881] #Total number of single cut vias = 20785 ( 99.6%)
[03/10 16:02:20   3881] #Up-Via Summary (total 20877):
[03/10 16:02:20   3881] #                   single-cut          multi-cut      Total
[03/10 16:02:20   3881] #-----------------------------------------------------------
[03/10 16:02:20   3881] #  Metal 1       11642 ( 99.4%)        71 (  0.6%)      11713
[03/10 16:02:20   3881] #  Metal 2        7755 (100.0%)         0 (  0.0%)       7755
[03/10 16:02:20   3881] #  Metal 3        1236 (100.0%)         0 (  0.0%)       1236
[03/10 16:02:20   3881] #  Metal 4         105 (100.0%)         0 (  0.0%)        105
[03/10 16:02:20   3881] #  Metal 5           4 ( 16.0%)        21 ( 84.0%)         25
[03/10 16:02:20   3881] #  Metal 6          21 (100.0%)         0 (  0.0%)         21
[03/10 16:02:20   3881] #  Metal 7          22 (100.0%)         0 (  0.0%)         22
[03/10 16:02:20   3881] #-----------------------------------------------------------
[03/10 16:02:20   3881] #                20785 ( 99.6%)        92 (  0.4%)      20877 
[03/10 16:02:20   3881] #
[03/10 16:02:20   3881] #Total number of DRC violations = 0
[03/10 16:02:20   3881] #Cpu time = 00:00:23
[03/10 16:02:20   3881] #Elapsed time = 00:00:23
[03/10 16:02:20   3881] #Increased memory = 1.90 (MB)
[03/10 16:02:20   3881] #Total memory = 1037.30 (MB)
[03/10 16:02:20   3881] #Peak memory = 1501.31 (MB)
[03/10 16:02:20   3881] #
[03/10 16:02:20   3881] #start routing for process antenna violation fix ...
[03/10 16:02:21   3882] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.12 (MB), peak = 1501.31 (MB)
[03/10 16:02:21   3882] #
[03/10 16:02:21   3882] #Total wire length = 44751 um.
[03/10 16:02:21   3882] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M1 = 1910 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M2 = 17546 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M3 = 16234 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M4 = 7333 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M5 = 1013 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M6 = 34 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M7 = 185 um.
[03/10 16:02:21   3882] #Total wire length on LAYER M8 = 497 um.
[03/10 16:02:21   3882] #Total number of vias = 20877
[03/10 16:02:21   3882] #Total number of multi-cut vias = 92 (  0.4%)
[03/10 16:02:21   3882] #Total number of single cut vias = 20785 ( 99.6%)
[03/10 16:02:21   3882] #Up-Via Summary (total 20877):
[03/10 16:02:21   3882] #                   single-cut          multi-cut      Total
[03/10 16:02:21   3882] #-----------------------------------------------------------
[03/10 16:02:21   3882] #  Metal 1       11642 ( 99.4%)        71 (  0.6%)      11713
[03/10 16:02:21   3882] #  Metal 2        7755 (100.0%)         0 (  0.0%)       7755
[03/10 16:02:21   3882] #  Metal 3        1236 (100.0%)         0 (  0.0%)       1236
[03/10 16:02:21   3882] #  Metal 4         105 (100.0%)         0 (  0.0%)        105
[03/10 16:02:21   3882] #  Metal 5           4 ( 16.0%)        21 ( 84.0%)         25
[03/10 16:02:21   3882] #  Metal 6          21 (100.0%)         0 (  0.0%)         21
[03/10 16:02:21   3882] #  Metal 7          22 (100.0%)         0 (  0.0%)         22
[03/10 16:02:21   3882] #-----------------------------------------------------------
[03/10 16:02:21   3882] #                20785 ( 99.6%)        92 (  0.4%)      20877 
[03/10 16:02:21   3882] #
[03/10 16:02:21   3882] #Total number of DRC violations = 0
[03/10 16:02:21   3882] #Total number of net violated process antenna rule = 0
[03/10 16:02:21   3882] #
[03/10 16:02:22   3882] #
[03/10 16:02:22   3882] #Start Post Route wire spreading..
[03/10 16:02:22   3882] #
[03/10 16:02:22   3882] #Start data preparation for wire spreading...
[03/10 16:02:22   3882] #
[03/10 16:02:22   3882] #Data preparation is done on Mon Mar 10 16:02:22 2025
[03/10 16:02:22   3882] #
[03/10 16:02:22   3882] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.12 (MB), peak = 1501.31 (MB)
[03/10 16:02:22   3882] #
[03/10 16:02:22   3882] #Start Post Route Wire Spread.
[03/10 16:02:22   3883] #Done with 468 horizontal wires in 1 hboxes and 401 vertical wires in 1 hboxes.
[03/10 16:02:22   3883] #Complete Post Route Wire Spread.
[03/10 16:02:22   3883] #
[03/10 16:02:22   3883] #Total wire length = 45103 um.
[03/10 16:02:22   3883] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M1 = 1919 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M2 = 17635 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M3 = 16415 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M4 = 7400 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M5 = 1015 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M6 = 34 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M7 = 185 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M8 = 500 um.
[03/10 16:02:22   3883] #Total number of vias = 20877
[03/10 16:02:22   3883] #Total number of multi-cut vias = 92 (  0.4%)
[03/10 16:02:22   3883] #Total number of single cut vias = 20785 ( 99.6%)
[03/10 16:02:22   3883] #Up-Via Summary (total 20877):
[03/10 16:02:22   3883] #                   single-cut          multi-cut      Total
[03/10 16:02:22   3883] #-----------------------------------------------------------
[03/10 16:02:22   3883] #  Metal 1       11642 ( 99.4%)        71 (  0.6%)      11713
[03/10 16:02:22   3883] #  Metal 2        7755 (100.0%)         0 (  0.0%)       7755
[03/10 16:02:22   3883] #  Metal 3        1236 (100.0%)         0 (  0.0%)       1236
[03/10 16:02:22   3883] #  Metal 4         105 (100.0%)         0 (  0.0%)        105
[03/10 16:02:22   3883] #  Metal 5           4 ( 16.0%)        21 ( 84.0%)         25
[03/10 16:02:22   3883] #  Metal 6          21 (100.0%)         0 (  0.0%)         21
[03/10 16:02:22   3883] #  Metal 7          22 (100.0%)         0 (  0.0%)         22
[03/10 16:02:22   3883] #-----------------------------------------------------------
[03/10 16:02:22   3883] #                20785 ( 99.6%)        92 (  0.4%)      20877 
[03/10 16:02:22   3883] #
[03/10 16:02:22   3883] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1049.57 (MB), peak = 1501.31 (MB)
[03/10 16:02:22   3883] #
[03/10 16:02:22   3883] #Post Route wire spread is done.
[03/10 16:02:22   3883] #Total wire length = 45103 um.
[03/10 16:02:22   3883] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M1 = 1919 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M2 = 17635 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M3 = 16415 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M4 = 7400 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M5 = 1015 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M6 = 34 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M7 = 185 um.
[03/10 16:02:22   3883] #Total wire length on LAYER M8 = 500 um.
[03/10 16:02:22   3883] #Total number of vias = 20877
[03/10 16:02:22   3883] #Total number of multi-cut vias = 92 (  0.4%)
[03/10 16:02:22   3883] #Total number of single cut vias = 20785 ( 99.6%)
[03/10 16:02:22   3883] #Up-Via Summary (total 20877):
[03/10 16:02:22   3883] #                   single-cut          multi-cut      Total
[03/10 16:02:22   3883] #-----------------------------------------------------------
[03/10 16:02:22   3883] #  Metal 1       11642 ( 99.4%)        71 (  0.6%)      11713
[03/10 16:02:22   3883] #  Metal 2        7755 (100.0%)         0 (  0.0%)       7755
[03/10 16:02:22   3883] #  Metal 3        1236 (100.0%)         0 (  0.0%)       1236
[03/10 16:02:22   3883] #  Metal 4         105 (100.0%)         0 (  0.0%)        105
[03/10 16:02:22   3883] #  Metal 5           4 ( 16.0%)        21 ( 84.0%)         25
[03/10 16:02:22   3883] #  Metal 6          21 (100.0%)         0 (  0.0%)         21
[03/10 16:02:22   3883] #  Metal 7          22 (100.0%)         0 (  0.0%)         22
[03/10 16:02:22   3883] #-----------------------------------------------------------
[03/10 16:02:22   3883] #                20785 ( 99.6%)        92 (  0.4%)      20877 
[03/10 16:02:22   3883] #
[03/10 16:02:23   3883] #
[03/10 16:02:23   3883] #Start DRC checking..
[03/10 16:02:24   3885] #    number of violations = 0
[03/10 16:02:24   3885] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1103.16 (MB), peak = 1501.31 (MB)
[03/10 16:02:24   3885] #CELL_VIEW mac_array,init has no DRC violation.
[03/10 16:02:24   3885] #Total number of DRC violations = 0
[03/10 16:02:24   3885] #Total number of net violated process antenna rule = 0
[03/10 16:02:25   3885] #
[03/10 16:02:25   3885] #Start Post Route via swapping..
[03/10 16:02:28   3888] #    number of violations = 0
[03/10 16:02:28   3888] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1040.57 (MB), peak = 1501.31 (MB)
[03/10 16:02:28   3889] #    number of violations = 0
[03/10 16:02:28   3889] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1040.74 (MB), peak = 1501.31 (MB)
[03/10 16:02:28   3889] #CELL_VIEW mac_array,init has no DRC violation.
[03/10 16:02:28   3889] #Total number of DRC violations = 0
[03/10 16:02:28   3889] #Total number of net violated process antenna rule = 0
[03/10 16:02:28   3889] #Post Route via swapping is done.
[03/10 16:02:28   3889] #Total wire length = 45103 um.
[03/10 16:02:28   3889] #Total half perimeter of net bounding box = 41972 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M1 = 1919 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M2 = 17635 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M3 = 16415 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M4 = 7400 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M5 = 1015 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M6 = 34 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M7 = 185 um.
[03/10 16:02:28   3889] #Total wire length on LAYER M8 = 500 um.
[03/10 16:02:28   3889] #Total number of vias = 20877
[03/10 16:02:28   3889] #Total number of multi-cut vias = 14597 ( 69.9%)
[03/10 16:02:28   3889] #Total number of single cut vias = 6280 ( 30.1%)
[03/10 16:02:28   3889] #Up-Via Summary (total 20877):
[03/10 16:02:28   3889] #                   single-cut          multi-cut      Total
[03/10 16:02:28   3889] #-----------------------------------------------------------
[03/10 16:02:28   3889] #  Metal 1        6247 ( 53.3%)      5466 ( 46.7%)      11713
[03/10 16:02:28   3889] #  Metal 2          33 (  0.4%)      7722 ( 99.6%)       7755
[03/10 16:02:28   3889] #  Metal 3           0 (  0.0%)      1236 (100.0%)       1236
[03/10 16:02:28   3889] #  Metal 4           0 (  0.0%)       105 (100.0%)        105
[03/10 16:02:28   3889] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:02:28   3889] #  Metal 6           0 (  0.0%)        21 (100.0%)         21
[03/10 16:02:28   3889] #  Metal 7           0 (  0.0%)        22 (100.0%)         22
[03/10 16:02:28   3889] #-----------------------------------------------------------
[03/10 16:02:28   3889] #                 6280 ( 30.1%)     14597 ( 69.9%)      20877 
[03/10 16:02:28   3889] #
[03/10 16:02:28   3889] #detailRoute Statistics:
[03/10 16:02:28   3889] #Cpu time = 00:00:30
[03/10 16:02:28   3889] #Elapsed time = 00:00:30
[03/10 16:02:28   3889] #Increased memory = 3.61 (MB)
[03/10 16:02:28   3889] #Total memory = 1039.01 (MB)
[03/10 16:02:28   3889] #Peak memory = 1501.31 (MB)
[03/10 16:02:28   3889] #
[03/10 16:02:28   3889] #globalDetailRoute statistics:
[03/10 16:02:28   3889] #Cpu time = 00:00:45
[03/10 16:02:28   3889] #Elapsed time = 00:00:45
[03/10 16:02:28   3889] #Increased memory = 61.65 (MB)
[03/10 16:02:28   3889] #Total memory = 1029.65 (MB)
[03/10 16:02:28   3889] #Peak memory = 1501.31 (MB)
[03/10 16:02:28   3889] #Number of warnings = 28
[03/10 16:02:28   3889] #Total number of warnings = 229
[03/10 16:02:28   3889] #Number of fails = 0
[03/10 16:02:28   3889] #Total number of fails = 0
[03/10 16:02:28   3889] #Complete globalDetailRoute on Mon Mar 10 16:02:28 2025
[03/10 16:02:28   3889] #
[03/10 16:02:28   3889] #routeDesign: cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1029.65 (MB), peak = 1501.31 (MB)
[03/10 16:02:28   3889] 
[03/10 16:02:28   3889] *** Summary of all messages that are not suppressed in this session:
[03/10 16:02:28   3889] Severity  ID               Count  Summary                                  
[03/10 16:02:28   3889] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/10 16:02:28   3889] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/10 16:02:28   3889] *** Message Summary: 2 warning(s), 0 error(s)
[03/10 16:02:28   3889] 
[03/10 16:02:28   3889] <CMD> setExtractRCMode -engine postRoute
[03/10 16:02:28   3889] <CMD> extractRC
[03/10 16:02:28   3889] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 16:02:28   3889] Extraction called for design 'mac_array' of instances=3531 and nets=3810 using extraction engine 'postRoute' at effort level 'low' .
[03/10 16:02:28   3889] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 16:02:28   3889] RC Extraction called in multi-corner(2) mode.
[03/10 16:02:28   3889] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 16:02:28   3889] Process corner(s) are loaded.
[03/10 16:02:28   3889]  Corner: Cmax
[03/10 16:02:28   3889]  Corner: Cmin
[03/10 16:02:28   3889] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d  -extended
[03/10 16:02:28   3889] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 16:02:28   3889]       RC Corner Indexes            0       1   
[03/10 16:02:28   3889] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 16:02:28   3889] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 16:02:28   3889] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:28   3889] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:28   3889] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:28   3889] Shrink Factor                : 1.00000
[03/10 16:02:28   3889] Initializing multi-corner capacitance tables ... 
[03/10 16:02:28   3889] Initializing multi-corner resistance tables ...
[03/10 16:02:28   3889] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1374.7M)
[03/10 16:02:28   3889] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for storing RC.
[03/10 16:02:28   3889] Extracted 10.0066% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 20.0062% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 30.0059% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 40.0055% (CPU Time= 0:00:00.1  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 50.0052% (CPU Time= 0:00:00.2  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 70.0045% (CPU Time= 0:00:00.2  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 80.0042% (CPU Time= 0:00:00.2  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 90.0038% (CPU Time= 0:00:00.3  MEM= 1428.3M)
[03/10 16:02:28   3889] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1428.3M)
[03/10 16:02:28   3889] Number of Extracted Resistors     : 53039
[03/10 16:02:28   3889] Number of Extracted Ground Cap.   : 53500
[03/10 16:02:28   3889] Number of Extracted Coupling Cap. : 68584
[03/10 16:02:28   3889] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:28   3889] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 16:02:28   3889]  Corner: Cmax
[03/10 16:02:28   3889]  Corner: Cmin
[03/10 16:02:28   3889] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1416.3M)
[03/10 16:02:28   3889] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb_Filter.rcdb.d' for storing RC.
[03/10 16:02:29   3889] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d'. 3741 times net's RC data read were performed.
[03/10 16:02:29   3889] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1424.312M)
[03/10 16:02:29   3889] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:29   3889] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1424.312M)
[03/10 16:02:29   3889] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1424.312M)
[03/10 16:02:29   3889] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/10 16:02:29   3889] <CMD> optDesign -postRoute -setup -hold
[03/10 16:02:29   3889] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/10 16:02:29   3889] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/10 16:02:29   3889] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 16:02:29   3889] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 16:02:29   3889] -setupDynamicPowerViewAsDefaultView false
[03/10 16:02:29   3889]                                            # bool, default=false, private
[03/10 16:02:29   3889] #spOpts: N=65 
[03/10 16:02:29   3889] Core basic site is core
[03/10 16:02:29   3889] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 16:02:29   3889] Summary for sequential cells idenfication: 
[03/10 16:02:29   3889] Identified SBFF number: 199
[03/10 16:02:29   3889] Identified MBFF number: 0
[03/10 16:02:29   3889] Not identified SBFF number: 0
[03/10 16:02:29   3889] Not identified MBFF number: 0
[03/10 16:02:29   3889] Number of sequential cells which are not FFs: 104
[03/10 16:02:29   3889] 
[03/10 16:02:29   3889] #spOpts: N=65 mergeVia=F 
[03/10 16:02:29   3889] Switching SI Aware to true by default in postroute mode   
[03/10 16:02:29   3889] GigaOpt running with 1 threads.
[03/10 16:02:29   3889] Info: 1 threads available for lower-level modules during optimization.
[03/10 16:02:29   3889] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/10 16:02:29   3889] 	Cell FILL1_LL, site bcore.
[03/10 16:02:29   3889] 	Cell FILL_NW_HH, site bcore.
[03/10 16:02:29   3889] 	Cell FILL_NW_LL, site bcore.
[03/10 16:02:29   3889] 	Cell GFILL, site gacore.
[03/10 16:02:29   3889] 	Cell GFILL10, site gacore.
[03/10 16:02:29   3889] 	Cell GFILL2, site gacore.
[03/10 16:02:29   3889] 	Cell GFILL3, site gacore.
[03/10 16:02:29   3889] 	Cell GFILL4, site gacore.
[03/10 16:02:29   3889] 	Cell LVLLHCD1, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHCD2, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHCD4, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHCD8, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHD1, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHD2, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHD4, site bcore.
[03/10 16:02:29   3889] 	Cell LVLLHD8, site bcore.
[03/10 16:02:29   3889] .
[03/10 16:02:29   3889] Initializing multi-corner capacitance tables ... 
[03/10 16:02:29   3889] Initializing multi-corner resistance tables ...
[03/10 16:02:30   3891] Effort level <high> specified for reg2reg path_group
[03/10 16:02:30   3891] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1426.3M, totSessionCpu=1:04:51 **
[03/10 16:02:30   3891] #Created 847 library cell signatures
[03/10 16:02:30   3891] #Created 3810 NETS and 0 SPECIALNETS signatures
[03/10 16:02:30   3891] #Created 3532 instance signatures
[03/10 16:02:30   3891] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.83 (MB), peak = 1501.31 (MB)
[03/10 16:02:30   3891] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.83 (MB), peak = 1501.31 (MB)
[03/10 16:02:30   3891] #spOpts: N=65 
[03/10 16:02:30   3891] Begin checking placement ... (start mem=1426.3M, init mem=1426.3M)
[03/10 16:02:30   3891] *info: Placed = 3531          
[03/10 16:02:30   3891] *info: Unplaced = 0           
[03/10 16:02:30   3891] Placement Density:59.36%(12791/21549)
[03/10 16:02:30   3891] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1426.3M)
[03/10 16:02:30   3891]  Initial DC engine is -> aae
[03/10 16:02:30   3891]  
[03/10 16:02:30   3891]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/10 16:02:30   3891]  
[03/10 16:02:30   3891]  
[03/10 16:02:30   3891]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/10 16:02:30   3891]  
[03/10 16:02:30   3891] Reset EOS DB
[03/10 16:02:30   3891] Ignoring AAE DB Resetting ...
[03/10 16:02:30   3891]  Set Options for AAE Based Opt flow 
[03/10 16:02:30   3891] *** optDesign -postRoute ***
[03/10 16:02:30   3891] DRC Margin: user margin 0.0; extra margin 0
[03/10 16:02:30   3891] Setup Target Slack: user slack 0
[03/10 16:02:30   3891] Hold Target Slack: user slack 0
[03/10 16:02:30   3891] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/10 16:02:30   3891] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/10 16:02:30   3891] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/10 16:02:30   3891] -setupDynamicPowerViewAsDefaultView false
[03/10 16:02:30   3891]                                            # bool, default=false, private
[03/10 16:02:31   3891] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 16:02:31   3891] Type 'man IMPOPT-3195' for more detail.
[03/10 16:02:31   3891] Include MVT Delays for Hold Opt
[03/10 16:02:31   3891] ** INFO : this run is activating 'postRoute' automaton
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891] Type 'man IMPOPT-3663' for more detail.
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891] Power view               = WC_VIEW
[03/10 16:02:31   3891] Number of VT partitions  = 2
[03/10 16:02:31   3891] Standard cells in design = 811
[03/10 16:02:31   3891] Instances in design      = 3531
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891] Instance distribution across the VT partitions:
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891]  LVT : inst = 1556 (44.1%), cells = 335 (41%)
[03/10 16:02:31   3891]    Lib tcbn65gpluswc        : inst = 1556 (44.1%)
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891]  HVT : inst = 1975 (55.9%), cells = 457 (56%)
[03/10 16:02:31   3891]    Lib tcbn65gpluswc        : inst = 1975 (55.9%)
[03/10 16:02:31   3891] 
[03/10 16:02:31   3891] Reporting took 0 sec
[03/10 16:02:31   3891] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 16:02:31   3891] Extraction called for design 'mac_array' of instances=3531 and nets=3810 using extraction engine 'postRoute' at effort level 'low' .
[03/10 16:02:31   3891] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 16:02:31   3891] RC Extraction called in multi-corner(2) mode.
[03/10 16:02:31   3891] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 16:02:31   3891] Process corner(s) are loaded.
[03/10 16:02:31   3891]  Corner: Cmax
[03/10 16:02:31   3891]  Corner: Cmin
[03/10 16:02:31   3891] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d -maxResLength 200  -extended
[03/10 16:02:31   3891] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 16:02:31   3891]       RC Corner Indexes            0       1   
[03/10 16:02:31   3891] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 16:02:31   3891] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 16:02:31   3891] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:31   3891] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:31   3891] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 16:02:31   3891] Shrink Factor                : 1.00000
[03/10 16:02:31   3891] Initializing multi-corner capacitance tables ... 
[03/10 16:02:31   3891] Initializing multi-corner resistance tables ...
[03/10 16:02:31   3891] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1405.8M)
[03/10 16:02:31   3891] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for storing RC.
[03/10 16:02:31   3891] Extracted 10.0066% (CPU Time= 0:00:00.1  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 20.0062% (CPU Time= 0:00:00.1  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 30.0059% (CPU Time= 0:00:00.2  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 40.0055% (CPU Time= 0:00:00.2  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 50.0052% (CPU Time= 0:00:00.2  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 70.0045% (CPU Time= 0:00:00.2  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 80.0042% (CPU Time= 0:00:00.3  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 90.0038% (CPU Time= 0:00:00.3  MEM= 1441.8M)
[03/10 16:02:31   3892] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1441.8M)
[03/10 16:02:31   3892] Number of Extracted Resistors     : 53039
[03/10 16:02:31   3892] Number of Extracted Ground Cap.   : 53500
[03/10 16:02:31   3892] Number of Extracted Coupling Cap. : 68584
[03/10 16:02:31   3892] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:31   3892] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 16:02:31   3892]  Corner: Cmax
[03/10 16:02:31   3892]  Corner: Cmin
[03/10 16:02:31   3892] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1421.8M)
[03/10 16:02:31   3892] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb_Filter.rcdb.d' for storing RC.
[03/10 16:02:32   3892] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d'. 3741 times net's RC data read were performed.
[03/10 16:02:32   3892] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1425.758M)
[03/10 16:02:32   3892] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:32   3892] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1425.758M)
[03/10 16:02:32   3892] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1425.758M)
[03/10 16:02:32   3892] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:32   3892] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1425.8M)
[03/10 16:02:32   3892] Initializing multi-corner capacitance tables ... 
[03/10 16:02:32   3892] Initializing multi-corner resistance tables ...
[03/10 16:02:32   3892] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/10 16:02:32   3892] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:02:32   3892] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1511.6M)
[03/10 16:02:33   3893] **INFO: Starting Blocking QThread with 1 CPU
[03/10 16:02:33   3893]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 16:02:33   3893] #################################################################################
[03/10 16:02:33   3893] # Design Stage: PostRoute
[03/10 16:02:33   3893] # Design Name: mac_array
[03/10 16:02:33   3893] # Design Mode: 65nm
[03/10 16:02:33   3893] # Analysis Mode: MMMC OCV 
[03/10 16:02:33   3893] # Parasitics Mode: SPEF/RCDB
[03/10 16:02:33   3893] # Signoff Settings: SI Off 
[03/10 16:02:33   3893] #################################################################################
[03/10 16:02:33   3893] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:02:33   3893] Calculate late delays in OCV mode...
[03/10 16:02:33   3893] Calculate early delays in OCV mode...
[03/10 16:02:33   3893] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 16:02:33   3893] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 16:02:33   3893] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:02:33   3893] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/10 16:02:33   3893] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/10 16:02:33   3893] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:02.7 mem=0.0M)
[03/10 16:02:33   3893] Done building cte hold timing graph (HoldAware) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:00:02.7 mem=0.0M ***
[03/10 16:02:34   3893]  
_______________________________________________________________________
[03/10 16:02:34   3893] Starting SI iteration 1 using Infinite Timing Windows
[03/10 16:02:34   3893] Begin IPO call back ...
[03/10 16:02:34   3893] End IPO call back ...
[03/10 16:02:34   3893] #################################################################################
[03/10 16:02:34   3893] # Design Stage: PostRoute
[03/10 16:02:34   3893] # Design Name: mac_array
[03/10 16:02:34   3893] # Design Mode: 65nm
[03/10 16:02:34   3893] # Analysis Mode: MMMC OCV 
[03/10 16:02:34   3893] # Parasitics Mode: SPEF/RCDB
[03/10 16:02:34   3893] # Signoff Settings: SI On 
[03/10 16:02:34   3893] #################################################################################
[03/10 16:02:34   3893] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:02:34   3893] Setting infinite Tws ...
[03/10 16:02:34   3893] First Iteration Infinite Tw... 
[03/10 16:02:34   3893] Calculate early delays in OCV mode...
[03/10 16:02:34   3893] Calculate late delays in OCV mode...
[03/10 16:02:34   3893] Topological Sorting (CPU = 0:00:00.0, MEM = 1509.6M, InitMEM = 1509.6M)
[03/10 16:02:35   3894] AAE_INFO-618: Total number of nets in the design is 3810,  98.2 percent of the nets selected for SI analysis
[03/10 16:02:35   3894] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:02:35   3894] End delay calculation. (MEM=1525.75 CPU=0:00:01.0 REAL=0:00:01.0)
[03/10 16:02:35   3894] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_pjSgvO/.AAE_2000/waveform.data...
[03/10 16:02:35   3894] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1525.8M) ***
[03/10 16:02:35   3894] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1525.8M)
[03/10 16:02:35   3894] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 16:02:35   3894] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1525.8M)
[03/10 16:02:35   3894] 
[03/10 16:02:35   3894] Executing IPO callback for view pruning ..
[03/10 16:02:35   3894] Starting SI iteration 2
[03/10 16:02:35   3894] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:02:35   3894] Calculate early delays in OCV mode...
[03/10 16:02:35   3894] Calculate late delays in OCV mode...
[03/10 16:02:35   3894] AAE_INFO-618: Total number of nets in the design is 3810,  3.3 percent of the nets selected for SI analysis
[03/10 16:02:35   3894] End delay calculation. (MEM=1501.8 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 16:02:35   3894] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1501.8M) ***
[03/10 16:02:35   3895] *** Done Building Timing Graph (cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=1:04:55 mem=1501.8M)
[03/10 16:02:35   3895] ** Profile ** Start :  cpu=0:00:00.0, mem=1501.8M
[03/10 16:02:35   3895] ** Profile ** Other data :  cpu=0:00:00.0, mem=1501.8M
[03/10 16:02:35   3895] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1501.8M
[03/10 16:02:35   3895] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1501.8M
[03/10 16:02:35   3895] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.041  | -0.041  |  0.038  |
|           TNS (ns):| -0.199  | -0.199  |  0.000  |
|    Violating Paths:|   18    |   18    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.358%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1434.9M, totSessionCpu=1:04:55 **
[03/10 16:02:35   3895] Setting latch borrow mode to budget during optimization.
[03/10 16:02:36   3895] Glitch fixing enabled
[03/10 16:02:36   3895] <optDesign CMD> fixdrv  all VT Cells
[03/10 16:02:36   3895] Leakage Power Opt: re-selecting buf/inv list 
[03/10 16:02:36   3895] Summary for sequential cells idenfication: 
[03/10 16:02:36   3895] Identified SBFF number: 199
[03/10 16:02:36   3895] Identified MBFF number: 0
[03/10 16:02:36   3895] Not identified SBFF number: 0
[03/10 16:02:36   3895] Not identified MBFF number: 0
[03/10 16:02:36   3895] Number of sequential cells which are not FFs: 104
[03/10 16:02:36   3895] 
[03/10 16:02:36   3895] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:36   3895] optDesignOneStep: Leakage Power Flow
[03/10 16:02:36   3895] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:36   3895] **INFO: Start fixing DRV (Mem = 1501.70M) ...
[03/10 16:02:36   3895] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/10 16:02:36   3895] **INFO: Start fixing DRV iteration 1 ...
[03/10 16:02:36   3895] Begin: GigaOpt DRV Optimization
[03/10 16:02:36   3895] Glitch fixing enabled
[03/10 16:02:36   3895] Info: 1 clock net  excluded from IPO operation.
[03/10 16:02:36   3895] Summary for sequential cells idenfication: 
[03/10 16:02:36   3895] Identified SBFF number: 199
[03/10 16:02:36   3895] Identified MBFF number: 0
[03/10 16:02:36   3895] Not identified SBFF number: 0
[03/10 16:02:36   3895] Not identified MBFF number: 0
[03/10 16:02:36   3895] Number of sequential cells which are not FFs: 104
[03/10 16:02:36   3895] 
[03/10 16:02:36   3895] DRV pessimism of 5.00% is used.
[03/10 16:02:36   3895] PhyDesignGrid: maxLocalDensity 0.96
[03/10 16:02:36   3895] #spOpts: N=65 mergeVia=F 
[03/10 16:02:39   3898] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 16:02:39   3898] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/10 16:02:39   3898] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 16:02:39   3898] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/10 16:02:39   3898] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 16:02:39   3898] DEBUG: @coeDRVCandCache::init.
[03/10 16:02:39   3898] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 16:02:39   3898] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  59.36  |            |           |
[03/10 16:02:39   3898] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/10 16:02:39   3898] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.04 |          0|          0|          0|  59.36  |   0:00:00.0|    1751.1M|
[03/10 16:02:39   3898] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/10 16:02:39   3898] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:02:39   3898] Layer 7 has 10 constrained nets 
[03/10 16:02:39   3898] **** End NDR-Layer Usage Statistics ****
[03/10 16:02:39   3898] 
[03/10 16:02:39   3898] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1751.1M) ***
[03/10 16:02:39   3898] 
[03/10 16:02:39   3898] Begin: glitch net info
[03/10 16:02:39   3898] glitch slack range: number of glitch nets
[03/10 16:02:39   3898] glitch slack < -0.32 : 0
[03/10 16:02:39   3898] -0.32 < glitch slack < -0.28 : 0
[03/10 16:02:39   3898] -0.28 < glitch slack < -0.24 : 0
[03/10 16:02:39   3898] -0.24 < glitch slack < -0.2 : 0
[03/10 16:02:39   3898] -0.2 < glitch slack < -0.16 : 0
[03/10 16:02:39   3898] -0.16 < glitch slack < -0.12 : 0
[03/10 16:02:39   3898] -0.12 < glitch slack < -0.08 : 0
[03/10 16:02:39   3898] -0.08 < glitch slack < -0.04 : 0
[03/10 16:02:39   3898] -0.04 < glitch slack : 0
[03/10 16:02:39   3898] End: glitch net info
[03/10 16:02:39   3898] DEBUG: @coeDRVCandCache::cleanup.
[03/10 16:02:39   3898] drv optimizer changes nothing and skips refinePlace
[03/10 16:02:39   3898] End: GigaOpt DRV Optimization
[03/10 16:02:39   3898] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1607.5M, totSessionCpu=1:04:59 **
[03/10 16:02:39   3898] *info:
[03/10 16:02:39   3898] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1607.45M).
[03/10 16:02:39   3898] Leakage Power Opt: resetting the buf/inv selection
[03/10 16:02:39   3898] ** Profile ** Start :  cpu=0:00:00.0, mem=1607.5M
[03/10 16:02:39   3898] ** Profile ** Other data :  cpu=0:00:00.0, mem=1607.5M
[03/10 16:02:39   3898] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1617.5M
[03/10 16:02:39   3898] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1617.5M
[03/10 16:02:39   3898] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.06min real=0.05min mem=1607.5M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.041  | -0.041  |  0.038  |
|           TNS (ns):| -0.199  | -0.199  |  0.000  |
|    Violating Paths:|   18    |   18    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.358%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1617.5M
[03/10 16:02:39   3898] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1607.5M, totSessionCpu=1:04:59 **
[03/10 16:02:39   3899]   Timing Snapshot: (REF)
[03/10 16:02:39   3899]      Weighted WNS: 0.000
[03/10 16:02:39   3899]       All  PG WNS: 0.000
[03/10 16:02:39   3899]       High PG WNS: 0.000
[03/10 16:02:39   3899]       All  PG TNS: 0.000
[03/10 16:02:39   3899]       High PG TNS: 0.000
[03/10 16:02:39   3899]          Tran DRV: 0
[03/10 16:02:39   3899]           Cap DRV: 0
[03/10 16:02:39   3899]        Fanout DRV: 0
[03/10 16:02:39   3899]            Glitch: 0
[03/10 16:02:39   3899] *** Timing NOT met, worst failing slack is -0.041
[03/10 16:02:39   3899] *** Check timing (0:00:00.0)
[03/10 16:02:39   3899] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:39   3899] optDesignOneStep: Leakage Power Flow
[03/10 16:02:39   3899] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:39   3899] Begin: GigaOpt Optimization in WNS mode
[03/10 16:02:39   3899] Info: 1 clock net  excluded from IPO operation.
[03/10 16:02:39   3899] PhyDesignGrid: maxLocalDensity 0.96
[03/10 16:02:39   3899] #spOpts: N=65 mergeVia=F 
[03/10 16:02:42   3902] *info: 1 clock net excluded
[03/10 16:02:42   3902] *info: 2 special nets excluded.
[03/10 16:02:42   3902] *info: 69 no-driver nets excluded.
[03/10 16:02:43   3902] ** GigaOpt Optimizer WNS Slack -0.041 TNS Slack -0.199 Density 59.36
[03/10 16:02:43   3902] Optimizer WNS Pass 0
[03/10 16:02:43   3902] Active Path Group: reg2reg  
[03/10 16:02:43   3902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:43   3902] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:02:43   3902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:43   3902] |  -0.041|   -0.041|  -0.199|   -0.199|    59.36%|   0:00:00.0| 1674.2M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:43   3902] |        |         |        |         |          |            |        |          |         | reg_11_/D                                          |
[03/10 16:02:45   3904] |  -0.019|   -0.019|  -0.156|   -0.156|    59.61%|   0:00:02.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:45   3904] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 16:02:45   3905] |  -0.019|   -0.019|  -0.145|   -0.145|    59.65%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:45   3905] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 16:02:46   3905] |  -0.019|   -0.019|  -0.144|   -0.144|    59.66%|   0:00:01.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:46   3905] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] |  -0.019|   -0.019|  -0.144|   -0.144|    59.67%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:46   3905] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] 
[03/10 16:02:46   3905] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=1676.0M) ***
[03/10 16:02:46   3905] 
[03/10 16:02:46   3905] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=1676.0M) ***
[03/10 16:02:46   3905] ** GigaOpt Optimizer WNS Slack -0.019 TNS Slack -0.144 Density 59.67
[03/10 16:02:46   3905] Update Timing Windows (Threshold 0.014) ...
[03/10 16:02:46   3905] Re Calculate Delays on 8 Nets
[03/10 16:02:46   3905] Active Path Group: reg2reg  
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:02:46   3905] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:46   3905] |  -0.022|   -0.022|  -0.158|   -0.158|    59.67%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:46   3905] |        |         |        |         |          |            |        |          |         | reg_15_/D                                          |
[03/10 16:02:48   3907] |  -0.018|   -0.018|  -0.137|   -0.137|    59.83%|   0:00:02.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:48   3907] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:02:48   3907] |  -0.018|   -0.018|  -0.137|   -0.137|    59.85%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:48   3907] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:02:48   3907] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:48   3907] 
[03/10 16:02:48   3907] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1676.0M) ***
[03/10 16:02:48   3907] 
[03/10 16:02:48   3907] *** Finished Optimize Step Cumulative (cpu=0:00:02.2 real=0:00:02.0 mem=1676.0M) ***
[03/10 16:02:48   3907] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:02:48   3907] Layer 7 has 12 constrained nets 
[03/10 16:02:48   3907] **** End NDR-Layer Usage Statistics ****
[03/10 16:02:48   3907] 
[03/10 16:02:48   3907] *** Finish Post Route Setup Fixing (cpu=0:00:05.1 real=0:00:05.0 mem=1676.0M) ***
[03/10 16:02:48   3907] #spOpts: N=65 
[03/10 16:02:48   3907] *** Starting refinePlace (1:05:08 mem=1656.9M) ***
[03/10 16:02:48   3907] Total net bbox length = 3.778e+04 (1.701e+04 2.077e+04) (ext = 2.450e+03)
[03/10 16:02:48   3907] Starting refinePlace ...
[03/10 16:02:48   3907] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:48   3907] Density distribution unevenness ratio = 15.547%
[03/10 16:02:48   3907]   Spread Effort: high, post-route mode, useDDP on.
[03/10 16:02:48   3907] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:08 - 1:05:08).
[03/10 16:02:48   3907] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:48   3907] wireLenOptFixPriorityInst 0 inst fixed
[03/10 16:02:48   3907] Move report: legalization moves 50 insts, mean move: 2.34 um, max move: 8.80 um
[03/10 16:02:48   3907] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_791_0): (70.40, 136.00) --> (72.00, 128.80)
[03/10 16:02:48   3907] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:08 - 1:05:08).
[03/10 16:02:48   3907] Move report: Detail placement moves 50 insts, mean move: 2.34 um, max move: 8.80 um
[03/10 16:02:48   3907] 	Max move on inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_791_0): (70.40, 136.00) --> (72.00, 128.80)
[03/10 16:02:48   3907] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.9MB
[03/10 16:02:48   3907] Statistics of distance of Instance movement in refine placement:
[03/10 16:02:48   3907]   maximum (X+Y) =         8.80 um
[03/10 16:02:48   3907]   inst (genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_791_0) with max move: (70.4, 136) -> (72, 128.8)
[03/10 16:02:48   3907]   mean    (X+Y) =         2.34 um
[03/10 16:02:48   3907] Summary Report:
[03/10 16:02:48   3907] Instances move: 50 (out of 3550 movable)
[03/10 16:02:48   3907] Mean displacement: 2.34 um
[03/10 16:02:48   3907] Max displacement: 8.80 um (Instance: genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_791_0) (70.4, 136) -> (72, 128.8)
[03/10 16:02:48   3907] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/10 16:02:48   3907] Total instances moved : 50
[03/10 16:02:48   3907] Total net bbox length = 3.786e+04 (1.704e+04 2.082e+04) (ext = 2.450e+03)
[03/10 16:02:48   3907] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.9MB
[03/10 16:02:48   3907] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:08 - 1:05:08).
[03/10 16:02:48   3907] *** Finished refinePlace (1:05:08 mem=1656.9M) ***
[03/10 16:02:48   3907] #spOpts: N=65 
[03/10 16:02:48   3907] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:48   3907] Density distribution unevenness ratio = 15.547%
[03/10 16:02:48   3907] End: GigaOpt Optimization in WNS mode
[03/10 16:02:48   3907] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:48   3907] optDesignOneStep: Leakage Power Flow
[03/10 16:02:48   3907] **INFO: Num dontuse cells 97, Num usable cells 752
[03/10 16:02:48   3907] Begin: GigaOpt Optimization in TNS mode
[03/10 16:02:48   3907] Info: 1 clock net  excluded from IPO operation.
[03/10 16:02:48   3907] PhyDesignGrid: maxLocalDensity 0.96
[03/10 16:02:48   3907] #spOpts: N=65 
[03/10 16:02:51   3910] *info: 1 clock net excluded
[03/10 16:02:51   3910] *info: 2 special nets excluded.
[03/10 16:02:51   3910] *info: 69 no-driver nets excluded.
[03/10 16:02:52   3911] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.137 Density 59.85
[03/10 16:02:52   3911] Optimizer TNS Opt
[03/10 16:02:52   3911] Active Path Group: reg2reg  
[03/10 16:02:52   3911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3911] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:02:52   3911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3911] |  -0.018|   -0.018|  -0.137|   -0.137|    59.85%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:52   3911] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:02:52   3912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3912] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:02:52   3912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3912] |  -0.018|   -0.018|  -0.125|   -0.125|    59.86%|   0:00:00.0| 1676.0M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:02:52   3912] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:02:52   3912] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:02:52   3912] 
[03/10 16:02:52   3912] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1676.0M) ***
[03/10 16:02:52   3912] 
[03/10 16:02:52   3912] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=1676.0M) ***
[03/10 16:02:52   3912] ** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.125 Density 59.86
[03/10 16:02:52   3912] Update Timing Windows (Threshold 0.014) ...
[03/10 16:02:52   3912] Re Calculate Delays on 6 Nets
[03/10 16:02:52   3912] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:02:52   3912] Layer 7 has 12 constrained nets 
[03/10 16:02:52   3912] **** End NDR-Layer Usage Statistics ****
[03/10 16:02:52   3912] 
[03/10 16:02:52   3912] *** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1676.0M) ***
[03/10 16:02:52   3912] #spOpts: N=65 
[03/10 16:02:52   3912] *** Starting refinePlace (1:05:12 mem=1656.9M) ***
[03/10 16:02:52   3912] Total net bbox length = 3.787e+04 (1.704e+04 2.083e+04) (ext = 2.450e+03)
[03/10 16:02:52   3912] Starting refinePlace ...
[03/10 16:02:52   3912] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:52   3912] Density distribution unevenness ratio = 15.552%
[03/10 16:02:52   3912]   Spread Effort: high, post-route mode, useDDP on.
[03/10 16:02:52   3912] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:12 - 1:05:12).
[03/10 16:02:52   3912] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:52   3912] wireLenOptFixPriorityInst 0 inst fixed
[03/10 16:02:52   3912] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:52   3912] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:12 - 1:05:12).
[03/10 16:02:52   3912] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:52   3912] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.9MB
[03/10 16:02:52   3912] Statistics of distance of Instance movement in refine placement:
[03/10 16:02:52   3912]   maximum (X+Y) =         0.00 um
[03/10 16:02:52   3912]   mean    (X+Y) =         0.00 um
[03/10 16:02:52   3912] Summary Report:
[03/10 16:02:52   3912] Instances move: 0 (out of 3550 movable)
[03/10 16:02:52   3912] Mean displacement: 0.00 um
[03/10 16:02:52   3912] Max displacement: 0.00 um 
[03/10 16:02:52   3912] Total instances moved : 0
[03/10 16:02:52   3912] Total net bbox length = 3.787e+04 (1.704e+04 2.083e+04) (ext = 2.450e+03)
[03/10 16:02:52   3912] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1656.9MB
[03/10 16:02:52   3912] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1656.9MB) @(1:05:12 - 1:05:12).
[03/10 16:02:52   3912] *** Finished refinePlace (1:05:12 mem=1656.9M) ***
[03/10 16:02:52   3912] #spOpts: N=65 
[03/10 16:02:52   3912] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:52   3912] Density distribution unevenness ratio = 15.552%
[03/10 16:02:52   3912] End: GigaOpt Optimization in TNS mode
[03/10 16:02:52   3912]   Timing Snapshot: (REF)
[03/10 16:02:52   3912]      Weighted WNS: -0.018
[03/10 16:02:52   3912]       All  PG WNS: -0.018
[03/10 16:02:52   3912]       High PG WNS: -0.018
[03/10 16:02:52   3912]       All  PG TNS: -0.125
[03/10 16:02:52   3912]       High PG TNS: -0.125
[03/10 16:02:52   3912]          Tran DRV: 0
[03/10 16:02:52   3912]           Cap DRV: 0
[03/10 16:02:52   3912]        Fanout DRV: 0
[03/10 16:02:52   3912]            Glitch: 0
[03/10 16:02:52   3912]    Category Slack: { [L, -0.018] [H, -0.018] }
[03/10 16:02:52   3912] 
[03/10 16:02:52   3912] ** Profile ** Start :  cpu=0:00:00.0, mem=1542.4M
[03/10 16:02:52   3912] ** Profile ** Other data :  cpu=0:00:00.0, mem=1542.4M
[03/10 16:02:53   3912] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1550.4M
[03/10 16:02:53   3912] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1550.4M
[03/10 16:02:53   3912] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  0.038  |
|           TNS (ns):| -0.125  | -0.125  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.859%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1550.4M
[03/10 16:02:53   3912] Info: 1 clock net  excluded from IPO operation.
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Power Analysis
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912]     0.00V	    VSS
[03/10 16:02:53   3912]     0.90V	    VDD
[03/10 16:02:53   3912] Begin Processing Timing Library for Power Calculation
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing Timing Library for Power Calculation
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing Power Net/Grid for Power Calculation
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.53MB/1180.53MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing Timing Window Data for Power Calculation
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.53MB/1180.53MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing User Attributes
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.53MB/1180.53MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing Signal Activity
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.53MB/1180.53MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Power Computation
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912]       ----------------------------------------------------------
[03/10 16:02:53   3912]       # of cell(s) missing both power/leakage table: 0
[03/10 16:02:53   3912]       # of cell(s) missing power table: 0
[03/10 16:02:53   3912]       # of cell(s) missing leakage table: 0
[03/10 16:02:53   3912]       # of MSMV cell(s) missing power_level: 0
[03/10 16:02:53   3912]       ----------------------------------------------------------
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.60MB/1180.60MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin Processing User Attributes
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.60MB/1180.60MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1180.60MB/1180.60MB)
[03/10 16:02:53   3912] 
[03/10 16:02:53   3912] Begin: Power Optimization
[03/10 16:02:53   3912] PhyDesignGrid: maxLocalDensity 0.98
[03/10 16:02:53   3912] #spOpts: N=65 mergeVia=F 
[03/10 16:02:53   3913] Reclaim Optimization WNS Slack -0.018  TNS Slack -0.125 Density 59.86
[03/10 16:02:53   3913] +----------+---------+--------+--------+------------+--------+
[03/10 16:02:53   3913] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/10 16:02:53   3913] +----------+---------+--------+--------+------------+--------+
[03/10 16:02:53   3913] |    59.86%|        -|  -0.018|  -0.125|   0:00:00.0| 1802.3M|
[03/10 16:02:59   3918] |    59.82%|      140|  -0.018|  -0.116|   0:00:06.0| 1802.3M|
[03/10 16:02:59   3918] +----------+---------+--------+--------+------------+--------+
[03/10 16:02:59   3918] Reclaim Optimization End WNS Slack -0.018  TNS Slack -0.116 Density 59.82
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 140 **
[03/10 16:02:59   3918] --------------------------------------------------------------
[03/10 16:02:59   3918] |                                   | Total     | Sequential |
[03/10 16:02:59   3918] --------------------------------------------------------------
[03/10 16:02:59   3918] | Num insts resized                 |     129  |       1    |
[03/10 16:02:59   3918] | Num insts undone                  |       0  |       0    |
[03/10 16:02:59   3918] | Num insts Downsized               |       8  |       1    |
[03/10 16:02:59   3918] | Num insts Samesized               |     121  |       0    |
[03/10 16:02:59   3918] | Num insts Upsized                 |       0  |       0    |
[03/10 16:02:59   3918] | Num multiple commits+uncommits    |      11  |       -    |
[03/10 16:02:59   3918] --------------------------------------------------------------
[03/10 16:02:59   3918] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:02:59   3918] Layer 7 has 12 constrained nets 
[03/10 16:02:59   3918] **** End NDR-Layer Usage Statistics ****
[03/10 16:02:59   3918] ** Finished Core Power Optimization (cpu = 0:00:05.7) (real = 0:00:06.0) **
[03/10 16:02:59   3918] #spOpts: N=65 
[03/10 16:02:59   3918] *** Starting refinePlace (1:05:19 mem=1773.6M) ***
[03/10 16:02:59   3918] Total net bbox length = 3.787e+04 (1.705e+04 2.082e+04) (ext = 2.450e+03)
[03/10 16:02:59   3918] Starting refinePlace ...
[03/10 16:02:59   3918] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:59   3918] Density distribution unevenness ratio = 15.547%
[03/10 16:02:59   3918]   Spread Effort: high, post-route mode, useDDP on.
[03/10 16:02:59   3918] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1773.6MB) @(1:05:19 - 1:05:19).
[03/10 16:02:59   3918] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:59   3918] wireLenOptFixPriorityInst 0 inst fixed
[03/10 16:02:59   3918] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:59   3918] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1773.6MB) @(1:05:19 - 1:05:19).
[03/10 16:02:59   3918] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/10 16:02:59   3918] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1773.6MB
[03/10 16:02:59   3918] Statistics of distance of Instance movement in refine placement:
[03/10 16:02:59   3918]   maximum (X+Y) =         0.00 um
[03/10 16:02:59   3918]   mean    (X+Y) =         0.00 um
[03/10 16:02:59   3918] Summary Report:
[03/10 16:02:59   3918] Instances move: 0 (out of 3550 movable)
[03/10 16:02:59   3918] Mean displacement: 0.00 um
[03/10 16:02:59   3918] Max displacement: 0.00 um 
[03/10 16:02:59   3918] Total instances moved : 0
[03/10 16:02:59   3918] Total net bbox length = 3.787e+04 (1.705e+04 2.082e+04) (ext = 2.450e+03)
[03/10 16:02:59   3918] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1773.6MB
[03/10 16:02:59   3918] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1773.6MB) @(1:05:19 - 1:05:19).
[03/10 16:02:59   3918] *** Finished refinePlace (1:05:19 mem=1773.6M) ***
[03/10 16:02:59   3918] #spOpts: N=65 
[03/10 16:02:59   3918] default core: bins with density >  0.75 = 25.9 % ( 21 / 81 )
[03/10 16:02:59   3918] Density distribution unevenness ratio = 15.547%
[03/10 16:02:59   3918] Running setup recovery post routing.
[03/10 16:02:59   3918] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1542.7M, totSessionCpu=1:05:19 **
[03/10 16:02:59   3918]   Timing Snapshot: (TGT)
[03/10 16:02:59   3918]      Weighted WNS: -0.018
[03/10 16:02:59   3918]       All  PG WNS: -0.018
[03/10 16:02:59   3918]       High PG WNS: -0.018
[03/10 16:02:59   3918]       All  PG TNS: -0.116
[03/10 16:02:59   3918]       High PG TNS: -0.116
[03/10 16:02:59   3918]          Tran DRV: 0
[03/10 16:02:59   3918]           Cap DRV: 0
[03/10 16:02:59   3918]        Fanout DRV: 0
[03/10 16:02:59   3918]            Glitch: 0
[03/10 16:02:59   3918]    Category Slack: { [L, -0.018] [H, -0.018] }
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] Checking setup slack degradation ...
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] Recovery Manager:
[03/10 16:02:59   3918]   Low  Effort WNS Jump: 0.000 (REF: -0.018, TGT: -0.018, Threshold: 0.000) - Skip
[03/10 16:02:59   3918]   High Effort WNS Jump: 0.000 (REF: -0.018, TGT: -0.018, Threshold: 0.000) - Skip
[03/10 16:02:59   3918]   Low  Effort TNS Jump: 0.000 (REF: -0.125, TGT: -0.116, Threshold: 25.000) - Skip
[03/10 16:02:59   3918]   High Effort TNS Jump: 0.000 (REF: -0.125, TGT: -0.116, Threshold: 25.000) - Skip
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] Checking DRV degradation...
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] Recovery Manager:
[03/10 16:02:59   3918]     Tran DRV degradation : 0 (0 -> 0)
[03/10 16:02:59   3918]      Cap DRV degradation : 0 (0 -> 0)
[03/10 16:02:59   3918]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 16:02:59   3918]       Glitch degradation : 0 (0 -> 0)
[03/10 16:02:59   3918]   DRV Recovery (Margin: 100) - Skip
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 16:02:59   3918] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1542.71M, totSessionCpu=1:05:19 .
[03/10 16:02:59   3918] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1542.7M, totSessionCpu=1:05:19 **
[03/10 16:02:59   3918] 
[03/10 16:02:59   3918] Info: 1 clock net  excluded from IPO operation.
[03/10 16:02:59   3918] PhyDesignGrid: maxLocalDensity 0.98
[03/10 16:02:59   3918] #spOpts: N=65 
[03/10 16:03:01   3920] Info: 1 clock net  excluded from IPO operation.
[03/10 16:03:02   3921] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:02   3921] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:03:02   3921] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:02   3921] |  -0.018|   -0.018|  -0.116|   -0.116|    59.82%|   0:00:00.0| 1678.3M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:03:02   3921] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:03:02   3921] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1678.3M) ***
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] *** Finish post-Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1678.3M) ***
[03/10 16:03:02   3921] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:03:02   3921] Layer 7 has 12 constrained nets 
[03/10 16:03:02   3921] **** End NDR-Layer Usage Statistics ****
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Power Analysis
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921]     0.00V	    VSS
[03/10 16:03:02   3921]     0.90V	    VDD
[03/10 16:03:02   3921] Begin Processing Timing Library for Power Calculation
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing Timing Library for Power Calculation
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing Power Net/Grid for Power Calculation
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing Timing Window Data for Power Calculation
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing User Attributes
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing Signal Activity
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Power Computation
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921]       ----------------------------------------------------------
[03/10 16:03:02   3921]       # of cell(s) missing both power/leakage table: 0
[03/10 16:03:02   3921]       # of cell(s) missing power table: 0
[03/10 16:03:02   3921]       # of cell(s) missing leakage table: 0
[03/10 16:03:02   3921]       # of MSMV cell(s) missing power_level: 0
[03/10 16:03:02   3921]       ----------------------------------------------------------
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Begin Processing User Attributes
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1189.88MB/1189.88MB)
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] *** Finished Leakage Power Optimization (cpu=0:00:09, real=0:00:09, mem=1542.71M, totSessionCpu=1:05:22).
[03/10 16:03:02   3921] DEL0 does not have usable cells
[03/10 16:03:02   3921]  This may be because it is dont_use, or because it has no LEF.
[03/10 16:03:02   3921]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/10 16:03:02   3921] Type 'man IMPOPT-3080' for more detail.
[03/10 16:03:02   3921] *info: All cells identified as Buffer and Delay cells:
[03/10 16:03:02   3921] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/10 16:03:02   3921] *info: ------------------------------------------------------------------
[03/10 16:03:02   3921] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/10 16:03:02   3921] Summary for sequential cells idenfication: 
[03/10 16:03:02   3921] Identified SBFF number: 199
[03/10 16:03:02   3921] Identified MBFF number: 0
[03/10 16:03:02   3921] Not identified SBFF number: 0
[03/10 16:03:02   3921] Not identified MBFF number: 0
[03/10 16:03:02   3921] Number of sequential cells which are not FFs: 104
[03/10 16:03:02   3921] 
[03/10 16:03:02   3921] GigaOpt Hold Optimizer is used
[03/10 16:03:03   3922] Include MVT Delays for Hold Opt
[03/10 16:03:03   3922] <optDesign CMD> fixhold  no -lvt Cells
[03/10 16:03:03   3922] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 16:03:03   3922] optDesignOneStep: Leakage Power Flow
[03/10 16:03:03   3922] **INFO: Num dontuse cells 396, Num usable cells 453
[03/10 16:03:03   3922] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:05:22 mem=1542.7M ***
[03/10 16:03:03   3922] **INFO: Starting Blocking QThread with 1 CPU
[03/10 16:03:03   3922]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 16:03:03   3922] Latch borrow mode reset to max_borrow
[03/10 16:03:03   3922] Starting SI iteration 1 using Infinite Timing Windows
[03/10 16:03:03   3922] Begin IPO call back ...
[03/10 16:03:03   3922] End IPO call back ...
[03/10 16:03:03   3922] #################################################################################
[03/10 16:03:03   3922] # Design Stage: PostRoute
[03/10 16:03:03   3922] # Design Name: mac_array
[03/10 16:03:03   3922] # Design Mode: 65nm
[03/10 16:03:03   3922] # Analysis Mode: MMMC OCV 
[03/10 16:03:03   3922] # Parasitics Mode: SPEF/RCDB
[03/10 16:03:03   3922] # Signoff Settings: SI On 
[03/10 16:03:03   3922] #################################################################################
[03/10 16:03:03   3922] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:03   3922] Setting infinite Tws ...
[03/10 16:03:03   3922] First Iteration Infinite Tw... 
[03/10 16:03:03   3922] Calculate late delays in OCV mode...
[03/10 16:03:03   3922] Calculate early delays in OCV mode...
[03/10 16:03:03   3922] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 16:03:03   3922] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 16:03:03   3922] AAE_INFO-618: Total number of nets in the design is 3829,  98.2 percent of the nets selected for SI analysis
[03/10 16:03:03   3922] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:03:03   3922] End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[03/10 16:03:03   3922] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_pjSgvO/.AAE_2000/waveform.data...
[03/10 16:03:03   3922] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
[03/10 16:03:03   3922] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 16:03:03   3922] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 16:03:03   3922] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 16:03:03   3922] 
[03/10 16:03:03   3922] Executing IPO callback for view pruning ..
[03/10 16:03:03   3922] 
[03/10 16:03:03   3922] Active hold views:
[03/10 16:03:03   3922]  BC_VIEW
[03/10 16:03:03   3922]   Dominating endpoints: 0
[03/10 16:03:03   3922]   Dominating TNS: -0.000
[03/10 16:03:03   3922] 
[03/10 16:03:03   3922] Starting SI iteration 2
[03/10 16:03:03   3922] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:03   3922] Calculate late delays in OCV mode...
[03/10 16:03:03   3922] Calculate early delays in OCV mode...
[03/10 16:03:03   3922] AAE_INFO-618: Total number of nets in the design is 3829,  0.0 percent of the nets selected for SI analysis
[03/10 16:03:03   3922] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 16:03:03   3922] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
[03/10 16:03:03   3922] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:00:03.7 mem=0.0M)
[03/10 16:03:03   3922] Done building cte hold timing graph (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:00:03.7 mem=0.0M ***
[03/10 16:03:03   3922] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/10 16:03:03   3922] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
[03/10 16:03:03   3922] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:03.8 mem=0.0M ***
[03/10 16:03:03   3922] Timing Data dump into file /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/coe_eosdata_ToqZvn/BC_VIEW.twf, for view: BC_VIEW 
[03/10 16:03:03   3922] 	 Dumping view 1 BC_VIEW 
[03/10 16:03:05   3923]  
_______________________________________________________________________
[03/10 16:03:05   3923] Done building cte setup timing graph (fixHold) cpu=0:00:01.0 real=0:00:02.0 totSessionCpu=1:05:23 mem=1542.7M ***
[03/10 16:03:05   3923] ** Profile ** Start :  cpu=0:00:00.0, mem=1542.7M
[03/10 16:03:05   3923] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1550.7M
[03/10 16:03:05   3923] *info: category slack lower bound [L -17.8] default
[03/10 16:03:05   3923] *info: category slack lower bound [H -17.8] reg2reg 
[03/10 16:03:05   3923] --------------------------------------------------- 
[03/10 16:03:05   3923]    Setup Violation Summary with Target Slack (0.000 ns)
[03/10 16:03:05   3923] --------------------------------------------------- 
[03/10 16:03:05   3923]          WNS    reg2regWNS
[03/10 16:03:05   3923]    -0.018 ns     -0.018 ns
[03/10 16:03:05   3923] --------------------------------------------------- 
[03/10 16:03:05   3923] Restoring autoHoldViews:  BC_VIEW
[03/10 16:03:05   3923] Loading timing data from /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/coe_eosdata_ToqZvn/BC_VIEW.twf 
[03/10 16:03:05   3923] 	 Loading view 1 BC_VIEW 
[03/10 16:03:05   3923] ** Profile ** Start :  cpu=0:00:00.0, mem=1550.7M
[03/10 16:03:05   3923] ** Profile ** Other data :  cpu=0:00:00.0, mem=1550.7M
[03/10 16:03:05   3923] ** Profile ** DRVs :  cpu=0:00:00.0, mem=1550.7M
[03/10 16:03:05   3923] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  0.032  |
|           TNS (ns):| -0.116  | -0.116  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.195  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.819%
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/10 16:03:05   3923] Identified SBFF number: 199
[03/10 16:03:05   3923] Identified MBFF number: 0
[03/10 16:03:05   3923] Not identified SBFF number: 0
[03/10 16:03:05   3923] Not identified MBFF number: 0
[03/10 16:03:05   3923] Number of sequential cells which are not FFs: 104
[03/10 16:03:05   3923] 
[03/10 16:03:05   3923] Summary for sequential cells idenfication: 
[03/10 16:03:05   3923] Identified SBFF number: 199
[03/10 16:03:05   3923] Identified MBFF number: 0
[03/10 16:03:05   3923] Not identified SBFF number: 0
[03/10 16:03:05   3923] Not identified MBFF number: 0
[03/10 16:03:05   3923] Number of sequential cells which are not FFs: 104
[03/10 16:03:05   3923] 
[03/10 16:03:06   3924] 
[03/10 16:03:06   3924] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/10 16:03:06   3924] *Info: worst delay setup view: WC_VIEW
[03/10 16:03:06   3924] Footprint list for hold buffering (delay unit: ps)
[03/10 16:03:06   3924] =================================================================
[03/10 16:03:06   3924] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/10 16:03:06   3924] ------------------------------------------------------------------
[03/10 16:03:06   3924] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/10 16:03:06   3924] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/10 16:03:06   3924] =================================================================
[03/10 16:03:06   3924] **optDesign ... cpu = 0:00:33, real = 0:00:36, mem = 1544.7M, totSessionCpu=1:05:24 **
[03/10 16:03:06   3924] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/10 16:03:06   3924] *info: Run optDesign holdfix with 1 thread.
[03/10 16:03:06   3924] Info: 1 clock net  excluded from IPO operation.
[03/10 16:03:06   3924] --------------------------------------------------- 
[03/10 16:03:06   3924]    Hold Timing Summary  - Initial 
[03/10 16:03:06   3924] --------------------------------------------------- 
[03/10 16:03:06   3924]  Target slack: 0.000 ns
[03/10 16:03:06   3924] View: BC_VIEW 
[03/10 16:03:06   3924] 	WNS: 0.049 
[03/10 16:03:06   3924] 	TNS: 0.000 
[03/10 16:03:06   3924] 	VP: 0 
[03/10 16:03:06   3924] 	Worst hold path end point: genblk1_0__mac_col_inst/inst_6q_reg_1_/D 
[03/10 16:03:06   3924] --------------------------------------------------- 
[03/10 16:03:06   3924]    Setup Timing Summary  - Initial 
[03/10 16:03:06   3924] --------------------------------------------------- 
[03/10 16:03:06   3924]  Target slack: 0.000 ns
[03/10 16:03:06   3924] View: WC_VIEW 
[03/10 16:03:06   3924] 	WNS: -0.018 
[03/10 16:03:06   3924] 	TNS: -0.116 
[03/10 16:03:06   3924] 	VP: 12 
[03/10 16:03:06   3924] 	Worst setup path end point:genblk1_0__mac_col_inst/mac_8in_instance/product1_reg_10_/D 
[03/10 16:03:06   3924] --------------------------------------------------- 
[03/10 16:03:06   3924] *** Hold timing is met. Hold fixing is not needed 
[03/10 16:03:06   3924] Summary for sequential cells idenfication: 
[03/10 16:03:06   3924] Identified SBFF number: 199
[03/10 16:03:06   3924] Identified MBFF number: 0
[03/10 16:03:06   3924] Not identified SBFF number: 0
[03/10 16:03:06   3924] Not identified MBFF number: 0
[03/10 16:03:06   3924] Number of sequential cells which are not FFs: 104
[03/10 16:03:06   3924] 
[03/10 16:03:07   3925] Default Rule : ""
[03/10 16:03:07   3925] Non Default Rules :
[03/10 16:03:07   3925] Worst Slack : -0.018 ns
[03/10 16:03:07   3925] Total 0 nets layer assigned (1.4).
[03/10 16:03:08   3926] GigaOpt: setting up router preferences
[03/10 16:03:08   3926]         design wns: -0.0178
[03/10 16:03:08   3926]         slack threshold: 1.4022
[03/10 16:03:08   3926] GigaOpt: 0 nets assigned router directives
[03/10 16:03:08   3926] 
[03/10 16:03:08   3926] Start Assign Priority Nets ...
[03/10 16:03:08   3926] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 16:03:08   3926] Existing Priority Nets 0 (0.0%)
[03/10 16:03:08   3926] Total Assign Priority Nets 55 (1.4%)
[03/10 16:03:09   3927] Default Rule : ""
[03/10 16:03:09   3927] Non Default Rules :
[03/10 16:03:09   3927] Worst Slack : -0.018 ns
[03/10 16:03:09   3927] Total 0 nets layer assigned (0.1).
[03/10 16:03:09   3927] GigaOpt: setting up router preferences
[03/10 16:03:09   3927]         design wns: -0.0178
[03/10 16:03:09   3927]         slack threshold: 1.4022
[03/10 16:03:09   3927] GigaOpt: 0 nets assigned router directives
[03/10 16:03:09   3927] 
[03/10 16:03:09   3927] Start Assign Priority Nets ...
[03/10 16:03:09   3927] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/10 16:03:09   3927] Existing Priority Nets 0 (0.0%)
[03/10 16:03:09   3927] Total Assign Priority Nets 60 (1.6%)
[03/10 16:03:09   3927] ** Profile ** Start :  cpu=0:00:00.0, mem=1658.2M
[03/10 16:03:09   3927] ** Profile ** Other data :  cpu=0:00:00.0, mem=1658.2M
[03/10 16:03:09   3927] ** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1658.2M
[03/10 16:03:09   3927] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1658.2M
[03/10 16:03:09   3927] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.018  | -0.018  |  0.032  |
|           TNS (ns):| -0.116  | -0.116  |  0.000  |
|    Violating Paths:|   12    |   12    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.819%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1658.2M
[03/10 16:03:09   3927] **optDesign ... cpu = 0:00:36, real = 0:00:39, mem = 1483.8M, totSessionCpu=1:05:27 **
[03/10 16:03:09   3927] -routeWithEco false                      # bool, default=false
[03/10 16:03:09   3927] -routeWithEco true                       # bool, default=false, user setting
[03/10 16:03:09   3927] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 16:03:09   3927] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 16:03:09   3927] -routeWithTimingDriven false             # bool, default=false, user setting
[03/10 16:03:09   3927] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 16:03:09   3927] -routeWithSiDriven false                 # bool, default=false, user setting
[03/10 16:03:09   3927] 
[03/10 16:03:09   3927] globalDetailRoute
[03/10 16:03:09   3927] 
[03/10 16:03:09   3927] #setNanoRouteMode -drouteAutoStop true
[03/10 16:03:09   3927] #setNanoRouteMode -drouteFixAntenna true
[03/10 16:03:09   3927] #setNanoRouteMode -routeSelectedNetOnly false
[03/10 16:03:09   3927] #setNanoRouteMode -routeWithEco true
[03/10 16:03:09   3927] #setNanoRouteMode -routeWithSiDriven false
[03/10 16:03:09   3927] #setNanoRouteMode -routeWithTimingDriven false
[03/10 16:03:09   3927] #Start globalDetailRoute on Mon Mar 10 16:03:09 2025
[03/10 16:03:09   3927] #
[03/10 16:03:09   3927] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d'. 4791 times net's RC data read were performed.
[03/10 16:03:09   3927] ### Net info: total nets: 3829
[03/10 16:03:09   3927] ### Net info: dirty nets: 41
[03/10 16:03:09   3927] ### Net info: marked as disconnected nets: 0
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/mac_8in_instance/product5_reg_4_ connects to NET clk at location ( 102.500 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_54_ connects to NET clk at location ( 97.900 115.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/query_q_reg_54_ connects to NET clk at location ( 93.300 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST genblk1_0__mac_col_inst/key_q_reg_55_ connects to NET clk at location ( 88.700 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST genblk1_0__mac_col_inst/FE_OFC8_n79 connects to NET genblk1_0__mac_col_inst/FE_OFN8_n79 at location ( 132.700 146.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/FE_OFN8_n79 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN D of INST genblk1_0__mac_col_inst/query_q_reg_54_ connects to NET genblk1_0__mac_col_inst/n98 at location ( 94.300 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n98 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN D of INST genblk1_0__mac_col_inst/key_q_reg_54_ connects to NET genblk1_0__mac_col_inst/n206 at location ( 98.900 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n206 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN D of INST genblk1_0__mac_col_inst/key_q_reg_55_ connects to NET genblk1_0__mac_col_inst/n207 at location ( 89.700 115.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n207 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN Q of INST genblk1_0__mac_col_inst/query_q_reg_54_ connects to NET genblk1_0__mac_col_inst/n[10] at location ( 97.100 115.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[10] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_351_0 connects to NET genblk1_0__mac_col_inst/n[26] at location ( 154.900 128.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[26] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/U51 connects to NET genblk1_0__mac_col_inst/n[50] at location ( 55.300 151.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[50] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_653_0 connects to NET genblk1_0__mac_col_inst/n[53] at location ( 75.500 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_652_0 connects to NET genblk1_0__mac_col_inst/n[53] at location ( 74.700 140.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPC24_n_53_ connects to NET genblk1_0__mac_col_inst/n[53] at location ( 65.500 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_668_0 connects to NET genblk1_0__mac_col_inst/n[53] at location ( 67.100 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_0__mac_col_inst/mac_8in_instance/U324 connects to NET genblk1_0__mac_col_inst/n[53] at location ( 65.500 147.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[53] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_0__mac_col_inst/mac_8in_instance/U925 connects to NET genblk1_0__mac_col_inst/n[54] at location ( 67.300 147.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[54] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST genblk1_0__mac_col_inst/mac_8in_instance/U1365 connects to NET genblk1_0__mac_col_inst/n[55] at location ( 68.700 147.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_188_0 connects to NET genblk1_0__mac_col_inst/n[55] at location ( 68.100 145.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST genblk1_0__mac_col_inst/mac_8in_instance/FE_RC_665_0 connects to NET genblk1_0__mac_col_inst/n[55] at location ( 69.100 140.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/n[55] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/10 16:03:09   3927] #To increase the message display limit, refer to the product command reference manual.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[62] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[59] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[55] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[54] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[11] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/key_q[8] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN439_n_53_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (NRIG-44) Imported NET genblk1_0__mac_col_inst/mac_8in_instance/FE_OCPN424_n1089 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/10 16:03:09   3927] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/10 16:03:09   3927] #To increase the message display limit, refer to the product command reference manual.
[03/10 16:03:09   3927] ### Net info: fully routed nets: 3197
[03/10 16:03:09   3927] ### Net info: trivial (single pin) nets: 0
[03/10 16:03:09   3927] ### Net info: unrouted nets: 69
[03/10 16:03:09   3927] ### Net info: re-extraction nets: 563
[03/10 16:03:09   3927] ### Net info: ignored nets: 0
[03/10 16:03:09   3927] ### Net info: skip routing nets: 0
[03/10 16:03:09   3927] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/10 16:03:09   3927] #Loading the last recorded routing design signature
[03/10 16:03:09   3927] #Created 19 NETS and 0 SPECIALNETS new signatures
[03/10 16:03:09   3927] #Summary of the placement changes since last routing:
[03/10 16:03:09   3927] #  Number of instances added (including moved) = 68
[03/10 16:03:09   3927] #  Number of instances deleted (including moved) = 49
[03/10 16:03:09   3927] #  Number of instances resized = 168
[03/10 16:03:09   3927] #  Number of instances with same cell size swap = 8
[03/10 16:03:09   3927] #  Number of instances with pin swaps = 3
[03/10 16:03:09   3927] #  Total number of placement changes (moved instances are counted twice) = 285
[03/10 16:03:09   3927] #Start routing data preparation.
[03/10 16:03:09   3927] #Minimum voltage of a net in the design = 0.000.
[03/10 16:03:09   3927] #Maximum voltage of a net in the design = 1.100.
[03/10 16:03:09   3927] #Voltage range [0.000 - 0.000] has 1 net.
[03/10 16:03:09   3927] #Voltage range [0.900 - 1.100] has 1 net.
[03/10 16:03:09   3927] #Voltage range [0.000 - 1.100] has 3827 nets.
[03/10 16:03:09   3927] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/10 16:03:09   3927] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:03:09   3927] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:03:09   3927] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:03:09   3927] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:03:09   3927] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/10 16:03:09   3927] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 16:03:09   3927] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/10 16:03:09   3928] #60/3760 = 1% of signal nets have been set as priority nets
[03/10 16:03:09   3928] #Regenerating Ggrids automatically.
[03/10 16:03:09   3928] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/10 16:03:09   3928] #Using automatically generated G-grids.
[03/10 16:03:09   3928] #Done routing data preparation.
[03/10 16:03:09   3928] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1116.84 (MB), peak = 1501.31 (MB)
[03/10 16:03:09   3928] #Merging special wires...
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 94.320 115.310 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.505 115.290 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 89.720 115.310 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.920 115.310 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 132.550 145.900 ) on M1 for NET genblk1_0__mac_col_inst/FE_OFN8_n79. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 71.320 145.900 ) on M1 for NET genblk1_0__mac_col_inst/key_q[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 67.905 147.695 ) on M1 for NET genblk1_0__mac_col_inst/key_q[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 63.500 136.890 ) on M1 for NET genblk1_0__mac_col_inst/key_q[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 63.715 149.320 ) on M1 for NET genblk1_0__mac_col_inst/key_q[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 64.600 138.600 ) on M1 for NET genblk1_0__mac_col_inst/key_q[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 85.200 151.400 ) on M1 for NET genblk1_0__mac_col_inst/key_q[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 69.800 137.090 ) on M1 for NET genblk1_0__mac_col_inst/key_q[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 74.515 140.500 ) on M1 for NET genblk1_0__mac_col_inst/key_q[12]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 67.120 136.900 ) on M1 for NET genblk1_0__mac_col_inst/key_q[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 76.095 144.285 ) on M1 for NET genblk1_0__mac_col_inst/key_q[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 75.695 140.485 ) on M1 for NET genblk1_0__mac_col_inst/key_q[14]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 102.710 115.305 ) on M1 for NET genblk1_0__mac_col_inst/key_q[54]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN Q at ( 93.510 115.305 ) on M1 for NET genblk1_0__mac_col_inst/key_q[55]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 32.000 57.800 ) on M1 for NET genblk1_0__mac_col_inst/key_q[59]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 23.000 59.400 ) on M1 for NET genblk1_0__mac_col_inst/key_q[62]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/10 16:03:10   3928] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/10 16:03:10   3928] #To increase the message display limit, refer to the product command reference manual.
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Connectivity extraction summary:
[03/10 16:03:10   3928] #563 routed nets are extracted.
[03/10 16:03:10   3928] #    268 (7.00%) extracted nets are partially routed.
[03/10 16:03:10   3928] #3197 routed nets are imported.
[03/10 16:03:10   3928] #69 nets are fixed|skipped|trivial (not extracted).
[03/10 16:03:10   3928] #Total number of nets = 3829.
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Found 0 nets for post-route si or timing fixing.
[03/10 16:03:10   3928] #Number of eco nets is 268
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Start data preparation...
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Data preparation is done on Mon Mar 10 16:03:10 2025
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Analyzing routing resource...
[03/10 16:03:10   3928] #Routing resource analysis is done on Mon Mar 10 16:03:10 2025
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #  Resource Analysis:
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #               Routing  #Avail      #Track     #Total     %Gcell
[03/10 16:03:10   3928] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/10 16:03:10   3928] #  --------------------------------------------------------------
[03/10 16:03:10   3928] #  Metal 1        H         750          78        3080    62.82%
[03/10 16:03:10   3928] #  Metal 2        V         756          83        3080     3.83%
[03/10 16:03:10   3928] #  Metal 3        H         828           0        3080     0.52%
[03/10 16:03:10   3928] #  Metal 4        V         526         313        3080     3.51%
[03/10 16:03:10   3928] #  Metal 5        H         828           0        3080     0.00%
[03/10 16:03:10   3928] #  Metal 6        V         839           0        3080     0.00%
[03/10 16:03:10   3928] #  Metal 7        H         207           0        3080     0.00%
[03/10 16:03:10   3928] #  Metal 8        V         210           0        3080     0.00%
[03/10 16:03:10   3928] #  --------------------------------------------------------------
[03/10 16:03:10   3928] #  Total                   4945       7.05%  24640     8.84%
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.87 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #start global routing iteration 1...
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1120.62 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #start global routing iteration 2...
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1124.61 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #start global routing iteration 3...
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.80 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[03/10 16:03:10   3928] #Total number of routable nets = 3760.
[03/10 16:03:10   3928] #Total number of nets in the design = 3829.
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #268 routable nets have only global wires.
[03/10 16:03:10   3928] #3492 routable nets have only detail routed wires.
[03/10 16:03:10   3928] #7 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 16:03:10   3928] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Routed nets constraints summary:
[03/10 16:03:10   3928] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #        Rules   Misc Constraints   Unconstrained  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #      Default                  7             261  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #        Total                  7             261  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Routing constraints summary of the whole design:
[03/10 16:03:10   3928] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #        Rules   Misc Constraints   Unconstrained  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #      Default                 13            3747  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #        Total                 13            3747  
[03/10 16:03:10   3928] #------------------------------------------------
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #  Congestion Analysis: (blocked Gcells are excluded)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #                 OverCon          
[03/10 16:03:10   3928] #                  #Gcell    %Gcell
[03/10 16:03:10   3928] #     Layer           (1)   OverCon
[03/10 16:03:10   3928] #  --------------------------------
[03/10 16:03:10   3928] #   Metal 1      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 2      3(0.10%)   (0.10%)
[03/10 16:03:10   3928] #   Metal 3      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 4      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 5      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 6      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 7      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #   Metal 8      0(0.00%)   (0.00%)
[03/10 16:03:10   3928] #  --------------------------------
[03/10 16:03:10   3928] #     Total      3(0.01%)   (0.01%)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/10 16:03:10   3928] #  Overflow after GR: 0.00% H + 0.02% V
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Complete Global Routing.
[03/10 16:03:10   3928] #Total wire length = 45335 um.
[03/10 16:03:10   3928] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M1 = 1903 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M2 = 17716 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M3 = 16539 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M4 = 7416 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M5 = 1014 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M7 = 203 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M8 = 511 um.
[03/10 16:03:10   3928] #Total number of vias = 20949
[03/10 16:03:10   3928] #Total number of multi-cut vias = 14474 ( 69.1%)
[03/10 16:03:10   3928] #Total number of single cut vias = 6475 ( 30.9%)
[03/10 16:03:10   3928] #Up-Via Summary (total 20949):
[03/10 16:03:10   3928] #                   single-cut          multi-cut      Total
[03/10 16:03:10   3928] #-----------------------------------------------------------
[03/10 16:03:10   3928] #  Metal 1        6298 ( 53.8%)      5411 ( 46.2%)      11709
[03/10 16:03:10   3928] #  Metal 2         128 (  1.6%)      7667 ( 98.4%)       7795
[03/10 16:03:10   3928] #  Metal 3          18 (  1.4%)      1230 ( 98.6%)       1248
[03/10 16:03:10   3928] #  Metal 4           9 (  8.0%)       104 ( 92.0%)        113
[03/10 16:03:10   3928] #  Metal 5           8 ( 25.8%)        23 ( 74.2%)         31
[03/10 16:03:10   3928] #  Metal 6           8 ( 29.6%)        19 ( 70.4%)         27
[03/10 16:03:10   3928] #  Metal 7           6 ( 23.1%)        20 ( 76.9%)         26
[03/10 16:03:10   3928] #-----------------------------------------------------------
[03/10 16:03:10   3928] #                 6475 ( 30.9%)     14474 ( 69.1%)      20949 
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Max overcon = 1 tracks.
[03/10 16:03:10   3928] #Total overcon = 0.01%.
[03/10 16:03:10   3928] #Worst layer Gcell overcon rate = 0.00%.
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.80 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.36 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #Start Track Assignment.
[03/10 16:03:10   3928] #Done with 60 horizontal wires in 1 hboxes and 55 vertical wires in 1 hboxes.
[03/10 16:03:10   3928] #Done with 8 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[03/10 16:03:10   3928] #Complete Track Assignment.
[03/10 16:03:10   3928] #Total wire length = 45400 um.
[03/10 16:03:10   3928] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M1 = 1931 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M2 = 17726 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M3 = 16553 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M4 = 7420 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M5 = 1014 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M7 = 208 um.
[03/10 16:03:10   3928] #Total wire length on LAYER M8 = 514 um.
[03/10 16:03:10   3928] #Total number of vias = 20943
[03/10 16:03:10   3928] #Total number of multi-cut vias = 14474 ( 69.1%)
[03/10 16:03:10   3928] #Total number of single cut vias = 6469 ( 30.9%)
[03/10 16:03:10   3928] #Up-Via Summary (total 20943):
[03/10 16:03:10   3928] #                   single-cut          multi-cut      Total
[03/10 16:03:10   3928] #-----------------------------------------------------------
[03/10 16:03:10   3928] #  Metal 1        6297 ( 53.8%)      5411 ( 46.2%)      11708
[03/10 16:03:10   3928] #  Metal 2         123 (  1.6%)      7667 ( 98.4%)       7790
[03/10 16:03:10   3928] #  Metal 3          18 (  1.4%)      1230 ( 98.6%)       1248
[03/10 16:03:10   3928] #  Metal 4           9 (  8.0%)       104 ( 92.0%)        113
[03/10 16:03:10   3928] #  Metal 5           8 ( 25.8%)        23 ( 74.2%)         31
[03/10 16:03:10   3928] #  Metal 6           8 ( 29.6%)        19 ( 70.4%)         27
[03/10 16:03:10   3928] #  Metal 7           6 ( 23.1%)        20 ( 76.9%)         26
[03/10 16:03:10   3928] #-----------------------------------------------------------
[03/10 16:03:10   3928] #                 6469 ( 30.9%)     14474 ( 69.1%)      20943 
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1117.41 (MB), peak = 1501.31 (MB)
[03/10 16:03:10   3928] #
[03/10 16:03:10   3928] #Cpu time = 00:00:01
[03/10 16:03:10   3928] #Elapsed time = 00:00:01
[03/10 16:03:10   3928] #Increased memory = 0.61 (MB)
[03/10 16:03:10   3928] #Total memory = 1117.41 (MB)
[03/10 16:03:10   3928] #Peak memory = 1501.31 (MB)
[03/10 16:03:11   3929] #
[03/10 16:03:11   3929] #Start Detail Routing..
[03/10 16:03:11   3929] #start initial detail routing ...
[03/10 16:03:16   3934] # ECO: 2.5% of the total area was rechecked for DRC, and 50.6% required routing.
[03/10 16:03:16   3934] #    number of violations = 10
[03/10 16:03:16   3934] #
[03/10 16:03:16   3934] #    By Layer and Type :
[03/10 16:03:16   3934] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/10 16:03:16   3934] #	M1            2        1        2        1        6
[03/10 16:03:16   3934] #	M2            2        2        0        0        4
[03/10 16:03:16   3934] #	Totals        4        3        2        1       10
[03/10 16:03:16   3934] #236 out of 3550 instances need to be verified(marked ipoed).
[03/10 16:03:16   3934] #45.8% of the total area is being checked for drcs
[03/10 16:03:18   3936] #45.8% of the total area was checked
[03/10 16:03:18   3936] #    number of violations = 129
[03/10 16:03:18   3936] #
[03/10 16:03:18   3936] #    By Layer and Type :
[03/10 16:03:18   3936] #	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc   Totals
[03/10 16:03:18   3936] #	M1           51        1       11       42       17        1      123
[03/10 16:03:18   3936] #	M2            3        0        3        0        0        0        6
[03/10 16:03:18   3936] #	Totals       54        1       14       42       17        1      129
[03/10 16:03:18   3936] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1196.96 (MB), peak = 1501.31 (MB)
[03/10 16:03:18   3936] #start 1st optimization iteration ...
[03/10 16:03:20   3938] #    number of violations = 6
[03/10 16:03:20   3938] #
[03/10 16:03:20   3938] #    By Layer and Type :
[03/10 16:03:20   3938] #	         EOLSpc    Short   Totals
[03/10 16:03:20   3938] #	M1            2        0        2
[03/10 16:03:20   3938] #	M2            1        3        4
[03/10 16:03:20   3938] #	Totals        3        3        6
[03/10 16:03:20   3938] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1166.92 (MB), peak = 1501.31 (MB)
[03/10 16:03:20   3938] #start 2nd optimization iteration ...
[03/10 16:03:20   3938] #    number of violations = 0
[03/10 16:03:20   3938] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1174.52 (MB), peak = 1501.31 (MB)
[03/10 16:03:20   3938] #Complete Detail Routing.
[03/10 16:03:20   3938] #Total wire length = 45217 um.
[03/10 16:03:20   3938] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M1 = 1856 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M2 = 17514 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M3 = 16678 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M4 = 7432 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M5 = 1024 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M7 = 188 um.
[03/10 16:03:20   3938] #Total wire length on LAYER M8 = 492 um.
[03/10 16:03:20   3938] #Total number of vias = 21365
[03/10 16:03:20   3938] #Total number of multi-cut vias = 13561 ( 63.5%)
[03/10 16:03:20   3938] #Total number of single cut vias = 7804 ( 36.5%)
[03/10 16:03:20   3938] #Up-Via Summary (total 21365):
[03/10 16:03:20   3938] #                   single-cut          multi-cut      Total
[03/10 16:03:20   3938] #-----------------------------------------------------------
[03/10 16:03:20   3938] #  Metal 1        6679 ( 56.8%)      5082 ( 43.2%)      11761
[03/10 16:03:20   3938] #  Metal 2         921 ( 11.3%)      7200 ( 88.7%)       8121
[03/10 16:03:20   3938] #  Metal 3         168 ( 12.9%)      1132 ( 87.1%)       1300
[03/10 16:03:20   3938] #  Metal 4          25 ( 21.7%)        90 ( 78.3%)        115
[03/10 16:03:20   3938] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:03:20   3938] #  Metal 6           5 ( 23.8%)        16 ( 76.2%)         21
[03/10 16:03:20   3938] #  Metal 7           6 ( 27.3%)        16 ( 72.7%)         22
[03/10 16:03:20   3938] #-----------------------------------------------------------
[03/10 16:03:20   3938] #                 7804 ( 36.5%)     13561 ( 63.5%)      21365 
[03/10 16:03:20   3938] #
[03/10 16:03:20   3938] #Total number of DRC violations = 0
[03/10 16:03:20   3938] #Cpu time = 00:00:10
[03/10 16:03:20   3938] #Elapsed time = 00:00:10
[03/10 16:03:20   3938] #Increased memory = 8.22 (MB)
[03/10 16:03:20   3938] #Total memory = 1125.62 (MB)
[03/10 16:03:20   3938] #Peak memory = 1501.31 (MB)
[03/10 16:03:20   3938] #
[03/10 16:03:20   3938] #start routing for process antenna violation fix ...
[03/10 16:03:21   3939] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.36 (MB), peak = 1501.31 (MB)
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Total wire length = 45217 um.
[03/10 16:03:21   3939] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M1 = 1856 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M2 = 17514 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M3 = 16678 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M4 = 7432 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M5 = 1024 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M7 = 188 um.
[03/10 16:03:21   3939] #Total wire length on LAYER M8 = 492 um.
[03/10 16:03:21   3939] #Total number of vias = 21365
[03/10 16:03:21   3939] #Total number of multi-cut vias = 13561 ( 63.5%)
[03/10 16:03:21   3939] #Total number of single cut vias = 7804 ( 36.5%)
[03/10 16:03:21   3939] #Up-Via Summary (total 21365):
[03/10 16:03:21   3939] #                   single-cut          multi-cut      Total
[03/10 16:03:21   3939] #-----------------------------------------------------------
[03/10 16:03:21   3939] #  Metal 1        6679 ( 56.8%)      5082 ( 43.2%)      11761
[03/10 16:03:21   3939] #  Metal 2         921 ( 11.3%)      7200 ( 88.7%)       8121
[03/10 16:03:21   3939] #  Metal 3         168 ( 12.9%)      1132 ( 87.1%)       1300
[03/10 16:03:21   3939] #  Metal 4          25 ( 21.7%)        90 ( 78.3%)        115
[03/10 16:03:21   3939] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:03:21   3939] #  Metal 6           5 ( 23.8%)        16 ( 76.2%)         21
[03/10 16:03:21   3939] #  Metal 7           6 ( 27.3%)        16 ( 72.7%)         22
[03/10 16:03:21   3939] #-----------------------------------------------------------
[03/10 16:03:21   3939] #                 7804 ( 36.5%)     13561 ( 63.5%)      21365 
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Total number of DRC violations = 0
[03/10 16:03:21   3939] #Total number of net violated process antenna rule = 0
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Start Post Route wire spreading..
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Start data preparation for wire spreading...
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Data preparation is done on Mon Mar 10 16:03:21 2025
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.36 (MB), peak = 1501.31 (MB)
[03/10 16:03:21   3939] #
[03/10 16:03:21   3939] #Start Post Route Wire Spread.
[03/10 16:03:22   3940] #Done with 87 horizontal wires in 1 hboxes and 99 vertical wires in 1 hboxes.
[03/10 16:03:22   3940] #Complete Post Route Wire Spread.
[03/10 16:03:22   3940] #
[03/10 16:03:22   3940] #Total wire length = 45272 um.
[03/10 16:03:22   3940] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M1 = 1856 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M2 = 17527 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M3 = 16704 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M4 = 7448 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M5 = 1024 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M7 = 188 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M8 = 492 um.
[03/10 16:03:22   3940] #Total number of vias = 21365
[03/10 16:03:22   3940] #Total number of multi-cut vias = 13561 ( 63.5%)
[03/10 16:03:22   3940] #Total number of single cut vias = 7804 ( 36.5%)
[03/10 16:03:22   3940] #Up-Via Summary (total 21365):
[03/10 16:03:22   3940] #                   single-cut          multi-cut      Total
[03/10 16:03:22   3940] #-----------------------------------------------------------
[03/10 16:03:22   3940] #  Metal 1        6679 ( 56.8%)      5082 ( 43.2%)      11761
[03/10 16:03:22   3940] #  Metal 2         921 ( 11.3%)      7200 ( 88.7%)       8121
[03/10 16:03:22   3940] #  Metal 3         168 ( 12.9%)      1132 ( 87.1%)       1300
[03/10 16:03:22   3940] #  Metal 4          25 ( 21.7%)        90 ( 78.3%)        115
[03/10 16:03:22   3940] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:03:22   3940] #  Metal 6           5 ( 23.8%)        16 ( 76.2%)         21
[03/10 16:03:22   3940] #  Metal 7           6 ( 27.3%)        16 ( 72.7%)         22
[03/10 16:03:22   3940] #-----------------------------------------------------------
[03/10 16:03:22   3940] #                 7804 ( 36.5%)     13561 ( 63.5%)      21365 
[03/10 16:03:22   3940] #
[03/10 16:03:22   3940] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.86 (MB), peak = 1501.31 (MB)
[03/10 16:03:22   3940] #
[03/10 16:03:22   3940] #Post Route wire spread is done.
[03/10 16:03:22   3940] #Total wire length = 45272 um.
[03/10 16:03:22   3940] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M1 = 1856 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M2 = 17527 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M3 = 16704 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M4 = 7448 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M5 = 1024 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M7 = 188 um.
[03/10 16:03:22   3940] #Total wire length on LAYER M8 = 492 um.
[03/10 16:03:22   3940] #Total number of vias = 21365
[03/10 16:03:22   3940] #Total number of multi-cut vias = 13561 ( 63.5%)
[03/10 16:03:22   3940] #Total number of single cut vias = 7804 ( 36.5%)
[03/10 16:03:22   3940] #Up-Via Summary (total 21365):
[03/10 16:03:22   3940] #                   single-cut          multi-cut      Total
[03/10 16:03:22   3940] #-----------------------------------------------------------
[03/10 16:03:22   3940] #  Metal 1        6679 ( 56.8%)      5082 ( 43.2%)      11761
[03/10 16:03:22   3940] #  Metal 2         921 ( 11.3%)      7200 ( 88.7%)       8121
[03/10 16:03:22   3940] #  Metal 3         168 ( 12.9%)      1132 ( 87.1%)       1300
[03/10 16:03:22   3940] #  Metal 4          25 ( 21.7%)        90 ( 78.3%)        115
[03/10 16:03:22   3940] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:03:22   3940] #  Metal 6           5 ( 23.8%)        16 ( 76.2%)         21
[03/10 16:03:22   3940] #  Metal 7           6 ( 27.3%)        16 ( 72.7%)         22
[03/10 16:03:22   3940] #-----------------------------------------------------------
[03/10 16:03:22   3940] #                 7804 ( 36.5%)     13561 ( 63.5%)      21365 
[03/10 16:03:22   3940] #
[03/10 16:03:22   3940] #
[03/10 16:03:22   3940] #Start Post Route via swapping..
[03/10 16:03:22   3940] #56.05% of area are rerouted by ECO routing.
[03/10 16:03:24   3942] #    number of violations = 0
[03/10 16:03:24   3942] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1127.36 (MB), peak = 1501.31 (MB)
[03/10 16:03:24   3942] #    number of violations = 0
[03/10 16:03:24   3942] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1127.36 (MB), peak = 1501.31 (MB)
[03/10 16:03:24   3942] #CELL_VIEW mac_array,init has no DRC violation.
[03/10 16:03:24   3942] #Total number of DRC violations = 0
[03/10 16:03:24   3942] #Total number of net violated process antenna rule = 0
[03/10 16:03:24   3942] #Post Route via swapping is done.
[03/10 16:03:24   3942] #Total wire length = 45272 um.
[03/10 16:03:24   3942] #Total half perimeter of net bounding box = 42223 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M1 = 1856 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M2 = 17527 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M3 = 16704 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M4 = 7448 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M5 = 1024 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M6 = 33 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M7 = 188 um.
[03/10 16:03:24   3942] #Total wire length on LAYER M8 = 492 um.
[03/10 16:03:24   3942] #Total number of vias = 21365
[03/10 16:03:24   3942] #Total number of multi-cut vias = 15047 ( 70.4%)
[03/10 16:03:24   3942] #Total number of single cut vias = 6318 ( 29.6%)
[03/10 16:03:24   3942] #Up-Via Summary (total 21365):
[03/10 16:03:24   3942] #                   single-cut          multi-cut      Total
[03/10 16:03:24   3942] #-----------------------------------------------------------
[03/10 16:03:24   3942] #  Metal 1        6255 ( 53.2%)      5506 ( 46.8%)      11761
[03/10 16:03:24   3942] #  Metal 2          59 (  0.7%)      8062 ( 99.3%)       8121
[03/10 16:03:24   3942] #  Metal 3           4 (  0.3%)      1296 ( 99.7%)       1300
[03/10 16:03:24   3942] #  Metal 4           0 (  0.0%)       115 (100.0%)        115
[03/10 16:03:24   3942] #  Metal 5           0 (  0.0%)        25 (100.0%)         25
[03/10 16:03:24   3942] #  Metal 6           0 (  0.0%)        21 (100.0%)         21
[03/10 16:03:24   3942] #  Metal 7           0 (  0.0%)        22 (100.0%)         22
[03/10 16:03:24   3942] #-----------------------------------------------------------
[03/10 16:03:24   3942] #                 6318 ( 29.6%)     15047 ( 70.4%)      21365 
[03/10 16:03:24   3942] #
[03/10 16:03:24   3942] #detailRoute Statistics:
[03/10 16:03:24   3942] #Cpu time = 00:00:14
[03/10 16:03:24   3942] #Elapsed time = 00:00:14
[03/10 16:03:24   3942] #Increased memory = 8.22 (MB)
[03/10 16:03:24   3942] #Total memory = 1125.63 (MB)
[03/10 16:03:24   3942] #Peak memory = 1501.31 (MB)
[03/10 16:03:24   3942] #Updating routing design signature
[03/10 16:03:24   3942] #Created 847 library cell signatures
[03/10 16:03:24   3942] #Created 3829 NETS and 0 SPECIALNETS signatures
[03/10 16:03:24   3942] #Created 3551 instance signatures
[03/10 16:03:24   3942] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.63 (MB), peak = 1501.31 (MB)
[03/10 16:03:24   3942] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1125.63 (MB), peak = 1501.31 (MB)
[03/10 16:03:24   3942] #
[03/10 16:03:24   3942] #globalDetailRoute statistics:
[03/10 16:03:24   3942] #Cpu time = 00:00:15
[03/10 16:03:24   3942] #Elapsed time = 00:00:16
[03/10 16:03:24   3942] #Increased memory = -26.26 (MB)
[03/10 16:03:24   3942] #Total memory = 1094.36 (MB)
[03/10 16:03:24   3942] #Peak memory = 1501.31 (MB)
[03/10 16:03:24   3942] #Number of warnings = 63
[03/10 16:03:24   3942] #Total number of warnings = 293
[03/10 16:03:24   3942] #Number of fails = 0
[03/10 16:03:24   3942] #Total number of fails = 0
[03/10 16:03:24   3942] #Complete globalDetailRoute on Mon Mar 10 16:03:24 2025
[03/10 16:03:24   3942] #
[03/10 16:03:24   3942] **optDesign ... cpu = 0:00:51, real = 0:00:54, mem = 1448.6M, totSessionCpu=1:05:43 **
[03/10 16:03:24   3942] -routeWithEco false                      # bool, default=false
[03/10 16:03:24   3942] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/10 16:03:24   3942] -routeWithTimingDriven true              # bool, default=false, user setting
[03/10 16:03:24   3942] -routeWithSiDriven true                  # bool, default=false, user setting
[03/10 16:03:24   3942] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/10 16:03:24   3942] Extraction called for design 'mac_array' of instances=3550 and nets=3829 using extraction engine 'postRoute' at effort level 'low' .
[03/10 16:03:24   3942] PostRoute (effortLevel low) RC Extraction called for design mac_array.
[03/10 16:03:24   3942] RC Extraction called in multi-corner(2) mode.
[03/10 16:03:24   3942] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/10 16:03:24   3942] Process corner(s) are loaded.
[03/10 16:03:24   3942]  Corner: Cmax
[03/10 16:03:24   3942]  Corner: Cmin
[03/10 16:03:24   3942] extractDetailRC Option : -outfile /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d -maxResLength 200  -extended
[03/10 16:03:24   3942] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/10 16:03:24   3942]       RC Corner Indexes            0       1   
[03/10 16:03:24   3942] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/10 16:03:24   3942] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/10 16:03:24   3942] Resistance Scaling Factor    : 1.00000 1.00000 
[03/10 16:03:24   3942] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/10 16:03:24   3942] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/10 16:03:24   3942] Shrink Factor                : 1.00000
[03/10 16:03:24   3942] Initializing multi-corner capacitance tables ... 
[03/10 16:03:24   3942] Initializing multi-corner resistance tables ...
[03/10 16:03:24   3942] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1448.6M)
[03/10 16:03:24   3942] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for storing RC.
[03/10 16:03:24   3942] Extracted 10.0038% (CPU Time= 0:00:00.1  MEM= 1484.6M)
[03/10 16:03:24   3942] Extracted 20.0041% (CPU Time= 0:00:00.1  MEM= 1484.6M)
[03/10 16:03:25   3942] Extracted 30.0045% (CPU Time= 0:00:00.1  MEM= 1484.6M)
[03/10 16:03:25   3942] Extracted 40.0048% (CPU Time= 0:00:00.2  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 50.0051% (CPU Time= 0:00:00.2  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 60.0055% (CPU Time= 0:00:00.2  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 70.0058% (CPU Time= 0:00:00.2  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 80.0062% (CPU Time= 0:00:00.3  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 90.0065% (CPU Time= 0:00:00.3  MEM= 1484.6M)
[03/10 16:03:25   3943] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1484.6M)
[03/10 16:03:25   3943] Number of Extracted Resistors     : 53971
[03/10 16:03:25   3943] Number of Extracted Ground Cap.   : 54274
[03/10 16:03:25   3943] Number of Extracted Coupling Cap. : 69636
[03/10 16:03:25   3943] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:03:25   3943] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/10 16:03:25   3943]  Corner: Cmax
[03/10 16:03:25   3943]  Corner: Cmin
[03/10 16:03:25   3943] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1464.6M)
[03/10 16:03:25   3943] Creating parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb_Filter.rcdb.d' for storing RC.
[03/10 16:03:25   3943] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d'. 3760 times net's RC data read were performed.
[03/10 16:03:25   3943] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.594M)
[03/10 16:03:25   3943] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:03:25   3943] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1472.594M)
[03/10 16:03:25   3943] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1472.594M)
[03/10 16:03:25   3943] **optDesign ... cpu = 0:00:52, real = 0:00:55, mem = 1447.6M, totSessionCpu=1:05:43 **
[03/10 16:03:25   3943] Starting SI iteration 1 using Infinite Timing Windows
[03/10 16:03:25   3943] Begin IPO call back ...
[03/10 16:03:25   3943] End IPO call back ...
[03/10 16:03:25   3943] #################################################################################
[03/10 16:03:25   3943] # Design Stage: PostRoute
[03/10 16:03:25   3943] # Design Name: mac_array
[03/10 16:03:25   3943] # Design Mode: 65nm
[03/10 16:03:25   3943] # Analysis Mode: MMMC OCV 
[03/10 16:03:25   3943] # Parasitics Mode: SPEF/RCDB
[03/10 16:03:25   3943] # Signoff Settings: SI On 
[03/10 16:03:25   3943] #################################################################################
[03/10 16:03:25   3943] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:25   3943] Setting infinite Tws ...
[03/10 16:03:25   3943] First Iteration Infinite Tw... 
[03/10 16:03:25   3943] Calculate early delays in OCV mode...
[03/10 16:03:25   3943] Calculate late delays in OCV mode...
[03/10 16:03:25   3943] Topological Sorting (CPU = 0:00:00.0, MEM = 1453.1M, InitMEM = 1453.1M)
[03/10 16:03:25   3943] Initializing multi-corner capacitance tables ... 
[03/10 16:03:25   3943] Initializing multi-corner resistance tables ...
[03/10 16:03:26   3943] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:03:26   3943] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1471.3M)
[03/10 16:03:26   3943] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:27   3944] AAE_INFO-618: Total number of nets in the design is 3829,  98.2 percent of the nets selected for SI analysis
[03/10 16:03:27   3944] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:03:27   3944] End delay calculation. (MEM=1538.03 CPU=0:00:01.0 REAL=0:00:01.0)
[03/10 16:03:27   3944] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_pjSgvO/.AAE_2000/waveform.data...
[03/10 16:03:27   3944] *** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1538.0M) ***
[03/10 16:03:27   3945] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1538.0M)
[03/10 16:03:27   3945] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 16:03:27   3945] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1538.0M)
[03/10 16:03:27   3945] Starting SI iteration 2
[03/10 16:03:27   3945] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:27   3945] Calculate early delays in OCV mode...
[03/10 16:03:27   3945] Calculate late delays in OCV mode...
[03/10 16:03:27   3945] AAE_INFO-618: Total number of nets in the design is 3829,  3.9 percent of the nets selected for SI analysis
[03/10 16:03:27   3945] End delay calculation. (MEM=1514.07 CPU=0:00:00.2 REAL=0:00:00.0)
[03/10 16:03:27   3945] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1514.1M) ***
[03/10 16:03:27   3945] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=1:05:45 mem=1514.1M)
[03/10 16:03:27   3945] **optDesign ... cpu = 0:00:54, real = 0:00:57, mem = 1448.7M, totSessionCpu=1:05:45 **
[03/10 16:03:27   3945] *** Timing NOT met, worst failing slack is -0.029
[03/10 16:03:27   3945] *** Check timing (0:00:00.0)
[03/10 16:03:27   3945] Begin: GigaOpt Optimization in post-eco TNS mode
[03/10 16:03:27   3945] Info: 1 clock net  excluded from IPO operation.
[03/10 16:03:27   3945] PhyDesignGrid: maxLocalDensity 1.00
[03/10 16:03:27   3945] #spOpts: N=65 mergeVia=F 
[03/10 16:03:29   3947] *info: 1 clock net excluded
[03/10 16:03:29   3947] *info: 2 special nets excluded.
[03/10 16:03:29   3947] *info: 69 no-driver nets excluded.
[03/10 16:03:30   3947] ** GigaOpt Optimizer WNS Slack -0.029 TNS Slack -0.198 Density 59.82
[03/10 16:03:30   3947] Optimizer TNS Opt
[03/10 16:03:30   3948] Active Path Group: reg2reg  
[03/10 16:03:30   3948] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:30   3948] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/10 16:03:30   3948] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:30   3948] |  -0.029|   -0.029|  -0.198|   -0.198|    59.82%|   0:00:00.0| 1689.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:03:30   3948] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:03:30   3948] |  -0.029|   -0.029|  -0.198|   -0.198|    59.82%|   0:00:00.0| 1689.1M|   WC_VIEW|  reg2reg| genblk1_0__mac_col_inst/mac_8in_instance/product1_ |
[03/10 16:03:30   3948] |        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
[03/10 16:03:30   3948] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] *** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1689.1M) ***
[03/10 16:03:30   3948] Checking setup slack degradation ...
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Recovery Manager:
[03/10 16:03:30   3948]   Low  Effort WNS Jump: 0.011 (REF: -0.018, TGT: -0.029, Threshold: 0.150) - Skip
[03/10 16:03:30   3948]   High Effort WNS Jump: 0.011 (REF: -0.018, TGT: -0.029, Threshold: 0.075) - Skip
[03/10 16:03:30   3948]   Low  Effort TNS Jump: 0.073 (REF: -0.125, TGT: -0.198, Threshold: 25.000) - Skip
[03/10 16:03:30   3948]   High Effort TNS Jump: 0.073 (REF: -0.125, TGT: -0.198, Threshold: 25.000) - Skip
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1689.1M) ***
[03/10 16:03:30   3948] **** Begin NDR-Layer Usage Statistics ****
[03/10 16:03:30   3948] Layer 7 has 12 constrained nets 
[03/10 16:03:30   3948] **** End NDR-Layer Usage Statistics ****
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1689.1M) ***
[03/10 16:03:30   3948] End: GigaOpt Optimization in post-eco TNS mode
[03/10 16:03:30   3948] Running setup recovery post routing.
[03/10 16:03:30   3948] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1538.1M, totSessionCpu=1:05:48 **
[03/10 16:03:30   3948]   Timing Snapshot: (TGT)
[03/10 16:03:30   3948]      Weighted WNS: -0.029
[03/10 16:03:30   3948]       All  PG WNS: -0.029
[03/10 16:03:30   3948]       High PG WNS: -0.029
[03/10 16:03:30   3948]       All  PG TNS: -0.198
[03/10 16:03:30   3948]       High PG TNS: -0.198
[03/10 16:03:30   3948]          Tran DRV: 0
[03/10 16:03:30   3948]           Cap DRV: 0
[03/10 16:03:30   3948]        Fanout DRV: 0
[03/10 16:03:30   3948]            Glitch: 0
[03/10 16:03:30   3948]    Category Slack: { [L, -0.029] [H, -0.029] }
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Checking setup slack degradation ...
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Recovery Manager:
[03/10 16:03:30   3948]   Low  Effort WNS Jump: 0.011 (REF: -0.018, TGT: -0.029, Threshold: 0.150) - Skip
[03/10 16:03:30   3948]   High Effort WNS Jump: 0.011 (REF: -0.018, TGT: -0.029, Threshold: 0.075) - Skip
[03/10 16:03:30   3948]   Low  Effort TNS Jump: 0.073 (REF: -0.125, TGT: -0.198, Threshold: 25.000) - Skip
[03/10 16:03:30   3948]   High Effort TNS Jump: 0.073 (REF: -0.125, TGT: -0.198, Threshold: 25.000) - Skip
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Checking DRV degradation...
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Recovery Manager:
[03/10 16:03:30   3948]     Tran DRV degradation : 0 (0 -> 0)
[03/10 16:03:30   3948]      Cap DRV degradation : 0 (0 -> 0)
[03/10 16:03:30   3948]   Fanout DRV degradation : 0 (0 -> 0)
[03/10 16:03:30   3948]       Glitch degradation : 0 (0 -> 0)
[03/10 16:03:30   3948]   DRV Recovery (Margin: 100) - Skip
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/10 16:03:30   3948] *** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1538.12M, totSessionCpu=1:05:48 .
[03/10 16:03:30   3948] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1538.1M, totSessionCpu=1:05:48 **
[03/10 16:03:30   3948] 
[03/10 16:03:30   3948] Latch borrow mode reset to max_borrow
[03/10 16:03:30   3948] <optDesign CMD> Restore Using all VT Cells
[03/10 16:03:30   3948] Reported timing to dir ./timingReports
[03/10 16:03:30   3948] **optDesign ... cpu = 0:00:57, real = 0:01:00, mem = 1538.1M, totSessionCpu=1:05:48 **
[03/10 16:03:30   3948] Begin: glitch net info
[03/10 16:03:30   3948] glitch slack range: number of glitch nets
[03/10 16:03:30   3948] glitch slack < -0.32 : 0
[03/10 16:03:30   3948] -0.32 < glitch slack < -0.28 : 0
[03/10 16:03:30   3948] -0.28 < glitch slack < -0.24 : 0
[03/10 16:03:30   3948] -0.24 < glitch slack < -0.2 : 0
[03/10 16:03:30   3948] -0.2 < glitch slack < -0.16 : 0
[03/10 16:03:30   3948] -0.16 < glitch slack < -0.12 : 0
[03/10 16:03:30   3948] -0.12 < glitch slack < -0.08 : 0
[03/10 16:03:30   3948] -0.08 < glitch slack < -0.04 : 0
[03/10 16:03:30   3948] -0.04 < glitch slack : 0
[03/10 16:03:30   3948] End: glitch net info
[03/10 16:03:30   3948] ** Profile ** Start :  cpu=0:00:00.0, mem=1595.4M
[03/10 16:03:30   3948] ** Profile ** Other data :  cpu=0:00:00.0, mem=1595.4M
[03/10 16:03:30   3948] **INFO: Starting Blocking QThread with 1 CPU
[03/10 16:03:30   3948]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/10 16:03:30   3948] Starting SI iteration 1 using Infinite Timing Windows
[03/10 16:03:30   3948] Begin IPO call back ...
[03/10 16:03:30   3948] End IPO call back ...
[03/10 16:03:30   3948] #################################################################################
[03/10 16:03:30   3948] # Design Stage: PostRoute
[03/10 16:03:30   3948] # Design Name: mac_array
[03/10 16:03:30   3948] # Design Mode: 65nm
[03/10 16:03:30   3948] # Analysis Mode: MMMC OCV 
[03/10 16:03:30   3948] # Parasitics Mode: SPEF/RCDB
[03/10 16:03:30   3948] # Signoff Settings: SI On 
[03/10 16:03:30   3948] #################################################################################
[03/10 16:03:30   3948] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:30   3948] Setting infinite Tws ...
[03/10 16:03:30   3948] First Iteration Infinite Tw... 
[03/10 16:03:30   3948] Calculate late delays in OCV mode...
[03/10 16:03:30   3948] Calculate early delays in OCV mode...
[03/10 16:03:30   3948] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/10 16:03:30   3948] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/10 16:03:30   3948] AAE_INFO-618: Total number of nets in the design is 3829,  98.2 percent of the nets selected for SI analysis
[03/10 16:03:30   3948] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/10 16:03:30   3948] End delay calculation. (MEM=0 CPU=0:00:00.9 REAL=0:00:01.0)
[03/10 16:03:30   3948] Save waveform /tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/.AAE_pjSgvO/.AAE_2000/waveform.data...
[03/10 16:03:30   3948] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
[03/10 16:03:30   3948] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 16:03:30   3948] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/10 16:03:30   3948] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/10 16:03:30   3948] Starting SI iteration 2
[03/10 16:03:30   3948] AAE_INFO: 1 threads acquired from CTE.
[03/10 16:03:30   3948] Calculate late delays in OCV mode...
[03/10 16:03:30   3948] Calculate early delays in OCV mode...
[03/10 16:03:30   3948] AAE_INFO-618: Total number of nets in the design is 3829,  0.0 percent of the nets selected for SI analysis
[03/10 16:03:30   3948] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[03/10 16:03:30   3948] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[03/10 16:03:30   3948] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:00:04.7 mem=0.0M)
[03/10 16:03:30   3948] ** Profile ** Overall slacks :  cpu=-1:0-5:0-3.-5, mem=0.0M
[03/10 16:03:30   3948] ** Profile ** Total reports :  cpu=0:00:00.1, mem=0.0M
[03/10 16:03:32   3949]  
_______________________________________________________________________
[03/10 16:03:32   3949] ** Profile ** Overall slacks :  cpu=0:00:01.1, mem=1595.4M
[03/10 16:03:32   3949] ** Profile ** Total reports :  cpu=0:00:00.3, mem=1540.1M
[03/10 16:03:33   3949] ** Profile ** DRVs :  cpu=0:00:00.1, mem=1540.1M
[03/10 16:03:33   3949] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.029  | -0.029  |  0.028  |
|           TNS (ns):| -0.198  | -0.198  |  0.000  |
|    Violating Paths:|   13    |   13    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.195  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   734   |   420   |   447   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.819%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1540.1M
[03/10 16:03:33   3949] *** Final Summary (holdfix) CPU=0:00:01.4, REAL=0:00:03.0, MEM=1540.1M
[03/10 16:03:33   3949] **optDesign ... cpu = 0:00:58, real = 0:01:03, mem = 1538.1M, totSessionCpu=1:05:50 **
[03/10 16:03:33   3949]  ReSet Options after AAE Based Opt flow 
[03/10 16:03:33   3949] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/10 16:03:33   3949] Type 'man IMPOPT-3195' for more detail.
[03/10 16:03:33   3949] *** Finished optDesign ***
[03/10 16:03:33   3949] 
[03/10 16:03:33   3949] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:00 real=  0:01:04)
[03/10 16:03:33   3949] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 16:03:33   3949] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:01.3 real=0:00:01.7)
[03/10 16:03:33   3949] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 16:03:33   3949] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.8 real=0:00:03.7)
[03/10 16:03:33   3949] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:03.6 real=0:00:03.7)
[03/10 16:03:33   3949] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.7 real=0:00:03.7)
[03/10 16:03:33   3949] 	OPT_RUNTIME:             wnsOpt (count =  2): (cpu=0:00:05.0 real=0:00:05.0)
[03/10 16:03:33   3949] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[03/10 16:03:33   3949] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:02.4 real=0:00:03.4)
[03/10 16:03:33   3949] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/10 16:03:33   3949] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:15.5 real=0:00:15.6)
[03/10 16:03:33   3949] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[03/10 16:03:33   3949] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[03/10 16:03:33   3949] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/10 16:03:33   3949] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/10 16:03:33   3949] Info: pop threads available for lower-level modules during optimization.
[03/10 16:03:33   3949] Opening parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d' for reading.
[03/10 16:03:33   3949] Closing parasitic data file '/tmp/innovus_temp_2000_ieng6-ece-04.ucsd.edu_h3le_j0VkZL/mac_array_2000_Fvq3Fg.rcdb.d'. 3760 times net's RC data read were performed.
[03/10 16:03:33   3949] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1538.1M)
[03/10 16:03:33   3949] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/10 16:03:33   3949] <CMD> saveDesign route.enc
[03/10 16:03:33   3949] The in-memory database contained RC information but was not saved. To save 
[03/10 16:03:33   3949] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/10 16:03:33   3949] so it should only be saved when it is really desired.
[03/10 16:03:33   3949] Writing Netlist "route.enc.dat.tmp/mac_array.v.gz" ...
[03/10 16:03:33   3949] Saving AAE Data ...
[03/10 16:03:33   3949] Saving /home/linux/ieng6/ee260bwi25/h3le/ECE-260B-WI25-Virtuosos/core/pnr_mac_array/placement.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file
[03/10 16:03:33   3949] Saving preference file route.enc.dat.tmp/gui.pref.tcl ...
[03/10 16:03:33   3949] Saving mode setting ...
[03/10 16:03:33   3949] Saving global file ...
[03/10 16:03:33   3949] Saving floorplan file ...
[03/10 16:03:33   3949] Saving Drc markers ...
[03/10 16:03:33   3949] ... No Drc file written since there is no markers found.
[03/10 16:03:33   3949] Saving placement file ...
[03/10 16:03:33   3950] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1538.1M) ***
[03/10 16:03:33   3950] Saving route file ...
[03/10 16:03:33   3950] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1538.1M) ***
[03/10 16:03:33   3950] Saving DEF file ...
[03/10 16:03:33   3950] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/10 16:03:33   3950] 
[03/10 16:03:33   3950] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/10 16:03:33   3950] 
[03/10 16:03:33   3950] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/10 16:03:35   3951] Generated self-contained design route.enc.dat.tmp
[03/10 16:03:35   3951] error deleting "route.enc.dat": file already exists
[03/10 16:04:35   3963] <CMD> pan -25.526 61.108
[03/10 16:04:37   3964] <CMD> setLayerPreference allM0 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM1Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM1 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM2Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM2 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM3Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM3 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM4Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM4 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM5Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM5 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM6Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM6 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM7Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM7 -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM8Cont -isVisible 1
[03/10 16:04:37   3964] <CMD> setLayerPreference allM8 -isVisible 1
[03/10 16:04:52   3967] <CMD> verifyConnectivity
[03/10 16:04:52   3967] VERIFY_CONNECTIVITY use new engine.
[03/10 16:04:52   3967] 
[03/10 16:04:52   3967] ******** Start: VERIFY CONNECTIVITY ********
[03/10 16:04:52   3967] Start Time: Mon Mar 10 16:04:52 2025
[03/10 16:04:52   3967] 
[03/10 16:04:52   3967] Design Name: mac_array
[03/10 16:04:52   3967] Database Units: 2000
[03/10 16:04:52   3967] Design Boundary: (0.0000, 0.0000) (167.8000, 165.8000)
[03/10 16:04:52   3967] Error Limit = 1000; Warning Limit = 50
[03/10 16:04:52   3967] Check all nets
[03/10 16:04:52   3967] 
[03/10 16:04:52   3967] Begin Summary 
[03/10 16:04:52   3967]   Found no problems or warnings.
[03/10 16:04:52   3967] End Summary
[03/10 16:04:52   3967] 
[03/10 16:04:52   3967] End Time: Mon Mar 10 16:04:52 2025
[03/10 16:04:52   3967] Time Elapsed: 0:00:00.0
[03/10 16:04:52   3967] 
[03/10 16:04:52   3967] ******** End: VERIFY CONNECTIVITY ********
[03/10 16:04:52   3967]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 16:04:52   3967]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[03/10 16:04:52   3967] 
[03/10 16:04:55   3968] <CMD> verifyGeometry
[03/10 16:04:55   3968]  *** Starting Verify Geometry (MEM: 1466.9) ***
[03/10 16:04:55   3968] 
[03/10 16:04:55   3968]   VERIFY GEOMETRY ...... Starting Verification
[03/10 16:04:55   3968]   VERIFY GEOMETRY ...... Initializing
[03/10 16:04:55   3968]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/10 16:04:55   3968]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/10 16:04:55   3968]                   ...... bin size: 2880
[03/10 16:04:55   3968]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/10 16:04:57   3970]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 16:04:57   3970]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 16:04:57   3970]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/10 16:04:57   3970]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 16:04:57   3970]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/10 16:04:57   3970] VG: elapsed time: 2.00
[03/10 16:04:57   3970] Begin Summary ...
[03/10 16:04:57   3970]   Cells       : 0
[03/10 16:04:57   3970]   SameNet     : 0
[03/10 16:04:57   3970]   Wiring      : 0
[03/10 16:04:57   3970]   Antenna     : 0
[03/10 16:04:57   3970]   Short       : 0
[03/10 16:04:57   3970]   Overlap     : 0
[03/10 16:04:57   3970] End Summary
[03/10 16:04:57   3970] 
[03/10 16:04:57   3970]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 16:04:57   3970] 
[03/10 16:04:57   3970] **********End: VERIFY GEOMETRY**********
[03/10 16:04:57   3970]  *** verify geometry (CPU: 0:00:02.2  MEM: 121.2M)
[03/10 16:04:57   3970] 
[03/10 16:05:05   3972] <CMD> addFiller -cell {FILL1 FILL2 DCAP DCAP4 DCAP16 DCAP32 DCAP64}
[03/10 16:05:05   3972] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/10 16:05:05   3972] Type 'man IMPSP-5217' for more detail.
[03/10 16:05:05   3972] #spOpts: N=65 
[03/10 16:05:05   3972] Core basic site is core
[03/10 16:05:05   3972]   Signal wire search tree: 53967 elements. (cpu=0:00:00.0, mem=0.0M)
[03/10 16:05:05   3972] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/10 16:05:05   3972] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[03/10 16:05:05   3972] *INFO: Adding fillers to top-module.
[03/10 16:05:05   3972] *INFO:   Added 43 filler insts (cell DCAP64 / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 53 filler insts (cell DCAP32 / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 160 filler insts (cell DCAP16 / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 1347 filler insts (cell DCAP4 / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 562 filler insts (cell DCAP / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 4451 filler insts (cell FILL2 / prefix FILLER).
[03/10 16:05:05   3972] *INFO:   Added 1068 filler insts (cell FILL1 / prefix FILLER).
[03/10 16:05:05   3972] *INFO: Total 7684 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[03/10 16:05:05   3972] For 7684 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 16:05:05   3972] For 11234 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/10 16:05:15   3974] <CMD> verifyConnectivity
[03/10 16:05:15   3974] VERIFY_CONNECTIVITY use new engine.
[03/10 16:05:15   3974] 
[03/10 16:05:15   3974] ******** Start: VERIFY CONNECTIVITY ********
[03/10 16:05:15   3974] Start Time: Mon Mar 10 16:05:15 2025
[03/10 16:05:15   3974] 
[03/10 16:05:15   3974] Design Name: mac_array
[03/10 16:05:15   3974] Database Units: 2000
[03/10 16:05:15   3974] Design Boundary: (0.0000, 0.0000) (167.8000, 165.8000)
[03/10 16:05:15   3974] Error Limit = 1000; Warning Limit = 50
[03/10 16:05:15   3974] Check all nets
[03/10 16:05:15   3975] 
[03/10 16:05:15   3975] Begin Summary 
[03/10 16:05:15   3975]   Found no problems or warnings.
[03/10 16:05:15   3975] End Summary
[03/10 16:05:15   3975] 
[03/10 16:05:15   3975] End Time: Mon Mar 10 16:05:15 2025
[03/10 16:05:15   3975] Time Elapsed: 0:00:00.0
[03/10 16:05:15   3975] 
[03/10 16:05:15   3975] ******** End: VERIFY CONNECTIVITY ********
[03/10 16:05:15   3975]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 16:05:15   3975]   (CPU Time: 0:00:00.3  MEM: 0.000M)
[03/10 16:05:15   3975] 
[03/10 16:05:19   3975] <CMD> verifyGeometry
[03/10 16:05:19   3975]  *** Starting Verify Geometry (MEM: 1588.1) ***
[03/10 16:05:19   3975] 
[03/10 16:05:19   3975]   VERIFY GEOMETRY ...... Starting Verification
[03/10 16:05:19   3975]   VERIFY GEOMETRY ...... Initializing
[03/10 16:05:19   3975]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/10 16:05:19   3975]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/10 16:05:19   3975]                   ...... bin size: 2880
[03/10 16:05:19   3975]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/10 16:05:22   3978]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/10 16:05:22   3978]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/10 16:05:22   3978]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/10 16:05:22   3978]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/10 16:05:22   3978]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/10 16:05:22   3978] VG: elapsed time: 3.00
[03/10 16:05:22   3978] Begin Summary ...
[03/10 16:05:22   3978]   Cells       : 0
[03/10 16:05:22   3978]   SameNet     : 0
[03/10 16:05:22   3978]   Wiring      : 0
[03/10 16:05:22   3978]   Antenna     : 0
[03/10 16:05:22   3978]   Short       : 0
[03/10 16:05:22   3978]   Overlap     : 0
[03/10 16:05:22   3978] End Summary
[03/10 16:05:22   3978] 
[03/10 16:05:22   3978]   Verification Complete : 0 Viols.  0 Wrngs.
[03/10 16:05:22   3978] 
[03/10 16:05:22   3978] **********End: VERIFY GEOMETRY**********
[03/10 16:05:22   3978]  *** verify geometry (CPU: 0:00:02.9  MEM: 16.1M)
[03/10 16:05:22   3978] 
[03/10 16:05:35   3981] 
[03/10 16:05:35   3981] *** Memory Usage v#1 (Current mem = 1492.852M, initial mem = 149.258M) ***
[03/10 16:05:35   3981] 
[03/10 16:05:35   3981] *** Summary of all messages that are not suppressed in this session:
[03/10 16:05:35   3981] Severity  ID               Count  Summary                                  
[03/10 16:05:35   3981] WARNING   IMPLF-200            2  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/10 16:05:35   3981] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/10 16:05:35   3981] WARNING   IMPFP-3961           4  The techSite '%s' has no related cells i...
[03/10 16:05:35   3981] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/10 16:05:35   3981] WARNING   IMPEXT-2710          4  Basic Cap table for layer M%d is ignored...
[03/10 16:05:35   3981] WARNING   IMPEXT-2760          4  Layer M%d specified in the cap table is ...
[03/10 16:05:35   3981] WARNING   IMPEXT-2771          4  Via %s specified in the cap table is ign...
[03/10 16:05:35   3981] WARNING   IMPEXT-2801          4  Resistance values are not provided in th...
[03/10 16:05:35   3981] WARNING   IMPEXT-3442         20  The version of the capacitance table fil...
[03/10 16:05:35   3981] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[03/10 16:05:35   3981] WARNING   IMPEXT-3518          6  The lower process node is set (using com...
[03/10 16:05:35   3981] ERROR     IMPSYT-6245          5  Error %s, while saving MS constraint fil...
[03/10 16:05:35   3981] WARNING   IMPVL-159         3244  Pin '%s' of cell '%s' is defined in LEF ...
[03/10 16:05:35   3981] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/10 16:05:35   3981] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[03/10 16:05:35   3981] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/10 16:05:35   3981] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/10 16:05:35   3981] ERROR     IMPSP-9022           3  Command '%s' completed with some error(s...
[03/10 16:05:35   3981] WARNING   IMPSP-5213           2  Option -fitGap is set to true when one s...
[03/10 16:05:35   3981] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/10 16:05:35   3981] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/10 16:05:35   3981] ERROR     IMPSP-2002          12  Density too high (%.1f%%), stopping deta...
[03/10 16:05:35   3981] WARNING   IMPOPT-3080          2  All delay cells are dont_use. Buffers wi...
[03/10 16:05:35   3981] WARNING   IMPOPT-3663          4  Power view is not set. First setup analy...
[03/10 16:05:35   3981] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/10 16:05:35   3981] WARNING   IMPOPT-306           1  Found placement violations in the postRo...
[03/10 16:05:35   3981] ERROR     IMPOPT-310           1  Design density (%.2f%%) exceeds/equals l...
[03/10 16:05:35   3981] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/10 16:05:35   3981] WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
[03/10 16:05:35   3981] WARNING   IMPOPT-3564          5  The following cells are set dont_use tem...
[03/10 16:05:35   3981] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[03/10 16:05:35   3981] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/10 16:05:35   3981] WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
[03/10 16:05:35   3981] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/10 16:05:35   3981] ERROR     IMPOAX-142          13  %s                                       
[03/10 16:05:35   3981] ERROR     IMPOAX-820           3  The OA features are disabled in the curr...
[03/10 16:05:35   3981] ERROR     IMPOAX-850           3  %s command cannot be run as OA features ...
[03/10 16:05:35   3981] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/10 16:05:35   3981] *** Message Summary: 3936 warning(s), 40 error(s)
[03/10 16:05:35   3981] 
[03/10 16:05:35   3981] --- Ending "Innovus" (totcpu=1:06:22, real=1:27:35, mem=1492.9M) ---
