*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

BTB:
Basic BTB sets: 2048 ways: 8
Indirect:
history lengths: 0 0 10 16 27 44 60 96 109 219 449 487 714 1313 2146 3881 
ITTAGE tables: 64768 bytes;Region table: 240 bytes;IUM: 384 bytes;Total Storage= 65392 bytes;
RAS:
RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2840713 heartbeat IPC: 3.52 cumulative IPC: 3.52 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5670957 heartbeat IPC: 3.533 cumulative IPC: 3.527 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 7095166 cumulative IPC: 3.524 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 7095166 cumulative IPC: 3.524 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 29464668 heartbeat IPC: 0.4203 cumulative IPC: 0.2235 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 73968917 heartbeat IPC: 0.2247 cumulative IPC: 0.2243 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 120376393 heartbeat IPC: 0.2155 cumulative IPC: 0.2207 (Simulation time: 00 hr 06 min 22 sec)
Simulation finished CPU 0 instructions: 25000001 cycles: 113281228 cumulative IPC: 0.2207 (Simulation time: 00 hr 06 min 22 sec)
Simulation complete CPU 0 instructions: 25000001 cycles: 113281228 cumulative IPC: 0.2207 (Simulation time: 00 hr 06 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/619.lbm_s-2677B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2207 instructions: 25000001 cycles: 113281228 base_update_uops: 19050538
CPU 0 Branch Prediction Accuracy: 97.06% MPKI: 0.5248 Average ROB Occupancy at Mispredict: 249.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.525
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

Branch MPKI breakdown
  Direction_miss: 0.52476 13119
  BTB_miss_gen_miss: 0.2726 6815
  BTB_miss_gen_wrong: 0 0
  BTB_miss_indirect_miss: 0 0
  BTB_miss_indirect_wrong: 0 0
  BTB_miss_return_miss: 0 0
  BTB_miss_return_wrong: 0 0

LLC TOTAL        ACCESS:    3607556 HIT:    2425464 MISS:    1182092
LLC LOAD         ACCESS:     116541 HIT:       1572 MISS:     114969
LLC RFO          ACCESS:    1645563 HIT:     763424 MISS:     882139
LLC PREFETCH     ACCESS:     185114 HIT:       1638 MISS:     183476
LLC WRITE        ACCESS:    1646328 HIT:    1644952 MISS:       1376
LLC TRANSLATION  ACCESS:      14010 HIT:      13878 MISS:        132
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 721.5 cycles
cpu0_DTLB TOTAL        ACCESS:    4611909 HIT:    4556844 MISS:      55065
cpu0_DTLB LOAD         ACCESS:    4611909 HIT:    4556844 MISS:      55065
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.183 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1D TOTAL        ACCESS:    5984950 HIT:    3525234 MISS:    2459716
cpu0_L1D LOAD         ACCESS:    1410818 HIT:     859432 MISS:     551386
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:     126793 HIT:       8674 MISS:     118119
cpu0_L1D WRITE        ACCESS:    4428845 HIT:    2657075 MISS:    1771770
cpu0_L1D TRANSLATION  ACCESS:      18494 HIT:         53 MISS:      18441
cpu0_L1D PREFETCH REQUESTED:     464541 ISSUED:     126793 USEFUL:       7667 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 427.3 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_L2C TOTAL        ACCESS:    4140922 HIT:     603096 MISS:    3537826
cpu0_L2C LOAD         ACCESS:     287887 HIT:     100556 MISS:     187331
cpu0_L2C RFO          ACCESS:    1668862 HIT:      23207 MISS:    1645655
cpu0_L2C PREFETCH     ACCESS:     496819 HIT:     137735 MISS:     359084
cpu0_L2C WRITE        ACCESS:    1668913 HIT:     337167 MISS:    1331746
cpu0_L2C TRANSLATION  ACCESS:      18441 HIT:       4431 MISS:      14010
cpu0_L2C PREFETCH REQUESTED:     392347 ISSUED:     392347 USEFUL:     134440 USELESS:       5127
cpu0_L2C AVERAGE MISS LATENCY: 2906 cycles
cpu0_STLB TOTAL        ACCESS:      34048 HIT:      15572 MISS:      18476
cpu0_STLB LOAD         ACCESS:      34048 HIT:      15572 MISS:      18476
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 455.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      77872
  ROW_BUFFER_MISS:    1102835
 AVG DBUS CONGESTED CYCLE: 3.997
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      48237
  FULL:     841854
