; SMT-LIBv2 description generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module wb_slave_adapter_Brtl_32_32
(declare-sort |wb_slave_adapter_Brtl_32_32_s| 0)
(declare-fun |wb_slave_adapter_Brtl_32_32_is| (|wb_slave_adapter_Brtl_32_32_s|) Bool)
; yosys-smt2-anyinit wb_slave_adapter_Brtl_32_32#0 1 :134
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__134"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |wb_slave_adapter_Brtl_32_32#0| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \_witness_.anyinit__134
; yosys-smt2-register _witness_.anyinit__134 1
; yosys-smt2-wire _witness_.anyinit__134 1
(define-fun |wb_slave_adapter_Brtl_32_32_n _witness_.anyinit__134| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#0| state)) #b1))
(declare-fun |wb_slave_adapter_Brtl_32_32#1| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \wb_rst_i
(define-fun |wb_slave_adapter_Brtl_32_32#2| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#1| state)) #b1) #b0 (|wb_slave_adapter_Brtl_32_32#0| state))) ; \ack_q
; yosys-smt2-wire ack_q 1
(define-fun |wb_slave_adapter_Brtl_32_32_n ack_q| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#2| state)) #b1))
(declare-fun |wb_slave_adapter_Brtl_32_32#3| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \wb_adr_i
; yosys-smt2-output reg_addr 32
; yosys-smt2-wire reg_addr 32
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_addr| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#3| state))
(declare-fun |wb_slave_adapter_Brtl_32_32#4| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 4)) ; \wb_sel_i
; yosys-smt2-output reg_be 4
; yosys-smt2-wire reg_be 4
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_be| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 4) (|wb_slave_adapter_Brtl_32_32#4| state))
(declare-fun |wb_slave_adapter_Brtl_32_32#5| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \reg_rdata
; yosys-smt2-input reg_rdata 32
; yosys-smt2-wire reg_rdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\reg_rdata"], "smtname": "reg_rdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_rdata| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#5| state))
(declare-fun |wb_slave_adapter_Brtl_32_32#6| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \wb_we_i
(define-fun |wb_slave_adapter_Brtl_32_32#7| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|wb_slave_adapter_Brtl_32_32#6| state))) ; $auto$ghdl.cc:827:import_module$41
(declare-fun |wb_slave_adapter_Brtl_32_32#8| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \wb_stb_i
(declare-fun |wb_slave_adapter_Brtl_32_32#9| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 1)) ; \wb_cyc_i
(define-fun |wb_slave_adapter_Brtl_32_32#10| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|wb_slave_adapter_Brtl_32_32#8| state) (|wb_slave_adapter_Brtl_32_32#9| state))) ; $auto$ghdl.cc:827:import_module$31
(define-fun |wb_slave_adapter_Brtl_32_32#11| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|wb_slave_adapter_Brtl_32_32#7| state) (|wb_slave_adapter_Brtl_32_32#10| state))) ; $auto$ghdl.cc:827:import_module$42
(define-fun |wb_slave_adapter_Brtl_32_32#12| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#11| state)) #b1) #b1 #b0)) ; \reg_re
; yosys-smt2-output reg_re 1
; yosys-smt2-wire reg_re 1
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_re| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#12| state)) #b1))
(declare-fun |wb_slave_adapter_Brtl_32_32#13| (|wb_slave_adapter_Brtl_32_32_s|) (_ BitVec 32)) ; \wb_dat_i
; yosys-smt2-output reg_wdata 32
; yosys-smt2-wire reg_wdata 32
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_wdata| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#13| state))
(define-fun |wb_slave_adapter_Brtl_32_32#14| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (|wb_slave_adapter_Brtl_32_32#2| state))) ; $auto$ghdl.cc:827:import_module$32
(define-fun |wb_slave_adapter_Brtl_32_32#15| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|wb_slave_adapter_Brtl_32_32#6| state) (|wb_slave_adapter_Brtl_32_32#10| state))) ; $auto$ghdl.cc:827:import_module$36
(define-fun |wb_slave_adapter_Brtl_32_32#16| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|wb_slave_adapter_Brtl_32_32#14| state) (|wb_slave_adapter_Brtl_32_32#15| state))) ; $auto$ghdl.cc:827:import_module$38
(define-fun |wb_slave_adapter_Brtl_32_32#17| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#16| state)) #b1) #b1 #b0)) ; \reg_we
; yosys-smt2-output reg_we 1
; yosys-smt2-wire reg_we 1
(define-fun |wb_slave_adapter_Brtl_32_32_n reg_we| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#17| state)) #b1))
; yosys-smt2-output wb_ack_o 1
; yosys-smt2-wire wb_ack_o 1
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_ack_o| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#2| state)) #b1))
; yosys-smt2-input wb_adr_i 32
; yosys-smt2-wire wb_adr_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_adr_i"], "smtname": "wb_adr_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_adr_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#3| state))
(declare-fun |wb_slave_adapter_Brtl_32_32#18| (|wb_slave_adapter_Brtl_32_32_s|) Bool) ; \wb_clk_i
; yosys-smt2-input wb_clk_i 1
; yosys-smt2-wire wb_clk_i 1
; yosys-smt2-clock wb_clk_i posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_clk_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (|wb_slave_adapter_Brtl_32_32#18| state))
; yosys-smt2-input wb_cyc_i 1
; yosys-smt2-wire wb_cyc_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_cyc_i"], "smtname": "wb_cyc_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_cyc_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#9| state)) #b1))
; yosys-smt2-input wb_dat_i 32
; yosys-smt2-wire wb_dat_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_dat_i"], "smtname": "wb_dat_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_dat_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#13| state))
; yosys-smt2-output wb_dat_o 32
; yosys-smt2-wire wb_dat_o 32
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_dat_o| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 32) (|wb_slave_adapter_Brtl_32_32#5| state))
; yosys-smt2-output wb_err_o 1
; yosys-smt2-wire wb_err_o 1
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_err_o| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool false)
; yosys-smt2-input wb_rst_i 1
; yosys-smt2-wire wb_rst_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_rst_i"], "smtname": "wb_rst_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_rst_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#1| state)) #b1))
; yosys-smt2-input wb_sel_i 4
; yosys-smt2-wire wb_sel_i 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_sel_i"], "smtname": "wb_sel_i", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_sel_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 4) (|wb_slave_adapter_Brtl_32_32#4| state))
; yosys-smt2-output wb_stall_o 1
; yosys-smt2-wire wb_stall_o 1
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_stall_o| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool false)
; yosys-smt2-input wb_stb_i 1
; yosys-smt2-wire wb_stb_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_stb_i"], "smtname": "wb_stb_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_stb_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#8| state)) #b1))
; yosys-smt2-input wb_we_i 1
; yosys-smt2-wire wb_we_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_we_i"], "smtname": "wb_we_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |wb_slave_adapter_Brtl_32_32_n wb_we_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#6| state)) #b1))
(define-fun |wb_slave_adapter_Brtl_32_32#19| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvnot (ite (|wb_slave_adapter_Brtl_32_32#18| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$287
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$288
(define-fun |wb_slave_adapter_Brtl_32_32_u 0| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool (or (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#19| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$288
(define-fun |wb_slave_adapter_Brtl_32_32#20| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (bvand (|wb_slave_adapter_Brtl_32_32#14| state) (|wb_slave_adapter_Brtl_32_32#10| state))) ; $auto$ghdl.cc:827:import_module$33
(define-fun |wb_slave_adapter_Brtl_32_32#21| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#20| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$34
(define-fun |wb_slave_adapter_Brtl_32_32#22| ((state |wb_slave_adapter_Brtl_32_32_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wb_slave_adapter_Brtl_32_32#1| state)) #b1) #b0 (|wb_slave_adapter_Brtl_32_32#21| state))) ; $auto$rtlil.cc:3457:Mux$268
(define-fun |wb_slave_adapter_Brtl_32_32_a| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |wb_slave_adapter_Brtl_32_32_u| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool 
  (|wb_slave_adapter_Brtl_32_32_u 0| state)
)
(define-fun |wb_slave_adapter_Brtl_32_32_i| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |wb_slave_adapter_Brtl_32_32_h| ((state |wb_slave_adapter_Brtl_32_32_s|)) Bool true)
(define-fun |wb_slave_adapter_Brtl_32_32_t| ((state |wb_slave_adapter_Brtl_32_32_s|) (next_state |wb_slave_adapter_Brtl_32_32_s|)) Bool 
  (= (|wb_slave_adapter_Brtl_32_32#22| state) (|wb_slave_adapter_Brtl_32_32#0| next_state)) ; :134 \_witness_.anyinit__134
) ; end of module wb_slave_adapter_Brtl_32_32
; yosys-smt2-module timer_regs_Brtl
(declare-sort |timer_regs_Brtl_s| 0)
(declare-fun |timer_regs_Brtl_is| (|timer_regs_Brtl_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$217"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#0| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$217
; yosys-smt2-register $auto$async2sync.cc:234:execute$217 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$217| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$219"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#1| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$219
; yosys-smt2-register $auto$async2sync.cc:234:execute$219 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$219| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#1| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$221"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#2| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$221
; yosys-smt2-register $auto$async2sync.cc:234:execute$221 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$221| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#2| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$223"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#3| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$223
; yosys-smt2-register $auto$async2sync.cc:234:execute$223 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$223| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#3| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$225"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 2}
(declare-fun |timer_regs_Brtl#4| (|timer_regs_Brtl_s|) (_ BitVec 2)) ; $auto$async2sync.cc:234:execute$225
; yosys-smt2-register $auto$async2sync.cc:234:execute$225 2
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$225| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (|timer_regs_Brtl#4| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$227"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#5| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$227
; yosys-smt2-register $auto$async2sync.cc:234:execute$227 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$227| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#5| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$229"], "smtname": 6, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_regs_Brtl#6| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$229
; yosys-smt2-register $auto$async2sync.cc:234:execute$229 32
(define-fun |timer_regs_Brtl_n $auto$async2sync.cc:234:execute$229| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#6| state))
(declare-fun |timer_regs_Brtl#7| (|timer_regs_Brtl_s|) (_ BitVec 6)) ; \addr
; yosys-smt2-input addr 6
; yosys-smt2-wire addr 6
; yosys-smt2-witness {"offset": 0, "path": ["\\addr"], "smtname": "addr", "smtoffset": 0, "type": "input", "width": 6}
(define-fun |timer_regs_Brtl_n addr| ((state |timer_regs_Brtl_s|)) (_ BitVec 6) (|timer_regs_Brtl#7| state))
(declare-fun |timer_regs_Brtl#8| (|timer_regs_Brtl_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_regs_Brtl#9| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#0| state) #b00000000000000000000000000000000)) ; \reg_ctrl
; yosys-smt2-output cap_en 1
; yosys-smt2-wire cap_en 1
(define-fun |timer_regs_Brtl_n cap_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 6 6) (|timer_regs_Brtl#9| state)) #b1))
(declare-fun |timer_regs_Brtl#10| (|timer_regs_Brtl_s|) Bool) ; \capture_stb
; yosys-smt2-input capture_stb 1
; yosys-smt2-wire capture_stb 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_stb"], "smtname": "capture_stb", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n capture_stb| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#10| state))
(declare-fun |timer_regs_Brtl#11| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \capture_val
; yosys-smt2-input capture_val 32
; yosys-smt2-wire capture_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_val"], "smtname": "capture_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n capture_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#11| state))
(declare-fun |timer_regs_Brtl#12| (|timer_regs_Brtl_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n clk| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#12| state))
(define-fun |timer_regs_Brtl#13| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#5| state) #b00000000000000000000000000000000)) ; \reg_cmp
; yosys-smt2-output cmp_val 32
; yosys-smt2-wire cmp_val 32
(define-fun |timer_regs_Brtl_n cmp_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#13| state))
(declare-fun |timer_regs_Brtl#14| (|timer_regs_Brtl_s|) Bool) ; \core_irq
; yosys-smt2-input core_irq 1
; yosys-smt2-wire core_irq 1
; yosys-smt2-witness {"offset": 0, "path": ["\\core_irq"], "smtname": "core_irq", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n core_irq| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#14| state))
(declare-fun |timer_regs_Brtl#15| (|timer_regs_Brtl_s|) Bool) ; \cs
; yosys-smt2-input cs 1
; yosys-smt2-wire cs 1
; yosys-smt2-witness {"offset": 0, "path": ["\\cs"], "smtname": "cs", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n cs| ((state |timer_regs_Brtl_s|)) Bool (|timer_regs_Brtl#15| state))
(declare-fun |timer_regs_Brtl#16| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \current_val
; yosys-smt2-input current_val 32
; yosys-smt2-wire current_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\current_val"], "smtname": "current_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n current_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#16| state))
; yosys-smt2-output dir 1
; yosys-smt2-wire dir 1
(define-fun |timer_regs_Brtl_n dir| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 3 3) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output en 1
; yosys-smt2-wire en 1
(define-fun |timer_regs_Brtl_n en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output ext_en 1
; yosys-smt2-wire ext_en 1
(define-fun |timer_regs_Brtl_n ext_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 5 5) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#17| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#4| state) #b00)) ; \reg_int_sts [1:0]
(define-fun |timer_regs_Brtl#18| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#3| state) #b00000000000000000000000000000000)) ; \reg_int_en
(define-fun |timer_regs_Brtl#19| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|timer_regs_Brtl#17| state)) ((_ extract 0 0) (|timer_regs_Brtl#18| state)))) ; $auto$ghdl.cc:827:import_module$53
(define-fun |timer_regs_Brtl#20| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|timer_regs_Brtl#17| state)) ((_ extract 1 1) (|timer_regs_Brtl#18| state)))) ; $auto$ghdl.cc:827:import_module$54
(define-fun |timer_regs_Brtl#21| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvor (|timer_regs_Brtl#19| state) (|timer_regs_Brtl#20| state))) ; \intr_o
; yosys-smt2-output intr_o 1
; yosys-smt2-wire intr_o 1
(define-fun |timer_regs_Brtl_n intr_o| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#21| state)) #b1))
(define-fun |timer_regs_Brtl#22| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b000100)) ; $auto$ghdl.cc:827:import_module$46
(declare-fun |timer_regs_Brtl#23| (|timer_regs_Brtl_s|) (_ BitVec 1)) ; \we
(define-fun |timer_regs_Brtl#24| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (|timer_regs_Brtl#23| state) (ite (|timer_regs_Brtl#15| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$45
(define-fun |timer_regs_Brtl#25| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#22| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$47
(define-fun |timer_regs_Brtl#26| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#25| state)) #b1) #b1 #b0)) ; \load_cmd
; yosys-smt2-output load_cmd 1
; yosys-smt2-wire load_cmd 1
(define-fun |timer_regs_Brtl_n load_cmd| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#26| state)) #b1))
(define-fun |timer_regs_Brtl#27| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#1| state) #b00000000000000000000000000000000)) ; \reg_load
(declare-fun |timer_regs_Brtl#28| (|timer_regs_Brtl_s|) (_ BitVec 32)) ; \wdata
(define-fun |timer_regs_Brtl#29| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#25| state)) #b1) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#27| state))) ; \load_val
; yosys-smt2-output load_val 32
; yosys-smt2-wire load_val 32
(define-fun |timer_regs_Brtl_n load_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#29| state))
; yosys-smt2-output mode 1
; yosys-smt2-wire mode 1
(define-fun |timer_regs_Brtl_n mode| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 1 1) (|timer_regs_Brtl#9| state)) #b1))
; yosys-smt2-output pre_en 1
; yosys-smt2-wire pre_en 1
(define-fun |timer_regs_Brtl_n pre_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 2 2) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#30| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#2| state) #b00000000000000000000000000000000)) ; \reg_pre
; yosys-smt2-output pre_val 16
; yosys-smt2-wire pre_val 16
(define-fun |timer_regs_Brtl_n pre_val| ((state |timer_regs_Brtl_s|)) (_ BitVec 16) ((_ extract 15 0) (|timer_regs_Brtl#30| state)))
; yosys-smt2-output pwm_en 1
; yosys-smt2-wire pwm_en 1
(define-fun |timer_regs_Brtl_n pwm_en| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 4 4) (|timer_regs_Brtl#9| state)) #b1))
(define-fun |timer_regs_Brtl#31| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#6| state) #b00000000000000000000000000000000)) ; \reg_cap
(define-fun |timer_regs_Brtl#32| ((state |timer_regs_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 1 1) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 2 2) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 3 3) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 4 4) (|timer_regs_Brtl#7| state)) #b1) (= ((_ extract 5 5) (|timer_regs_Brtl#7| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$56
(define-fun |timer_regs_Brtl#33| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b001000)) ; $auto$ghdl.cc:827:import_module$58
(define-fun |timer_regs_Brtl#34| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b001100)) ; $auto$ghdl.cc:827:import_module$59
(define-fun |timer_regs_Brtl#35| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b010000)) ; $auto$ghdl.cc:827:import_module$60
(define-fun |timer_regs_Brtl#36| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b010100)) ; $auto$ghdl.cc:827:import_module$61
(define-fun |timer_regs_Brtl#37| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b011000)) ; $auto$ghdl.cc:827:import_module$62
(define-fun |timer_regs_Brtl#38| ((state |timer_regs_Brtl_s|)) Bool (= (|timer_regs_Brtl#7| state) #b011100)) ; $auto$ghdl.cc:827:import_module$63
(define-fun |timer_regs_Brtl#39| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#38| state) (|timer_regs_Brtl#31| state) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#13| state) (ite (|timer_regs_Brtl#36| state) (concat #b000000000000000000000000000000 (|timer_regs_Brtl#17| state)) (ite (|timer_regs_Brtl#35| state) (|timer_regs_Brtl#18| state) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#30| state) (ite (|timer_regs_Brtl#33| state) (|timer_regs_Brtl#16| state) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#27| state) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#9| state) #b00000000000000000000000000000000))))))))) ; $auto$ghdl.cc:827:import_module$64
(define-fun |timer_regs_Brtl#40| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#15| state) (|timer_regs_Brtl#39| state) #b00000000000000000000000000000000)) ; \rdata
; yosys-smt2-output rdata 32
; yosys-smt2-wire rdata 32
(define-fun |timer_regs_Brtl_n rdata| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#40| state))
; yosys-smt2-wire reg_cap 32
(define-fun |timer_regs_Brtl_n reg_cap| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#31| state))
; yosys-smt2-wire reg_cmp 32
(define-fun |timer_regs_Brtl_n reg_cmp| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#13| state))
; yosys-smt2-wire reg_ctrl 32
(define-fun |timer_regs_Brtl_n reg_ctrl| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#9| state))
; yosys-smt2-wire reg_int_en 32
(define-fun |timer_regs_Brtl_n reg_int_en| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#18| state))
; yosys-smt2-wire reg_int_sts 32
(define-fun |timer_regs_Brtl_n reg_int_sts| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (concat #b000000000000000000000000000000 (|timer_regs_Brtl#17| state)))
; yosys-smt2-wire reg_load 32
(define-fun |timer_regs_Brtl_n reg_load| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#27| state))
; yosys-smt2-wire reg_pre 32
(define-fun |timer_regs_Brtl_n reg_pre| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#30| state))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n rst_n| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1))
; yosys-smt2-input wdata 32
; yosys-smt2-wire wdata 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wdata"], "smtname": "wdata", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_regs_Brtl_n wdata| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (|timer_regs_Brtl#28| state))
; yosys-smt2-input we 1
; yosys-smt2-wire we 1
; yosys-smt2-witness {"offset": 0, "path": ["\\we"], "smtname": "we", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_regs_Brtl_n we| ((state |timer_regs_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_regs_Brtl#23| state)) #b1))
(define-fun |timer_regs_Brtl#41| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_regs_Brtl#12| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$281
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$282
(define-fun |timer_regs_Brtl_u 0| ((state |timer_regs_Brtl_s|)) Bool (or (= ((_ extract 0 0) (|timer_regs_Brtl#41| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$282
(define-fun |timer_regs_Brtl#42| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 6 6) (|timer_regs_Brtl#9| state)) (ite (|timer_regs_Brtl#10| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$88
(define-fun |timer_regs_Brtl#43| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#42| state)) #b1) (|timer_regs_Brtl#11| state) (|timer_regs_Brtl#31| state))) ; $auto$ghdl.cc:827:import_module$112
(define-fun |timer_regs_Brtl#44| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#43| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$266
(define-fun |timer_regs_Brtl#45| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#13| state))) ; $auto$ghdl.cc:827:import_module$75
(define-fun |timer_regs_Brtl#46| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#45| state))) ; $auto$ghdl.cc:827:import_module$78
(define-fun |timer_regs_Brtl#47| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#46| state))) ; $auto$ghdl.cc:827:import_module$82
(define-fun |timer_regs_Brtl#48| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#13| state) (|timer_regs_Brtl#47| state))) ; $auto$ghdl.cc:827:import_module$86
(define-fun |timer_regs_Brtl#49| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#48| state) (|timer_regs_Brtl#13| state))) ; $auto$ghdl.cc:827:import_module$110
(define-fun |timer_regs_Brtl#50| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#49| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$264
(define-fun |timer_regs_Brtl#51| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#36| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$91
(define-fun |timer_regs_Brtl#52| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 0 0) (|timer_regs_Brtl#28| state)) (|timer_regs_Brtl#51| state))) ; $auto$ghdl.cc:827:import_module$92
(define-fun |timer_regs_Brtl#53| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#52| state)) #b1) #b0 ((_ extract 0 0) (|timer_regs_Brtl#17| state)))) ; $auto$ghdl.cc:827:import_module$93
(define-fun |timer_regs_Brtl#54| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (|timer_regs_Brtl#14| state) #b1 (|timer_regs_Brtl#53| state))) ; $auto$ghdl.cc:827:import_module$94
(define-fun |timer_regs_Brtl#55| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand ((_ extract 1 1) (|timer_regs_Brtl#28| state)) (|timer_regs_Brtl#51| state))) ; $auto$ghdl.cc:827:import_module$98
(define-fun |timer_regs_Brtl#56| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#55| state)) #b1) #b0 ((_ extract 1 1) (|timer_regs_Brtl#17| state)))) ; $auto$ghdl.cc:827:import_module$99
(define-fun |timer_regs_Brtl#57| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (ite (|timer_regs_Brtl#10| state) #b1 (|timer_regs_Brtl#56| state))) ; $auto$ghdl.cc:827:import_module$100
(define-fun |timer_regs_Brtl#58| ((state |timer_regs_Brtl_s|)) (_ BitVec 2) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (concat (|timer_regs_Brtl#57| state) (|timer_regs_Brtl#54| state)) #b00)) ; $auto$rtlil.cc:3457:Mux$262
(define-fun |timer_regs_Brtl#59| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#35| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#18| state))) ; $auto$ghdl.cc:827:import_module$73
(define-fun |timer_regs_Brtl#60| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#37| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#59| state))) ; $auto$ghdl.cc:827:import_module$74
(define-fun |timer_regs_Brtl#61| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#60| state))) ; $auto$ghdl.cc:827:import_module$77
(define-fun |timer_regs_Brtl#62| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#61| state))) ; $auto$ghdl.cc:827:import_module$81
(define-fun |timer_regs_Brtl#63| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#18| state) (|timer_regs_Brtl#62| state))) ; $auto$ghdl.cc:827:import_module$85
(define-fun |timer_regs_Brtl#64| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#63| state) (|timer_regs_Brtl#18| state))) ; $auto$ghdl.cc:827:import_module$107
(define-fun |timer_regs_Brtl#65| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#64| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$260
(define-fun |timer_regs_Brtl#66| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#34| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$76
(define-fun |timer_regs_Brtl#67| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#30| state) (|timer_regs_Brtl#66| state))) ; $auto$ghdl.cc:827:import_module$80
(define-fun |timer_regs_Brtl#68| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#30| state) (|timer_regs_Brtl#67| state))) ; $auto$ghdl.cc:827:import_module$84
(define-fun |timer_regs_Brtl#69| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#68| state) (|timer_regs_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$105
(define-fun |timer_regs_Brtl#70| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#69| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$258
(define-fun |timer_regs_Brtl#71| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#22| state) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#27| state))) ; $auto$ghdl.cc:827:import_module$79
(define-fun |timer_regs_Brtl#72| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (|timer_regs_Brtl#32| state) (|timer_regs_Brtl#27| state) (|timer_regs_Brtl#71| state))) ; $auto$ghdl.cc:827:import_module$83
(define-fun |timer_regs_Brtl#73| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#24| state)) #b1) (|timer_regs_Brtl#72| state) (|timer_regs_Brtl#27| state))) ; $auto$ghdl.cc:827:import_module$103
(define-fun |timer_regs_Brtl#74| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#73| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$256
(define-fun |timer_regs_Brtl#75| ((state |timer_regs_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_regs_Brtl#32| state) #b1 #b0) (|timer_regs_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$87
(define-fun |timer_regs_Brtl#76| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#75| state)) #b1) (|timer_regs_Brtl#28| state) (|timer_regs_Brtl#9| state))) ; $auto$ghdl.cc:827:import_module$101
(define-fun |timer_regs_Brtl#77| ((state |timer_regs_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_regs_Brtl#8| state)) #b1) (|timer_regs_Brtl#76| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$254
(define-fun |timer_regs_Brtl_a| ((state |timer_regs_Brtl_s|)) Bool true)
(define-fun |timer_regs_Brtl_u| ((state |timer_regs_Brtl_s|)) Bool 
  (|timer_regs_Brtl_u 0| state)
)
(define-fun |timer_regs_Brtl_i| ((state |timer_regs_Brtl_s|)) Bool (and
  (= (|timer_regs_Brtl#0| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$217
  (= (|timer_regs_Brtl#1| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$219
  (= (|timer_regs_Brtl#2| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$221
  (= (|timer_regs_Brtl#3| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$223
  (= (|timer_regs_Brtl#4| state) #b00) ; $auto$async2sync.cc:234:execute$225
  (= (|timer_regs_Brtl#5| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$227
  (= (|timer_regs_Brtl#6| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$229
))
(define-fun |timer_regs_Brtl_h| ((state |timer_regs_Brtl_s|)) Bool true)
(define-fun |timer_regs_Brtl_t| ((state |timer_regs_Brtl_s|) (next_state |timer_regs_Brtl_s|)) Bool (and
  (= (|timer_regs_Brtl#44| state) (|timer_regs_Brtl#6| next_state)) ; :302 $auto$async2sync.cc:234:execute$229
  (= (|timer_regs_Brtl#50| state) (|timer_regs_Brtl#5| next_state)) ; :300 $auto$async2sync.cc:234:execute$227
  (= (|timer_regs_Brtl#58| state) (|timer_regs_Brtl#4| next_state)) ; :298 $auto$async2sync.cc:234:execute$225
  (= (|timer_regs_Brtl#65| state) (|timer_regs_Brtl#3| next_state)) ; :297 $auto$async2sync.cc:234:execute$223
  (= (|timer_regs_Brtl#70| state) (|timer_regs_Brtl#2| next_state)) ; :295 $auto$async2sync.cc:234:execute$221
  (= (|timer_regs_Brtl#74| state) (|timer_regs_Brtl#1| next_state)) ; :293 $auto$async2sync.cc:234:execute$219
  (= (|timer_regs_Brtl#77| state) (|timer_regs_Brtl#0| next_state)) ; :291 $auto$async2sync.cc:234:execute$217
)) ; end of module timer_regs_Brtl
; yosys-smt2-module timer_core_Brtl
(declare-sort |timer_core_Brtl_s| 0)
(declare-fun |timer_core_Brtl_is| (|timer_core_Brtl_s|) Bool)
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$205"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 32}
(declare-fun |timer_core_Brtl#0| (|timer_core_Brtl_s|) (_ BitVec 32)) ; $auto$async2sync.cc:234:execute$205
; yosys-smt2-register $auto$async2sync.cc:234:execute$205 32
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$205| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#0| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$207"], "smtname": 1, "smtoffset": 0, "type": "reg", "width": 16}
(declare-fun |timer_core_Brtl#1| (|timer_core_Brtl_s|) (_ BitVec 16)) ; $auto$async2sync.cc:234:execute$207
; yosys-smt2-register $auto$async2sync.cc:234:execute$207 16
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$207| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#1| state))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$209"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#2| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$209
; yosys-smt2-register $auto$async2sync.cc:234:execute$209 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$209| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#2| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$211"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#3| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$211
; yosys-smt2-register $auto$async2sync.cc:234:execute$211 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$211| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#3| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$213"], "smtname": 4, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#4| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$213
; yosys-smt2-register $auto$async2sync.cc:234:execute$213 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$213| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#4| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["$auto$async2sync.cc:234:execute$215"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 1}
(declare-fun |timer_core_Brtl#5| (|timer_core_Brtl_s|) (_ BitVec 1)) ; $auto$async2sync.cc:234:execute$215
; yosys-smt2-register $auto$async2sync.cc:234:execute$215 1
(define-fun |timer_core_Brtl_n $auto$async2sync.cc:234:execute$215| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#5| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#6 32 :480
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__480"], "smtname": 6, "smtoffset": 0, "type": "init", "width": 32}
(declare-fun |timer_core_Brtl#6| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \_witness_.anyinit__480
; yosys-smt2-register _witness_.anyinit__480 32
; yosys-smt2-wire _witness_.anyinit__480 32
(define-fun |timer_core_Brtl_n _witness_.anyinit__480| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#6| state))
; yosys-smt2-anyinit timer_core_Brtl#7 1 :481
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__481"], "smtname": 7, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#7| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__481
; yosys-smt2-register _witness_.anyinit__481 1
; yosys-smt2-wire _witness_.anyinit__481 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__481| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#7| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#8 1 :482
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__482"], "smtname": 8, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#8| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__482
; yosys-smt2-register _witness_.anyinit__482 1
; yosys-smt2-wire _witness_.anyinit__482 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__482| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#8| state)) #b1))
; yosys-smt2-anyinit timer_core_Brtl#9 1 :483
; yosys-smt2-witness {"offset": 0, "path": ["\\_witness_", "\\anyinit__483"], "smtname": 9, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |timer_core_Brtl#9| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \_witness_.anyinit__483
; yosys-smt2-register _witness_.anyinit__483 1
; yosys-smt2-wire _witness_.anyinit__483 1
(define-fun |timer_core_Brtl_n _witness_.anyinit__483| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#9| state)) #b1))
(declare-fun |timer_core_Brtl#10| (|timer_core_Brtl_s|) (_ BitVec 1)) ; \rst_n
(define-fun |timer_core_Brtl#11| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#4| state) #b0)) ; \capture_d
; yosys-smt2-wire capture_d 1
(define-fun |timer_core_Brtl_n capture_d| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#11| state)) #b1))
(declare-fun |timer_core_Brtl#12| (|timer_core_Brtl_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n capture_i| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#12| state))
(define-fun |timer_core_Brtl#13| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#11| state))) ; $auto$ghdl.cc:827:import_module$117
(define-fun |timer_core_Brtl#14| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#12| state) #b1 #b0) (|timer_core_Brtl#13| state))) ; \capture_re
; yosys-smt2-wire capture_re 1
(define-fun |timer_core_Brtl_n capture_re| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1))
(define-fun |timer_core_Brtl#15| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#7| state) #b0)) ; \capture_stb
; yosys-smt2-output capture_stb 1
; yosys-smt2-wire capture_stb 1
(define-fun |timer_core_Brtl_n capture_stb| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#15| state)) #b1))
(define-fun |timer_core_Brtl#16| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#6| state) #b00000000000000000000000000000000)) ; \capture_val
; yosys-smt2-output capture_val 32
; yosys-smt2-wire capture_val 32
(define-fun |timer_core_Brtl_n capture_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#16| state))
(declare-fun |timer_core_Brtl#17| (|timer_core_Brtl_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n clk| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#17| state))
(define-fun |timer_core_Brtl#18| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#2| state) #b0)) ; \clk_tick
; yosys-smt2-wire clk_tick 1
(define-fun |timer_core_Brtl_n clk_tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#18| state)) #b1))
(declare-fun |timer_core_Brtl#19| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \cmp_val
; yosys-smt2-input cmp_val 32
; yosys-smt2-wire cmp_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\cmp_val"], "smtname": "cmp_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_Brtl_n cmp_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#19| state))
(define-fun |timer_core_Brtl#20| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#0| state) #b00000000000000000000000000000000)) ; \counter
; yosys-smt2-wire counter 32
(define-fun |timer_core_Brtl_n counter| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#20| state))
; yosys-smt2-output current_val 32
; yosys-smt2-wire current_val 32
(define-fun |timer_core_Brtl_n current_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#20| state))
(declare-fun |timer_core_Brtl#21| (|timer_core_Brtl_s|) Bool) ; \dir
; yosys-smt2-input dir 1
; yosys-smt2-wire dir 1
; yosys-smt2-witness {"offset": 0, "path": ["\\dir"], "smtname": "dir", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n dir| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#21| state))
(declare-fun |timer_core_Brtl#22| (|timer_core_Brtl_s|) Bool) ; \en
; yosys-smt2-input en 1
; yosys-smt2-wire en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\en"], "smtname": "en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#22| state))
(declare-fun |timer_core_Brtl#23| (|timer_core_Brtl_s|) Bool) ; \ext_en
; yosys-smt2-input ext_en 1
; yosys-smt2-wire ext_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_en"], "smtname": "ext_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n ext_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#23| state))
(define-fun |timer_core_Brtl#24| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#3| state) #b0)) ; \ext_meas_d
; yosys-smt2-wire ext_meas_d 1
(define-fun |timer_core_Brtl_n ext_meas_d| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#24| state)) #b1))
(declare-fun |timer_core_Brtl#25| (|timer_core_Brtl_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n ext_meas_i| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#25| state))
(define-fun |timer_core_Brtl#26| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#24| state))) ; $auto$ghdl.cc:827:import_module$115
(define-fun |timer_core_Brtl#27| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#25| state) #b1 #b0) (|timer_core_Brtl#26| state))) ; \ext_tick
; yosys-smt2-wire ext_meas_re 1
(define-fun |timer_core_Brtl_n ext_meas_re| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#27| state)) #b1))
; yosys-smt2-wire ext_tick 1
(define-fun |timer_core_Brtl_n ext_tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#27| state)) #b1))
(define-fun |timer_core_Brtl#28| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#9| state) #b0)) ; \irq
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_core_Brtl_n irq| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#28| state)) #b1))
(declare-fun |timer_core_Brtl#29| (|timer_core_Brtl_s|) Bool) ; \load_cmd
; yosys-smt2-input load_cmd 1
; yosys-smt2-wire load_cmd 1
; yosys-smt2-witness {"offset": 0, "path": ["\\load_cmd"], "smtname": "load_cmd", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n load_cmd| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#29| state))
(declare-fun |timer_core_Brtl#30| (|timer_core_Brtl_s|) (_ BitVec 32)) ; \load_val
; yosys-smt2-input load_val 32
; yosys-smt2-wire load_val 32
; yosys-smt2-witness {"offset": 0, "path": ["\\load_val"], "smtname": "load_val", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_core_Brtl_n load_val| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (|timer_core_Brtl#30| state))
(declare-fun |timer_core_Brtl#31| (|timer_core_Brtl_s|) Bool) ; \mode
; yosys-smt2-input mode 1
; yosys-smt2-wire mode 1
; yosys-smt2-witness {"offset": 0, "path": ["\\mode"], "smtname": "mode", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n mode| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#31| state))
(define-fun |timer_core_Brtl#32| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#5| state) #b0)) ; \op_done
; yosys-smt2-wire op_done 1
(define-fun |timer_core_Brtl_n op_done| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#32| state)) #b1))
(declare-fun |timer_core_Brtl#33| (|timer_core_Brtl_s|) Bool) ; \pre_en
; yosys-smt2-input pre_en 1
; yosys-smt2-wire pre_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_en"], "smtname": "pre_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n pre_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#33| state))
(declare-fun |timer_core_Brtl#34| (|timer_core_Brtl_s|) (_ BitVec 16)) ; \pre_val
; yosys-smt2-input pre_val 16
; yosys-smt2-wire pre_val 16
; yosys-smt2-witness {"offset": 0, "path": ["\\pre_val"], "smtname": "pre_val", "smtoffset": 0, "type": "input", "width": 16}
(define-fun |timer_core_Brtl_n pre_val| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#34| state))
(define-fun |timer_core_Brtl#35| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#1| state) #b0000000000000000)) ; \prescaler
; yosys-smt2-wire prescaler 16
(define-fun |timer_core_Brtl_n prescaler| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (|timer_core_Brtl#35| state))
(declare-fun |timer_core_Brtl#36| (|timer_core_Brtl_s|) Bool) ; \pwm_en
; yosys-smt2-input pwm_en 1
; yosys-smt2-wire pwm_en 1
; yosys-smt2-witness {"offset": 0, "path": ["\\pwm_en"], "smtname": "pwm_en", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n pwm_en| ((state |timer_core_Brtl_s|)) Bool (|timer_core_Brtl#36| state))
(define-fun |timer_core_Brtl#37| ((state |timer_core_Brtl_s|)) Bool (bvule (|timer_core_Brtl#20| state) (|timer_core_Brtl#19| state))) ; $auto$ghdl.cc:827:import_module$180
(define-fun |timer_core_Brtl#38| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#37| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$181
(define-fun |timer_core_Brtl#39| ((state |timer_core_Brtl_s|)) Bool (bvult (|timer_core_Brtl#20| state) (|timer_core_Brtl#19| state))) ; $auto$ghdl.cc:827:import_module$182
(define-fun |timer_core_Brtl#40| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#39| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$183
(define-fun |timer_core_Brtl#41| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#40| state) (|timer_core_Brtl#38| state))) ; $auto$ghdl.cc:827:import_module$184
(define-fun |timer_core_Brtl#42| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#36| state) (|timer_core_Brtl#41| state) #b0)) ; \pwm_o
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_core_Brtl_n pwm_o| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#42| state)) #b1))
; yosys-smt2-input rst_n 1
; yosys-smt2-wire rst_n 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst_n"], "smtname": "rst_n", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_core_Brtl_n rst_n| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1))
(define-fun |timer_core_Brtl#43| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#23| state) (|timer_core_Brtl#27| state) (|timer_core_Brtl#18| state))) ; \tick
; yosys-smt2-wire tick 1
(define-fun |timer_core_Brtl_n tick| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#43| state)) #b1))
(define-fun |timer_core_Brtl#44| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#8| state) #b0)) ; \trigger_o
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_core_Brtl_n trigger_o| ((state |timer_core_Brtl_s|)) Bool (= ((_ extract 0 0) (|timer_core_Brtl#44| state)) #b1))
(define-fun |timer_core_Brtl#45| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#17| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$278
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$279
(define-fun |timer_core_Brtl_u 0| ((state |timer_core_Brtl_s|)) Bool (or (= ((_ extract 0 0) (|timer_core_Brtl#45| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$279
(define-fun |timer_core_Brtl#46| ((state |timer_core_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 1 1) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 2 2) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 3 3) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 4 4) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 5 5) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 6 6) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 7 7) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 8 8) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 9 9) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 10 10) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 11 11) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 12 12) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 13 13) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 14 14) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 15 15) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 16 16) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 17 17) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 18 18) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 19 19) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 20 20) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 21 21) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 22 22) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 23 23) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 24 24) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 25 25) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 26 26) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 27 27) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 28 28) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 29 29) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 30 30) (|timer_core_Brtl#20| state)) #b1) (= ((_ extract 31 31) (|timer_core_Brtl#20| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$128
(define-fun |timer_core_Brtl#47| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#46| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$160
(define-fun |timer_core_Brtl#48| ((state |timer_core_Brtl_s|)) Bool (= (|timer_core_Brtl#20| state) (|timer_core_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$130
(define-fun |timer_core_Brtl#49| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#48| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$166
(define-fun |timer_core_Brtl#50| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#49| state) (|timer_core_Brtl#47| state))) ; $auto$ghdl.cc:827:import_module$169
(define-fun |timer_core_Brtl#51| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$125
(define-fun |timer_core_Brtl#52| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#43| state) (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$122
(define-fun |timer_core_Brtl#53| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#51| state) (|timer_core_Brtl#52| state))) ; $auto$ghdl.cc:827:import_module$155
(define-fun |timer_core_Brtl#54| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#53| state)) #b1) (|timer_core_Brtl#50| state) #b0)) ; $auto$ghdl.cc:827:import_module$172
(define-fun |timer_core_Brtl#55| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#29| state) #b0 (|timer_core_Brtl#54| state))) ; $auto$ghdl.cc:827:import_module$175
(define-fun |timer_core_Brtl#56| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#55| state) #b0)) ; $auto$rtlil.cc:3457:Mux$238
(define-fun |timer_core_Brtl#57| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$137
(define-fun |timer_core_Brtl#58| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#57| state) #b0)) ; $auto$rtlil.cc:3457:Mux$236
(define-fun |timer_core_Brtl#59| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#14| state)) #b1) (|timer_core_Brtl#20| state) (|timer_core_Brtl#16| state))) ; $auto$ghdl.cc:827:import_module$186
(define-fun |timer_core_Brtl#60| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#59| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$234
(define-fun |timer_core_Brtl#61| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#48| state) #b1 #b0) (ite (|timer_core_Brtl#21| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$131
(define-fun |timer_core_Brtl#62| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#61| state)) #b1) #b1 (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$132
(define-fun |timer_core_Brtl#63| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#21| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$127
(define-fun |timer_core_Brtl#64| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (ite (|timer_core_Brtl#46| state) #b1 #b0) (|timer_core_Brtl#63| state))) ; $auto$ghdl.cc:827:import_module$129
(define-fun |timer_core_Brtl#65| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#64| state)) #b1) #b1 (|timer_core_Brtl#62| state))) ; $auto$ghdl.cc:827:import_module$133
(define-fun |timer_core_Brtl#66| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#31| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$123
(define-fun |timer_core_Brtl#67| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#66| state) (|timer_core_Brtl#52| state))) ; $auto$ghdl.cc:827:import_module$124
(define-fun |timer_core_Brtl#68| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#51| state) (|timer_core_Brtl#67| state))) ; $auto$ghdl.cc:827:import_module$126
(define-fun |timer_core_Brtl#69| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#68| state)) #b1) (|timer_core_Brtl#65| state) (|timer_core_Brtl#32| state))) ; $auto$ghdl.cc:827:import_module$134
(define-fun |timer_core_Brtl#70| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$120
(define-fun |timer_core_Brtl#71| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvor (ite (|timer_core_Brtl#29| state) #b1 #b0) (|timer_core_Brtl#70| state))) ; $auto$ghdl.cc:827:import_module$121
(define-fun |timer_core_Brtl#72| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#71| state)) #b1) #b0 (|timer_core_Brtl#69| state))) ; $auto$ghdl.cc:827:import_module$135
(define-fun |timer_core_Brtl#73| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#72| state) #b0)) ; $auto$rtlil.cc:3457:Mux$252
(define-fun |timer_core_Brtl#74| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (ite (|timer_core_Brtl#12| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$250
(define-fun |timer_core_Brtl#75| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (ite (|timer_core_Brtl#25| state) #b1 #b0) #b0)) ; $auto$rtlil.cc:3457:Mux$248
(define-fun |timer_core_Brtl#76| ((state |timer_core_Brtl_s|)) Bool (not (or  (= ((_ extract 0 0) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 1 1) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 2 2) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 3 3) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 4 4) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 5 5) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 6 6) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 7 7) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 8 8) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 9 9) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 10 10) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 11 11) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 12 12) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 13 13) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 14 14) (|timer_core_Brtl#35| state)) #b1) (= ((_ extract 15 15) (|timer_core_Brtl#35| state)) #b1)))) ; $auto$ghdl.cc:827:import_module$141
(define-fun |timer_core_Brtl#77| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#76| state) #b1 #b0)) ; $auto$ghdl.cc:827:import_module$144
(define-fun |timer_core_Brtl#78| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#33| state) (|timer_core_Brtl#77| state) #b1)) ; $auto$ghdl.cc:827:import_module$146
(define-fun |timer_core_Brtl#79| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvnot (ite (|timer_core_Brtl#23| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$139
(define-fun |timer_core_Brtl#80| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (bvand (|timer_core_Brtl#79| state) (ite (|timer_core_Brtl#22| state) #b1 #b0))) ; $auto$ghdl.cc:827:import_module$140
(define-fun |timer_core_Brtl#81| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#80| state)) #b1) (|timer_core_Brtl#78| state) #b0)) ; $auto$ghdl.cc:827:import_module$148
(define-fun |timer_core_Brtl#82| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (|timer_core_Brtl#29| state) #b0 (|timer_core_Brtl#81| state))) ; $auto$ghdl.cc:827:import_module$150
(define-fun |timer_core_Brtl#83| ((state |timer_core_Brtl_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#82| state) #b0)) ; $auto$rtlil.cc:3457:Mux$246
(define-fun |timer_core_Brtl#84| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (bvsub (|timer_core_Brtl#35| state) #b0000000000000001)) ; $auto$ghdl.cc:827:import_module$142
(define-fun |timer_core_Brtl#85| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#76| state) (|timer_core_Brtl#34| state) (|timer_core_Brtl#84| state))) ; $auto$ghdl.cc:827:import_module$143
(define-fun |timer_core_Brtl#86| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#33| state) (|timer_core_Brtl#85| state) #b0000000000000000)) ; $auto$ghdl.cc:827:import_module$145
(define-fun |timer_core_Brtl#87| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#80| state)) #b1) (|timer_core_Brtl#86| state) (|timer_core_Brtl#35| state))) ; $auto$ghdl.cc:827:import_module$147
(define-fun |timer_core_Brtl#88| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (|timer_core_Brtl#29| state) (|timer_core_Brtl#34| state) (|timer_core_Brtl#87| state))) ; $auto$ghdl.cc:827:import_module$149
(define-fun |timer_core_Brtl#89| ((state |timer_core_Brtl_s|)) (_ BitVec 16) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#88| state) #b0000000000000000)) ; $auto$rtlil.cc:3457:Mux$244
(define-fun |timer_core_Brtl#90| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (bvsub (|timer_core_Brtl#20| state) #b00000000000000000000000000000001)) ; $auto$ghdl.cc:827:import_module$159
(define-fun |timer_core_Brtl#91| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#31| state) (|timer_core_Brtl#30| state) #b00000000000000000000000000000000)) ; $auto$ghdl.cc:827:import_module$158
(define-fun |timer_core_Brtl#92| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#46| state) (|timer_core_Brtl#91| state) (|timer_core_Brtl#90| state))) ; $auto$ghdl.cc:827:import_module$162
(define-fun |timer_core_Brtl#93| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (bvadd (|timer_core_Brtl#20| state) #b00000000000000000000000000000001)) ; $auto$ghdl.cc:827:import_module$165
(define-fun |timer_core_Brtl#94| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#31| state) #b00000000000000000000000000000000 (|timer_core_Brtl#30| state))) ; $auto$ghdl.cc:827:import_module$164
(define-fun |timer_core_Brtl#95| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#48| state) (|timer_core_Brtl#94| state) (|timer_core_Brtl#93| state))) ; $auto$ghdl.cc:827:import_module$168
(define-fun |timer_core_Brtl#96| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#21| state) (|timer_core_Brtl#95| state) (|timer_core_Brtl#92| state))) ; $auto$ghdl.cc:827:import_module$171
(define-fun |timer_core_Brtl#97| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#53| state)) #b1) (|timer_core_Brtl#96| state) (|timer_core_Brtl#20| state))) ; $auto$ghdl.cc:827:import_module$174
(define-fun |timer_core_Brtl#98| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (|timer_core_Brtl#29| state) (|timer_core_Brtl#30| state) (|timer_core_Brtl#97| state))) ; $auto$ghdl.cc:827:import_module$177
(define-fun |timer_core_Brtl#99| ((state |timer_core_Brtl_s|)) (_ BitVec 32) (ite (= ((_ extract 0 0) (|timer_core_Brtl#10| state)) #b1) (|timer_core_Brtl#98| state) #b00000000000000000000000000000000)) ; $auto$rtlil.cc:3457:Mux$242
(define-fun |timer_core_Brtl_a| ((state |timer_core_Brtl_s|)) Bool true)
(define-fun |timer_core_Brtl_u| ((state |timer_core_Brtl_s|)) Bool 
  (|timer_core_Brtl_u 0| state)
)
(define-fun |timer_core_Brtl_i| ((state |timer_core_Brtl_s|)) Bool (and
  (= (|timer_core_Brtl#0| state) #b00000000000000000000000000000000) ; $auto$async2sync.cc:234:execute$205
  (= (|timer_core_Brtl#1| state) #b0000000000000000) ; $auto$async2sync.cc:234:execute$207
  (= (= ((_ extract 0 0) (|timer_core_Brtl#2| state)) #b1) false) ; $auto$async2sync.cc:234:execute$209
  (= (= ((_ extract 0 0) (|timer_core_Brtl#3| state)) #b1) false) ; $auto$async2sync.cc:234:execute$211
  (= (= ((_ extract 0 0) (|timer_core_Brtl#4| state)) #b1) false) ; $auto$async2sync.cc:234:execute$213
  (= (= ((_ extract 0 0) (|timer_core_Brtl#5| state)) #b1) false) ; $auto$async2sync.cc:234:execute$215
))
(define-fun |timer_core_Brtl_h| ((state |timer_core_Brtl_s|)) Bool true)
(define-fun |timer_core_Brtl_t| ((state |timer_core_Brtl_s|) (next_state |timer_core_Brtl_s|)) Bool (and
  (= (|timer_core_Brtl#56| state) (|timer_core_Brtl#9| next_state)) ; :483 \_witness_.anyinit__483
  (= (|timer_core_Brtl#56| state) (|timer_core_Brtl#8| next_state)) ; :482 \_witness_.anyinit__482
  (= (|timer_core_Brtl#58| state) (|timer_core_Brtl#7| next_state)) ; :481 \_witness_.anyinit__481
  (= (|timer_core_Brtl#60| state) (|timer_core_Brtl#6| next_state)) ; :480 \_witness_.anyinit__480
  (= (|timer_core_Brtl#73| state) (|timer_core_Brtl#5| next_state)) ; :489 $auto$async2sync.cc:234:execute$215
  (= (|timer_core_Brtl#74| state) (|timer_core_Brtl#4| next_state)) ; :488 $auto$async2sync.cc:234:execute$213
  (= (|timer_core_Brtl#75| state) (|timer_core_Brtl#3| next_state)) ; :487 $auto$async2sync.cc:234:execute$211
  (= (|timer_core_Brtl#83| state) (|timer_core_Brtl#2| next_state)) ; :486 $auto$async2sync.cc:234:execute$209
  (= (|timer_core_Brtl#89| state) (|timer_core_Brtl#1| next_state)) ; :485 $auto$async2sync.cc:234:execute$207
  (= (|timer_core_Brtl#99| state) (|timer_core_Brtl#0| next_state)) ; :484 $auto$async2sync.cc:234:execute$205
)) ; end of module timer_core_Brtl
; yosys-smt2-module timer_wb
(declare-sort |timer_wb_s| 0)
(declare-fun |timer_wb_is| (|timer_wb_s|) Bool)
; yosys-smt2-cell wb_slave_adapter_Brtl_32_32 u_wb_adapter
; yosys-smt2-witness {"path": ["\\u_wb_adapter"], "smtname": "u_wb_adapter", "type": "cell"}
(declare-fun |timer_wb#0| (|timer_wb_s|) (_ BitVec 32)) ; \reg_addr
(declare-fun |timer_wb#1| (|timer_wb_s|) (_ BitVec 4)) ; $auto$ghdl.cc:827:import_module$10
(declare-fun |timer_wb#2| (|timer_wb_s|) Bool) ; \reg_re
(declare-fun |timer_wb#3| (|timer_wb_s|) (_ BitVec 32)) ; $auto$ghdl.cc:827:import_module$7
(declare-fun |timer_wb#4| (|timer_wb_s|) Bool) ; \reg_we
(declare-fun |timer_wb#5| (|timer_wb_s|) Bool) ; \wb_ack_o
(declare-fun |timer_wb#6| (|timer_wb_s|) (_ BitVec 32)) ; \wb_dat_o
(declare-fun |timer_wb#7| (|timer_wb_s|) Bool) ; \wb_err_o
(declare-fun |timer_wb#8| (|timer_wb_s|) Bool) ; \wb_stall_o
(declare-fun |timer_wb_h u_wb_adapter| (|timer_wb_s|) |wb_slave_adapter_Brtl_32_32_s|)
; yosys-smt2-wire addr 6
(define-fun |timer_wb_n addr| ((state |timer_wb_s|)) (_ BitVec 6) ((_ extract 5 0) (|timer_wb#0| state)))
(declare-fun |timer_wb#9| (|timer_wb_s|) Bool) ; \capture_i
; yosys-smt2-input capture_i 1
; yosys-smt2-wire capture_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\capture_i"], "smtname": "capture_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n capture_i| ((state |timer_wb_s|)) Bool (|timer_wb#9| state))
; yosys-smt2-cell timer_core_Brtl u_timer_core
; yosys-smt2-witness {"path": ["\\u_timer_core"], "smtname": "u_timer_core", "type": "cell"}
(declare-fun |timer_wb#10| (|timer_wb_s|) Bool) ; \capture_stb
(declare-fun |timer_wb#11| (|timer_wb_s|) (_ BitVec 32)) ; \capture_val
(declare-fun |timer_wb#12| (|timer_wb_s|) (_ BitVec 32)) ; \current_val
(declare-fun |timer_wb#13| (|timer_wb_s|) Bool) ; \core_irq_pulse
(declare-fun |timer_wb#14| (|timer_wb_s|) Bool) ; \pwm_o
(declare-fun |timer_wb#15| (|timer_wb_s|) Bool) ; \trigger_o
(declare-fun |timer_wb_h u_timer_core| (|timer_wb_s|) |timer_core_Brtl_s|)
; yosys-smt2-wire capture_stb 1
(define-fun |timer_wb_n capture_stb| ((state |timer_wb_s|)) Bool (|timer_wb#10| state))
; yosys-smt2-wire capture_val 32
(define-fun |timer_wb_n capture_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#11| state))
; yosys-smt2-cell timer_regs_Brtl u_timer_regs
; yosys-smt2-witness {"path": ["\\u_timer_regs"], "smtname": "u_timer_regs", "type": "cell"}
(declare-fun |timer_wb#16| (|timer_wb_s|) Bool) ; $auto$ghdl.cc:827:import_module$18
(declare-fun |timer_wb#17| (|timer_wb_s|) (_ BitVec 32)) ; \cmp_val
(declare-fun |timer_wb#18| (|timer_wb_s|) Bool) ; \dir
(declare-fun |timer_wb#19| (|timer_wb_s|) Bool) ; \en
(declare-fun |timer_wb#20| (|timer_wb_s|) Bool) ; \ext_en
(declare-fun |timer_wb#21| (|timer_wb_s|) Bool) ; \irq
(declare-fun |timer_wb#22| (|timer_wb_s|) Bool) ; \load_cmd
(declare-fun |timer_wb#23| (|timer_wb_s|) (_ BitVec 32)) ; \load_val
(declare-fun |timer_wb#24| (|timer_wb_s|) Bool) ; \mode
(declare-fun |timer_wb#25| (|timer_wb_s|) Bool) ; \pre_en
(declare-fun |timer_wb#26| (|timer_wb_s|) (_ BitVec 16)) ; \pre_val
(declare-fun |timer_wb#27| (|timer_wb_s|) Bool) ; \pwm_en
(declare-fun |timer_wb#28| (|timer_wb_s|) (_ BitVec 32)) ; \reg_rdata_wire
(declare-fun |timer_wb_h u_timer_regs| (|timer_wb_s|) |timer_regs_Brtl_s|)
; yosys-smt2-wire cmp_val 32
(define-fun |timer_wb_n cmp_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#17| state))
; yosys-smt2-wire core_intr 1
(define-fun |timer_wb_n core_intr| ((state |timer_wb_s|)) Bool (|timer_wb#21| state))
; yosys-smt2-wire core_irq_pulse 1
(define-fun |timer_wb_n core_irq_pulse| ((state |timer_wb_s|)) Bool (|timer_wb#13| state))
(define-fun |timer_wb#29| ((state |timer_wb_s|)) (_ BitVec 1) (bvor (ite (|timer_wb#4| state) #b1 #b0) (ite (|timer_wb#2| state) #b1 #b0))) ; \cs
; yosys-smt2-wire cs 1
(define-fun |timer_wb_n cs| ((state |timer_wb_s|)) Bool (= ((_ extract 0 0) (|timer_wb#29| state)) #b1))
; yosys-smt2-wire current_val 32
(define-fun |timer_wb_n current_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#12| state))
; yosys-smt2-wire dir 1
(define-fun |timer_wb_n dir| ((state |timer_wb_s|)) Bool (|timer_wb#18| state))
; yosys-smt2-wire en 1
(define-fun |timer_wb_n en| ((state |timer_wb_s|)) Bool (|timer_wb#19| state))
; yosys-smt2-wire ext_en 1
(define-fun |timer_wb_n ext_en| ((state |timer_wb_s|)) Bool (|timer_wb#20| state))
(declare-fun |timer_wb#30| (|timer_wb_s|) Bool) ; \ext_meas_i
; yosys-smt2-input ext_meas_i 1
; yosys-smt2-wire ext_meas_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\ext_meas_i"], "smtname": "ext_meas_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n ext_meas_i| ((state |timer_wb_s|)) Bool (|timer_wb#30| state))
; yosys-smt2-output irq 1
; yosys-smt2-wire irq 1
(define-fun |timer_wb_n irq| ((state |timer_wb_s|)) Bool (|timer_wb#21| state))
; yosys-smt2-wire load_cmd 1
(define-fun |timer_wb_n load_cmd| ((state |timer_wb_s|)) Bool (|timer_wb#22| state))
; yosys-smt2-wire load_val 32
(define-fun |timer_wb_n load_val| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#23| state))
; yosys-smt2-wire mode 1
(define-fun |timer_wb_n mode| ((state |timer_wb_s|)) Bool (|timer_wb#24| state))
; yosys-smt2-wire pre_en 1
(define-fun |timer_wb_n pre_en| ((state |timer_wb_s|)) Bool (|timer_wb#25| state))
; yosys-smt2-wire pre_val 16
(define-fun |timer_wb_n pre_val| ((state |timer_wb_s|)) (_ BitVec 16) (|timer_wb#26| state))
(declare-fun |timer_wb#31| (|timer_wb_s|) (_ BitVec 1)) ; \wb_rst_i
(define-fun |timer_wb#32| ((state |timer_wb_s|)) (_ BitVec 1) (bvnot (|timer_wb#31| state))) ; \presetn
; yosys-smt2-wire presetn 1
(define-fun |timer_wb_n presetn| ((state |timer_wb_s|)) Bool (= ((_ extract 0 0) (|timer_wb#32| state)) #b1))
; yosys-smt2-wire pwm_en 1
(define-fun |timer_wb_n pwm_en| ((state |timer_wb_s|)) Bool (|timer_wb#27| state))
; yosys-smt2-output pwm_o 1
; yosys-smt2-wire pwm_o 1
(define-fun |timer_wb_n pwm_o| ((state |timer_wb_s|)) Bool (|timer_wb#14| state))
; yosys-smt2-wire rdata 32
(define-fun |timer_wb_n rdata| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#28| state))
; yosys-smt2-wire reg_addr 32
(define-fun |timer_wb_n reg_addr| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#0| state))
; yosys-smt2-wire reg_rdata_wire 32
(define-fun |timer_wb_n reg_rdata_wire| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#28| state))
; yosys-smt2-wire reg_re 1
(define-fun |timer_wb_n reg_re| ((state |timer_wb_s|)) Bool (|timer_wb#2| state))
; yosys-smt2-wire reg_we 1
(define-fun |timer_wb_n reg_we| ((state |timer_wb_s|)) Bool (|timer_wb#4| state))
; yosys-smt2-output trigger_o 1
; yosys-smt2-wire trigger_o 1
(define-fun |timer_wb_n trigger_o| ((state |timer_wb_s|)) Bool (|timer_wb#15| state))
; yosys-smt2-wire u_timer_core:79 32
(define-fun |timer_wb_n u_timer_core:79| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#12| state))
; yosys-smt2-wire u_timer_core:80 32
(define-fun |timer_wb_n u_timer_core:80| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#11| state))
; yosys-smt2-wire u_timer_core:81 1
(define-fun |timer_wb_n u_timer_core:81| ((state |timer_wb_s|)) Bool (|timer_wb#10| state))
; yosys-smt2-wire u_timer_core:82 1
(define-fun |timer_wb_n u_timer_core:82| ((state |timer_wb_s|)) Bool (|timer_wb#14| state))
; yosys-smt2-wire u_timer_core:83 1
(define-fun |timer_wb_n u_timer_core:83| ((state |timer_wb_s|)) Bool (|timer_wb#15| state))
; yosys-smt2-wire u_timer_core:84 1
(define-fun |timer_wb_n u_timer_core:84| ((state |timer_wb_s|)) Bool (|timer_wb#13| state))
; yosys-smt2-wire u_timer_regs:40 32
(define-fun |timer_wb_n u_timer_regs:40| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#28| state))
; yosys-smt2-wire u_timer_regs:41 1
(define-fun |timer_wb_n u_timer_regs:41| ((state |timer_wb_s|)) Bool (|timer_wb#19| state))
; yosys-smt2-wire u_timer_regs:42 1
(define-fun |timer_wb_n u_timer_regs:42| ((state |timer_wb_s|)) Bool (|timer_wb#24| state))
; yosys-smt2-wire u_timer_regs:43 1
(define-fun |timer_wb_n u_timer_regs:43| ((state |timer_wb_s|)) Bool (|timer_wb#18| state))
; yosys-smt2-wire u_timer_regs:44 1
(define-fun |timer_wb_n u_timer_regs:44| ((state |timer_wb_s|)) Bool (|timer_wb#27| state))
; yosys-smt2-wire u_timer_regs:45 1
(define-fun |timer_wb_n u_timer_regs:45| ((state |timer_wb_s|)) Bool (|timer_wb#20| state))
; yosys-smt2-wire u_timer_regs:47 1
(define-fun |timer_wb_n u_timer_regs:47| ((state |timer_wb_s|)) Bool (|timer_wb#25| state))
; yosys-smt2-wire u_timer_regs:48 16
(define-fun |timer_wb_n u_timer_regs:48| ((state |timer_wb_s|)) (_ BitVec 16) (|timer_wb#26| state))
; yosys-smt2-wire u_timer_regs:49 32
(define-fun |timer_wb_n u_timer_regs:49| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#23| state))
; yosys-smt2-wire u_timer_regs:50 32
(define-fun |timer_wb_n u_timer_regs:50| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#17| state))
; yosys-smt2-wire u_timer_regs:51 1
(define-fun |timer_wb_n u_timer_regs:51| ((state |timer_wb_s|)) Bool (|timer_wb#22| state))
; yosys-smt2-wire u_timer_regs:52 1
(define-fun |timer_wb_n u_timer_regs:52| ((state |timer_wb_s|)) Bool (|timer_wb#21| state))
; yosys-smt2-output wb_ack_o 1
; yosys-smt2-wire wb_ack_o 1
(define-fun |timer_wb_n wb_ack_o| ((state |timer_wb_s|)) Bool (|timer_wb#5| state))
(declare-fun |timer_wb#33| (|timer_wb_s|) (_ BitVec 32)) ; \wb_adr_i
; yosys-smt2-input wb_adr_i 32
; yosys-smt2-wire wb_adr_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_adr_i"], "smtname": "wb_adr_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_wb_n wb_adr_i| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#33| state))
(declare-fun |timer_wb#34| (|timer_wb_s|) Bool) ; \wb_clk_i
; yosys-smt2-input wb_clk_i 1
; yosys-smt2-wire wb_clk_i 1
; yosys-smt2-clock wb_clk_i posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_clk_i"], "smtname": "wb_clk_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_clk_i| ((state |timer_wb_s|)) Bool (|timer_wb#34| state))
(declare-fun |timer_wb#35| (|timer_wb_s|) Bool) ; \wb_cyc_i
; yosys-smt2-input wb_cyc_i 1
; yosys-smt2-wire wb_cyc_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_cyc_i"], "smtname": "wb_cyc_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_cyc_i| ((state |timer_wb_s|)) Bool (|timer_wb#35| state))
(declare-fun |timer_wb#36| (|timer_wb_s|) (_ BitVec 32)) ; \wb_dat_i
; yosys-smt2-input wb_dat_i 32
; yosys-smt2-wire wb_dat_i 32
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_dat_i"], "smtname": "wb_dat_i", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |timer_wb_n wb_dat_i| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#36| state))
; yosys-smt2-output wb_dat_o 32
; yosys-smt2-wire wb_dat_o 32
(define-fun |timer_wb_n wb_dat_o| ((state |timer_wb_s|)) (_ BitVec 32) (|timer_wb#6| state))
; yosys-smt2-output wb_err_o 1
; yosys-smt2-wire wb_err_o 1
(define-fun |timer_wb_n wb_err_o| ((state |timer_wb_s|)) Bool (|timer_wb#7| state))
; yosys-smt2-input wb_rst_i 1
; yosys-smt2-wire wb_rst_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_rst_i"], "smtname": "wb_rst_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_rst_i| ((state |timer_wb_s|)) Bool (= ((_ extract 0 0) (|timer_wb#31| state)) #b1))
(declare-fun |timer_wb#37| (|timer_wb_s|) (_ BitVec 4)) ; \wb_sel_i
; yosys-smt2-input wb_sel_i 4
; yosys-smt2-wire wb_sel_i 4
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_sel_i"], "smtname": "wb_sel_i", "smtoffset": 0, "type": "input", "width": 4}
(define-fun |timer_wb_n wb_sel_i| ((state |timer_wb_s|)) (_ BitVec 4) (|timer_wb#37| state))
; yosys-smt2-output wb_stall_o 1
; yosys-smt2-wire wb_stall_o 1
(define-fun |timer_wb_n wb_stall_o| ((state |timer_wb_s|)) Bool (|timer_wb#8| state))
(declare-fun |timer_wb#38| (|timer_wb_s|) Bool) ; \wb_stb_i
; yosys-smt2-input wb_stb_i 1
; yosys-smt2-wire wb_stb_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_stb_i"], "smtname": "wb_stb_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_stb_i| ((state |timer_wb_s|)) Bool (|timer_wb#38| state))
(declare-fun |timer_wb#39| (|timer_wb_s|) Bool) ; \wb_we_i
; yosys-smt2-input wb_we_i 1
; yosys-smt2-wire wb_we_i 1
; yosys-smt2-witness {"offset": 0, "path": ["\\wb_we_i"], "smtname": "wb_we_i", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |timer_wb_n wb_we_i| ((state |timer_wb_s|)) Bool (|timer_wb#39| state))
; yosys-smt2-wire we 1
(define-fun |timer_wb_n we| ((state |timer_wb_s|)) Bool (|timer_wb#4| state))
(define-fun |timer_wb#40| ((state |timer_wb_s|)) (_ BitVec 1) (bvnot (ite (|timer_wb#34| state) #b1 #b0))) ; $auto$rtlil.cc:3322:Not$284
; yosys-smt2-assume 0 $auto$formalff.cc:987:execute$285
(define-fun |timer_wb_u 0| ((state |timer_wb_s|)) Bool (or (= ((_ extract 0 0) (|timer_wb#40| state)) #b1) (not true))) ; $auto$formalff.cc:987:execute$285
(define-fun |timer_wb_a| ((state |timer_wb_s|)) Bool (and
  (|wb_slave_adapter_Brtl_32_32_a| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_Brtl_a| (|timer_wb_h u_timer_regs| state))
  (|timer_core_Brtl_a| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_u| ((state |timer_wb_s|)) Bool (and
  (|timer_wb_u 0| state)
  (|wb_slave_adapter_Brtl_32_32_u| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_Brtl_u| (|timer_wb_h u_timer_regs| state))
  (|timer_core_Brtl_u| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_i| ((state |timer_wb_s|)) Bool (and
  (|wb_slave_adapter_Brtl_32_32_i| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_Brtl_i| (|timer_wb_h u_timer_regs| state))
  (|timer_core_Brtl_i| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_h| ((state |timer_wb_s|)) Bool (and
  (= (|timer_wb_is| state) (|wb_slave_adapter_Brtl_32_32_is| (|timer_wb_h u_wb_adapter| state)))
  (= (|timer_wb#0| state) (|wb_slave_adapter_Brtl_32_32_n reg_addr| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_addr
  (= (|timer_wb#1| state) (|wb_slave_adapter_Brtl_32_32_n reg_be| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_be
  (= (|timer_wb#28| state) (|wb_slave_adapter_Brtl_32_32_n reg_rdata| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_rdata
  (= (|timer_wb#2| state) (|wb_slave_adapter_Brtl_32_32_n reg_re| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_re
  (= (|timer_wb#3| state) (|wb_slave_adapter_Brtl_32_32_n reg_wdata| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_wdata
  (= (|timer_wb#4| state) (|wb_slave_adapter_Brtl_32_32_n reg_we| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.reg_we
  (= (|timer_wb#5| state) (|wb_slave_adapter_Brtl_32_32_n wb_ack_o| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_ack_o
  (= (|timer_wb#33| state) (|wb_slave_adapter_Brtl_32_32_n wb_adr_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_adr_i
  (= (|timer_wb#34| state) (|wb_slave_adapter_Brtl_32_32_n wb_clk_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_clk_i
  (= (|timer_wb#35| state) (|wb_slave_adapter_Brtl_32_32_n wb_cyc_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_cyc_i
  (= (|timer_wb#36| state) (|wb_slave_adapter_Brtl_32_32_n wb_dat_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_dat_i
  (= (|timer_wb#6| state) (|wb_slave_adapter_Brtl_32_32_n wb_dat_o| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_dat_o
  (= (|timer_wb#7| state) (|wb_slave_adapter_Brtl_32_32_n wb_err_o| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_err_o
  (= (= ((_ extract 0 0) (|timer_wb#31| state)) #b1) (|wb_slave_adapter_Brtl_32_32_n wb_rst_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_rst_i
  (= (|timer_wb#37| state) (|wb_slave_adapter_Brtl_32_32_n wb_sel_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_sel_i
  (= (|timer_wb#8| state) (|wb_slave_adapter_Brtl_32_32_n wb_stall_o| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_stall_o
  (= (|timer_wb#38| state) (|wb_slave_adapter_Brtl_32_32_n wb_stb_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_stb_i
  (= (|timer_wb#39| state) (|wb_slave_adapter_Brtl_32_32_n wb_we_i| (|timer_wb_h u_wb_adapter| state))) ; wb_slave_adapter_Brtl_32_32.wb_we_i
  (= (|timer_wb_is| state) (|timer_regs_Brtl_is| (|timer_wb_h u_timer_regs| state)))
  (= ((_ extract 5 0) (|timer_wb#0| state)) (|timer_regs_Brtl_n addr| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.addr
  (= (|timer_wb#16| state) (|timer_regs_Brtl_n cap_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.cap_en
  (= (|timer_wb#10| state) (|timer_regs_Brtl_n capture_stb| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.capture_stb
  (= (|timer_wb#11| state) (|timer_regs_Brtl_n capture_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.capture_val
  (= (|timer_wb#34| state) (|timer_regs_Brtl_n clk| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.clk
  (= (|timer_wb#17| state) (|timer_regs_Brtl_n cmp_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.cmp_val
  (= (|timer_wb#13| state) (|timer_regs_Brtl_n core_irq| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.core_irq
  (= (= ((_ extract 0 0) (|timer_wb#29| state)) #b1) (|timer_regs_Brtl_n cs| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.cs
  (= (|timer_wb#12| state) (|timer_regs_Brtl_n current_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.current_val
  (= (|timer_wb#18| state) (|timer_regs_Brtl_n dir| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.dir
  (= (|timer_wb#19| state) (|timer_regs_Brtl_n en| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.en
  (= (|timer_wb#20| state) (|timer_regs_Brtl_n ext_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.ext_en
  (= (|timer_wb#21| state) (|timer_regs_Brtl_n intr_o| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.intr_o
  (= (|timer_wb#22| state) (|timer_regs_Brtl_n load_cmd| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.load_cmd
  (= (|timer_wb#23| state) (|timer_regs_Brtl_n load_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.load_val
  (= (|timer_wb#24| state) (|timer_regs_Brtl_n mode| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.mode
  (= (|timer_wb#25| state) (|timer_regs_Brtl_n pre_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.pre_en
  (= (|timer_wb#26| state) (|timer_regs_Brtl_n pre_val| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.pre_val
  (= (|timer_wb#27| state) (|timer_regs_Brtl_n pwm_en| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.pwm_en
  (= (|timer_wb#28| state) (|timer_regs_Brtl_n rdata| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.rdata
  (= (= ((_ extract 0 0) (|timer_wb#32| state)) #b1) (|timer_regs_Brtl_n rst_n| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.rst_n
  (= (|timer_wb#36| state) (|timer_regs_Brtl_n wdata| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.wdata
  (= (|timer_wb#4| state) (|timer_regs_Brtl_n we| (|timer_wb_h u_timer_regs| state))) ; timer_regs_Brtl.we
  (= (|timer_wb_is| state) (|timer_core_Brtl_is| (|timer_wb_h u_timer_core| state)))
  (= (|timer_wb#9| state) (|timer_core_Brtl_n capture_i| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.capture_i
  (= (|timer_wb#10| state) (|timer_core_Brtl_n capture_stb| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.capture_stb
  (= (|timer_wb#11| state) (|timer_core_Brtl_n capture_val| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.capture_val
  (= (|timer_wb#34| state) (|timer_core_Brtl_n clk| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.clk
  (= (|timer_wb#17| state) (|timer_core_Brtl_n cmp_val| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.cmp_val
  (= (|timer_wb#12| state) (|timer_core_Brtl_n current_val| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.current_val
  (= (|timer_wb#18| state) (|timer_core_Brtl_n dir| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.dir
  (= (|timer_wb#19| state) (|timer_core_Brtl_n en| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.en
  (= (|timer_wb#20| state) (|timer_core_Brtl_n ext_en| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.ext_en
  (= (|timer_wb#30| state) (|timer_core_Brtl_n ext_meas_i| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.ext_meas_i
  (= (|timer_wb#13| state) (|timer_core_Brtl_n irq| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.irq
  (= (|timer_wb#22| state) (|timer_core_Brtl_n load_cmd| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.load_cmd
  (= (|timer_wb#23| state) (|timer_core_Brtl_n load_val| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.load_val
  (= (|timer_wb#24| state) (|timer_core_Brtl_n mode| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.mode
  (= (|timer_wb#25| state) (|timer_core_Brtl_n pre_en| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.pre_en
  (= (|timer_wb#26| state) (|timer_core_Brtl_n pre_val| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.pre_val
  (= (|timer_wb#27| state) (|timer_core_Brtl_n pwm_en| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.pwm_en
  (= (|timer_wb#14| state) (|timer_core_Brtl_n pwm_o| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.pwm_o
  (= (= ((_ extract 0 0) (|timer_wb#32| state)) #b1) (|timer_core_Brtl_n rst_n| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.rst_n
  (= (|timer_wb#15| state) (|timer_core_Brtl_n trigger_o| (|timer_wb_h u_timer_core| state))) ; timer_core_Brtl.trigger_o
  (|wb_slave_adapter_Brtl_32_32_h| (|timer_wb_h u_wb_adapter| state))
  (|timer_regs_Brtl_h| (|timer_wb_h u_timer_regs| state))
  (|timer_core_Brtl_h| (|timer_wb_h u_timer_core| state))
))
(define-fun |timer_wb_t| ((state |timer_wb_s|) (next_state |timer_wb_s|)) Bool (and
  (|wb_slave_adapter_Brtl_32_32_t| (|timer_wb_h u_wb_adapter| state) (|timer_wb_h u_wb_adapter| next_state))
  (|timer_regs_Brtl_t| (|timer_wb_h u_timer_regs| state) (|timer_wb_h u_timer_regs| next_state))
  (|timer_core_Brtl_t| (|timer_wb_h u_timer_core| state) (|timer_wb_h u_timer_core| next_state))
)) ; end of module timer_wb
; yosys-smt2-topmod timer_wb
; end of yosys output
