$date
	Fri Jul 31 17:51:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tabla4SOP $end
$var wire 1 ! A1 $end
$var wire 1 " A2 $end
$var wire 1 # A3 $end
$var wire 1 $ A4 $end
$var wire 1 % A5 $end
$var wire 1 & A6 $end
$var wire 1 ' A7 $end
$var wire 1 ( OUTPUT $end
$var wire 1 ) w1 $end
$var wire 1 * w2 $end
$var wire 1 + w3 $end
$var wire 1 , w4 $end
$var reg 1 - A $end
$var reg 1 . B $end
$var reg 1 / C $end
$var reg 1 0 D $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
1+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#1
0(
0!
0,
10
#2
1(
1"
0+
1,
1/
00
#3
0"
1#
0,
10
#4
0(
0*
1+
0#
1,
1.
0/
00
#5
0,
10
#6
1(
1$
0+
1,
1/
00
#7
0$
1%
0,
10
#8
1&
1,
1+
0%
1*
0)
00
0/
0.
1-
#9
0(
0&
0,
10
#10
1(
1'
1,
0+
00
1/
#11
0(
0'
0,
10
#12
0*
1+
1,
1.
0/
00
#13
0,
10
#14
0+
1,
1/
00
#15
0,
10
#16
