
*** Running vivado
    with args -log FSM_LAB_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_LAB_top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FSM_LAB_top.tcl -notrace
Command: synth_design -top FSM_LAB_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 284.047 ; gain = 74.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_LAB_top' [C:/Users/aliya/OneDrive/Masaüstü/FSM_LAB_top.vhd:51]
INFO: [Synth 8-638] synthesizing module 'freq_div' [C:/Users/aliya/OneDrive/Masaüstü/csd/CSD - zeynep/laab7_2/laab7_2.srcs/sources_1/imports/Lab4 2/freq_div.vhd:45]
	Parameter CLK_INPUT bound to: 50000000 - type: integer 
	Parameter CLK_OUTPUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'freq_div' (1#1) [C:/Users/aliya/OneDrive/Masaüstü/csd/CSD - zeynep/laab7_2/laab7_2.srcs/sources_1/imports/Lab4 2/freq_div.vhd:45]
INFO: [Synth 8-638] synthesizing module 'final_project_1' [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:53]
WARNING: [Synth 8-614] signal 'max_space' is read in the process but is not in the sensitivity list [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:59]
WARNING: [Synth 8-614] signal 'A' is read in the process but is not in the sensitivity list [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:59]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:59]
WARNING: [Synth 8-614] signal 'B' is read in the process but is not in the sensitivity list [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'final_project_1' (2#1) [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'FSM_LAB_top' (3#1) [C:/Users/aliya/OneDrive/Masaüstü/FSM_LAB_top.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 321.488 ; gain = 111.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 321.488 ; gain = 111.988
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aliya/Downloads/Basys-3-Master1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/aliya/Downloads/Basys-3-Master1/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aliya/Downloads/Basys-3-Master1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_LAB_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_LAB_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 612.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "seg1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'seg1_reg' [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:132]
WARNING: [Synth 8-327] inferring latch for variable 'seg2_reg' [C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.srcs/sources_1/new/final_project_1.vhd:130]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module freq_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module final_project_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  18 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "freq_div_unit/clk" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design FSM_LAB_top has port an0 driven by constant 1
WARNING: [Synth 8-3917] design FSM_LAB_top has port an1 driven by constant 0
INFO: [Synth 8-3886] merging instance 'final_project_1_unit/seg2_reg[0]' (LDP) to 'final_project_1_unit/seg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'final_project_1_unit/seg2_reg[1]' (LDC) to 'final_project_1_unit/seg2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\final_project_1_unit/seg2_reg[2] )
INFO: [Synth 8-3886] merging instance 'final_project_1_unit/seg2_reg[3]' (LDP) to 'final_project_1_unit/seg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'final_project_1_unit/seg2_reg[4]' (LDP) to 'final_project_1_unit/seg2_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\final_project_1_unit/seg2_reg[6] )
WARNING: [Synth 8-3332] Sequential element (final_project_1_unit/seg2_reg[6]) is unused and will be removed from module FSM_LAB_top.
WARNING: [Synth 8-3332] Sequential element (final_project_1_unit/seg2_reg[2]) is unused and will be removed from module FSM_LAB_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    26|
|4     |LUT3   |     3|
|5     |LUT4   |    12|
|6     |LUT5   |     5|
|7     |LUT6   |     2|
|8     |FDRE   |    31|
|9     |LD     |     7|
|10    |LDP    |     1|
|11    |IBUF   |     6|
|12    |OBUF   |    22|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |   123|
|2     |  final_project_1_unit |final_project_1 |    25|
|3     |  freq_div_unit        |freq_div        |    69|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 612.547 ; gain = 403.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 612.547 ; gain = 111.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 612.547 ; gain = 403.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 7 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 612.547 ; gain = 403.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/aliya/OneDrive/Masats/final_project_1/final_project_1.runs/synth_1/FSM_LAB_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 612.547 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 22:40:35 2024...
