{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501498516484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501498516506 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 18:55:16 2017 " "Processing started: Mon Jul 31 18:55:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501498516506 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498516506 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498516506 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501498516970 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501498516970 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "yellowos_de_nios_ii.qsys " "Elaborating Qsys system entity \"yellowos_de_nios_ii.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498540566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:55:56 Progress: Loading nios_ii/yellowos_de_nios_ii.qsys " "2017.07.31.19:55:56 Progress: Loading nios_ii/yellowos_de_nios_ii.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498556041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:55:57 Progress: Reading input file " "2017.07.31.19:55:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498557595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:55:57 Progress: Adding clk_0 \[clock_source 17.0\] " "2017.07.31.19:55:57 Progress: Adding clk_0 \[clock_source 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498557874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Parameterizing module clk_0 " "2017.07.31.19:56:00 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 17.0\] " "2017.07.31.19:56:00 Progress: Adding epcs_flash_controller_0 \[altera_avalon_epcs_flash_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Parameterizing module epcs_flash_controller_0 " "2017.07.31.19:56:00 Progress: Parameterizing module epcs_flash_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\] " "2017.07.31.19:56:00 Progress: Adding jtag \[altera_avalon_jtag_uart 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Parameterizing module jtag " "2017.07.31.19:56:00 Progress: Parameterizing module jtag" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2017.07.31.19:56:00 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498560954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Parameterizing module nios2_qsys_0 " "2017.07.31.19:56:01 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Adding pio_0 \[altera_avalon_pio 17.0\] " "2017.07.31.19:56:01 Progress: Adding pio_0 \[altera_avalon_pio 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Parameterizing module pio_0 " "2017.07.31.19:56:01 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\] " "2017.07.31.19:56:01 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Parameterizing module sdram " "2017.07.31.19:56:01 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:01 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\] " "2017.07.31.19:56:01 Progress: Adding sysid \[altera_avalon_sysid_qsys 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498561617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:02 Progress: Parameterizing module sysid " "2017.07.31.19:56:02 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498562972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:02 Progress: Adding vic_0 \[altera_vic 17.0\] " "2017.07.31.19:56:02 Progress: Adding vic_0 \[altera_vic 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498562972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:03 Progress: Parameterizing module vic_0 " "2017.07.31.19:56:03 Progress: Parameterizing module vic_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498563072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:03 Progress: Building connections " "2017.07.31.19:56:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498563088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:03 Progress: Parameterizing connections " "2017.07.31.19:56:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498563911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:03 Progress: Validating " "2017.07.31.19:56:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498563911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.07.31.19:56:07 Progress: Done reading input file " "2017.07.31.19:56:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498567090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Yellowos_de_nios_ii.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design. " "Yellowos_de_nios_ii.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Yellowos_de_nios_ii.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568254 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Yellowos_de_nios_ii.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Yellowos_de_nios_ii.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Yellowos_de_nios_ii.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Yellowos_de_nios_ii.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii.sysid: Time stamp will be automatically updated when this component is generated. " "Yellowos_de_nios_ii.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498568264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii: Generating yellowos_de_nios_ii \"yellowos_de_nios_ii\" for QUARTUS_SYNTH " "Yellowos_de_nios_ii: Generating yellowos_de_nios_ii \"yellowos_de_nios_ii\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498570195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Starting RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0' " "Epcs_flash_controller_0: Starting RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498578507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=yellowos_de_nios_ii_epcs_flash_controller_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0001_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0001_epcs_flash_controller_0_gen//yellowos_de_nios_ii_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \] " "Epcs_flash_controller_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=yellowos_de_nios_ii_epcs_flash_controller_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0001_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0001_epcs_flash_controller_0_gen//yellowos_de_nios_ii_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498578508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: Done RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0' " "Epcs_flash_controller_0: Done RTL generation for module 'yellowos_de_nios_ii_epcs_flash_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498579486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Epcs_flash_controller_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\" " "Epcs_flash_controller_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_epcs_flash_controller \"epcs_flash_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498579503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Starting RTL generation for module 'yellowos_de_nios_ii_jtag' " "Jtag: Starting RTL generation for module 'yellowos_de_nios_ii_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498579529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=yellowos_de_nios_ii_jtag --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0002_jtag_gen//yellowos_de_nios_ii_jtag_component_configuration.pl  --do_build_sim=0  \] " "Jtag:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=yellowos_de_nios_ii_jtag --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0002_jtag_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0002_jtag_gen//yellowos_de_nios_ii_jtag_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498579530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: Done RTL generation for module 'yellowos_de_nios_ii_jtag' " "Jtag: Done RTL generation for module 'yellowos_de_nios_ii_jtag'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498580338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag: \"yellowos_de_nios_ii\" instantiated altera_avalon_jtag_uart \"jtag\" " "Jtag: \"yellowos_de_nios_ii\" instantiated altera_avalon_jtag_uart \"jtag\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498580354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498580439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=yellowos_de_nios_ii_nios2_qsys_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0003_nios2_qsys_0_gen//yellowos_de_nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=yellowos_de_nios_ii_nios2_qsys_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0003_nios2_qsys_0_gen//yellowos_de_nios_ii_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498580439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*) Starting Nios II generation " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64 " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2017.07.31 18:56:21 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64 " "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2017.07.31 18:56:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:23 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2017.07.31 18:56:23 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:23 (*)     Testbench " "Nios2_qsys_0: # 2017.07.31 18:56:23 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)     Instruction decoding " "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)       Instruction fields " "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)       Instruction decodes " "Nios2_qsys_0: # 2017.07.31 18:56:24 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)       Instruction controls " "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)     Pipeline frontend " "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)     Pipeline backend " "Nios2_qsys_0: # 2017.07.31 18:56:26 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:30 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2017.07.31 18:56:30 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:34 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2017.07.31 18:56:34 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2017.07.31 18:56:35 (*) Done Nios II generation " "Nios2_qsys_0: # 2017.07.31 18:56:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'yellowos_de_nios_ii_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"yellowos_de_nios_ii\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"yellowos_de_nios_ii\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'yellowos_de_nios_ii_pio_0' " "Pio_0: Starting RTL generation for module 'yellowos_de_nios_ii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=yellowos_de_nios_ii_pio_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0004_pio_0_gen//yellowos_de_nios_ii_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=yellowos_de_nios_ii_pio_0 --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0004_pio_0_gen//yellowos_de_nios_ii_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498595823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'yellowos_de_nios_ii_pio_0' " "Pio_0: Done RTL generation for module 'yellowos_de_nios_ii_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"yellowos_de_nios_ii\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'yellowos_de_nios_ii_sdram' " "Sdram: Starting RTL generation for module 'yellowos_de_nios_ii_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=yellowos_de_nios_ii_sdram --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0005_sdram_gen//yellowos_de_nios_ii_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=yellowos_de_nios_ii_sdram --dir=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/yellowos/AppData/Local/Temp/alt7378_4333256849411064586.dir/0005_sdram_gen//yellowos_de_nios_ii_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'yellowos_de_nios_ii_sdram' " "Sdram: Done RTL generation for module 'yellowos_de_nios_ii_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"yellowos_de_nios_ii\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"yellowos_de_nios_ii\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"yellowos_de_nios_ii\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"yellowos_de_nios_ii\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498596785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_0: \"yellowos_de_nios_ii\" instantiated altera_vic \"vic_0\" " "Vic_0: \"yellowos_de_nios_ii\" instantiated altera_vic \"vic_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498597118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498599115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498599456 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498599730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498599906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498600163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498600421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498600706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"yellowos_de_nios_ii\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"yellowos_de_nios_ii\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"yellowos_de_nios_ii\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"yellowos_de_nios_ii\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603871 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"yellowos_de_nios_ii\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"yellowos_de_nios_ii\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\" " "Vic_csr: \"vic_0\" instantiated altera_vic_csr \"vic_csr\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\" " "Vic_priority: \"vic_0\" instantiated altera_vic_priority \"vic_priority\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\" " "Vic_vector: \"vic_0\" instantiated altera_vic_vector \"vic_vector\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\" " "Jtag_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603963 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\" " "Jtag_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603987 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498603994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\" " "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file //Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498604786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498605124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\" " "Avalon_st_adapter_005: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498605324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498605364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_005\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498605364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Yellowos_de_nios_ii: Done \"yellowos_de_nios_ii\" with 39 modules, 70 files " "Yellowos_de_nios_ii: Done \"yellowos_de_nios_ii\" with 39 modules, 70 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498605364 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "yellowos_de_nios_ii.qsys " "Finished elaborating Qsys system entity \"yellowos_de_nios_ii.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498606897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll " "Found entity 1: cpu_pll" {  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607665 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607743 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607743 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607743 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498607782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607967 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498607998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498607998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare2 " "Found entity 1: altera_vic_compare2" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_compare4 " "Found entity 1: altera_vic_compare4" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_compare4.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv 6 6 " "Found 6 design units, including 6 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_csr " "Found entity 1: altera_vic_csr" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_vic_output_reg " "Found entity 2: altera_vic_output_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_vic_config_reg " "Found entity 3: altera_vic_config_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_vic_reg " "Found entity 4: altera_vic_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_vic_reg_ro " "Found entity 5: altera_vic_reg_ro" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 797 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_vic_reg_set_clear " "Found entity 6: altera_vic_reg_set_clear" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_priority " "Found entity 1: altera_vic_priority" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_vic_vector " "Found entity 1: altera_vic_vector" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_vector.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_epcs_flash_controller_0_sub " "Found entity 1: yellowos_de_nios_ii_epcs_flash_controller_0_sub" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608486 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_epcs_flash_controller_0 " "Found entity 2: yellowos_de_nios_ii_epcs_flash_controller_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_irq_mapper " "Found entity 1: yellowos_de_nios_ii_irq_mapper" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_jtag_sim_scfifo_w " "Found entity 1: yellowos_de_nios_ii_jtag_sim_scfifo_w" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608545 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_jtag_scfifo_w " "Found entity 2: yellowos_de_nios_ii_jtag_scfifo_w" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608545 ""} { "Info" "ISGN_ENTITY_NAME" "3 yellowos_de_nios_ii_jtag_sim_scfifo_r " "Found entity 3: yellowos_de_nios_ii_jtag_sim_scfifo_r" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608545 ""} { "Info" "ISGN_ENTITY_NAME" "4 yellowos_de_nios_ii_jtag_scfifo_r " "Found entity 4: yellowos_de_nios_ii_jtag_scfifo_r" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608545 ""} { "Info" "ISGN_ENTITY_NAME" "5 yellowos_de_nios_ii_jtag " "Found entity 5: yellowos_de_nios_ii_jtag" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_demux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_demux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_mux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_mux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608882 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608929 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_001 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608945 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_002 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_002" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498608987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608998 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_005 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_005" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498608998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498608998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498609029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at yellowos_de_nios_ii_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501498609029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609029 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_mm_interconnect_0_router_007 " "Found entity 2: yellowos_de_nios_ii_mm_interconnect_0_router_007" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498609029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_demux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_demux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498609076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498609098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_mux " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_mux" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498609113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001 " "Found entity 1: yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498609129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498609129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_ic_data_module " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_ic_data_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module " "Found entity 2: yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "3 yellowos_de_nios_ii_nios2_qsys_0_bht_module " "Found entity 3: yellowos_de_nios_ii_nios2_qsys_0_bht_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "4 yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module " "Found entity 4: yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "5 yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module " "Found entity 5: yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "6 yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module " "Found entity 6: yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "7 yellowos_de_nios_ii_nios2_qsys_0_dc_data_module " "Found entity 7: yellowos_de_nios_ii_nios2_qsys_0_dc_data_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "8 yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module " "Found entity 8: yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "9 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug " "Found entity 9: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "10 yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "11 yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem " "Found entity 11: yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 768 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "12 yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "13 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break " "Found entity 13: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "14 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "15 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "16 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "17 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "18 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "19 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "20 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "21 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "22 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "23 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib " "Found entity 23: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "24 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im " "Found entity 24: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3076 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "25 yellowos_de_nios_ii_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: yellowos_de_nios_ii_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "26 yellowos_de_nios_ii_nios2_qsys_0_nios2_oci " "Found entity 26: yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""} { "Info" "ISGN_ENTITY_NAME" "27 yellowos_de_nios_ii_nios2_qsys_0 " "Found entity 27: yellowos_de_nios_ii_nios2_qsys_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3799 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_mult_cell " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_mult_cell" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_nios2_qsys_0_test_bench " "Found entity 1: yellowos_de_nios_ii_nios2_qsys_0_test_bench" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_pio_0 " "Found entity 1: yellowos_de_nios_ii_pio_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_sdram_input_efifo_module " "Found entity 1: yellowos_de_nios_ii_sdram_input_efifo_module" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610362 ""} { "Info" "ISGN_ENTITY_NAME" "2 yellowos_de_nios_ii_sdram " "Found entity 2: yellowos_de_nios_ii_sdram" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_sysid " "Found entity 1: yellowos_de_nios_ii_sysid" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii_vic_0 " "Found entity 1: yellowos_de_nios_ii_vic_0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 yellowos_de_nios_ii " "Found entity 1: yellowos_de_nios_ii" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498610415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498610415 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_epcs_flash_controller_0.v(402) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_epcs_flash_controller_0.v(402): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610484 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2148) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2148): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2148 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2150) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2150): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2150 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(2308) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(2308): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2308 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_nios2_qsys_0.v(3138) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_nios2_qsys_0.v(3138): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(318) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(328) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(338) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610547 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "yellowos_de_nios_ii_sdram.v(682) " "Verilog HDL or VHDL warning at yellowos_de_nios_ii_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1501498610547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501498610783 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.v(103) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.v(103) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 103 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501498610784 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.v(105) " "Output port \"I2C_SCLK\" at DE0_Nano.v(105) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501498610784 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.v(109) " "Output port \"ADC_CS_N\" at DE0_Nano.v(109) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501498610784 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.v(110) " "Output port \"ADC_SADDR\" at DE0_Nano.v(110) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501498610784 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.v(111) " "Output port \"ADC_SCLK\" at DE0_Nano.v(111) has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1501498610784 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll cpu_pll:cpu_pll_inst " "Elaborating entity \"cpu_pll\" for hierarchy \"cpu_pll:cpu_pll_inst\"" {  } { { "DE0_Nano.v" "cpu_pll_inst" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498610879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\"" {  } { { "cpu_pll.v" "altpll_component" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\"" {  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_pll:cpu_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3 " "Parameter \"clk0_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=cpu_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=cpu_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611184 ""}  } { { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498611184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cpu_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/cpu_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pll_altpll " "Found entity 1: cpu_pll_altpll" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498611332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498611332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_pll_altpll cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated " "Elaborating entity \"cpu_pll_altpll\" for hierarchy \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii yellowos_de_nios_ii:u0 " "Elaborating entity \"yellowos_de_nios_ii\" for hierarchy \"yellowos_de_nios_ii:u0\"" {  } { { "DE0_Nano.v" "u0" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_epcs_flash_controller_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0 " "Elaborating entity \"yellowos_de_nios_ii_epcs_flash_controller_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "epcs_flash_controller_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_epcs_flash_controller_0_sub yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|yellowos_de_nios_ii_epcs_flash_controller_0_sub:the_yellowos_de_nios_ii_epcs_flash_controller_0_sub " "Elaborating entity \"yellowos_de_nios_ii_epcs_flash_controller_0_sub\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|yellowos_de_nios_ii_epcs_flash_controller_0_sub:the_yellowos_de_nios_ii_epcs_flash_controller_0_sub\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "the_yellowos_de_nios_ii_epcs_flash_controller_0_sub" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "the_boot_copier_rom" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file yellowos_de_nios_ii_epcs_flash_controller_0_boot_rom.hex " "Parameter \"init_file\" = \"yellowos_de_nios_ii_epcs_flash_controller_0_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498611802 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 551 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498611802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h71 " "Found entity 1: altsyncram_3h71" {  } { { "db/altsyncram_3h71.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_3h71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498611917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498611917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3h71 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_3h71:auto_generated " "Elaborating entity \"altsyncram_3h71\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_epcs_flash_controller_0:epcs_flash_controller_0\|altsyncram:the_boot_copier_rom\|altsyncram_3h71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498611917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag " "Elaborating entity \"yellowos_de_nios_ii_jtag\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "jtag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498612186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag_scfifo_w yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w " "Elaborating entity \"yellowos_de_nios_ii_jtag_scfifo_w\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "the_yellowos_de_nios_ii_jtag_scfifo_w" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498612217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "wfifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498612842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498612873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498612873 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498612873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498612958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498612958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498612958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498613027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498613027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498613096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498613096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498613227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498613227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498613358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498613358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498613490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498613490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_w:the_yellowos_de_nios_ii_jtag_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_jtag_scfifo_r yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_r:the_yellowos_de_nios_ii_jtag_scfifo_r " "Elaborating entity \"yellowos_de_nios_ii_jtag_scfifo_r\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|yellowos_de_nios_ii_jtag_scfifo_r:the_yellowos_de_nios_ii_jtag_scfifo_r\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "the_yellowos_de_nios_ii_jtag_scfifo_r" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "yellowos_de_nios_ii_jtag_alt_jtag_atlantic" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498613974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498614027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498614027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498614027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498614027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498614027 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498614027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498615641 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498615659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498615690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_jtag:jtag\|alt_jtag_atlantic:yellowos_de_nios_ii_jtag_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498615744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "nios2_qsys_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498615844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_test_bench yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_test_bench " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_test_bench\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_test_bench\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498616985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ic_data_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ic_data_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ic_data" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498617394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498617394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_data_module:yellowos_de_nios_ii_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ic_tag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_33j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_33j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_33j1 " "Found entity 1: altsyncram_33j1" {  } { { "db/altsyncram_33j1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_33j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498617726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498617726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_33j1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_33j1:auto_generated " "Elaborating entity \"altsyncram_33j1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_ic_tag_module:yellowos_de_nios_ii_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_33j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498617726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_bht_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_bht_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_bht" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmi1 " "Found entity 1: altsyncram_qmi1" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_qmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498618195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498618195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmi1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_qmi1:auto_generated " "Elaborating entity \"altsyncram_qmi1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_bht_module:yellowos_de_nios_ii_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_qmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_a" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8i1 " "Found entity 1: altsyncram_s8i1" {  } { { "db/altsyncram_s8i1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_s8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498618510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498618510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8i1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s8i1:auto_generated " "Elaborating entity \"altsyncram_s8i1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_a_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_register_bank_b" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 7877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498618927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t8i1 " "Found entity 1: altsyncram_t8i1" {  } { { "db/altsyncram_t8i1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_t8i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498619059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498619059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t8i1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_t8i1:auto_generated " "Elaborating entity \"altsyncram_t8i1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_register_bank_b_module:yellowos_de_nios_ii_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_t8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498619059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_tag" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498619413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498619524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_obi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_obi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_obi1 " "Found entity 1: altsyncram_obi1" {  } { { "db/altsyncram_obi1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_obi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498619732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498619732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_obi1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated " "Elaborating entity \"altsyncram_obi1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_tag_module:yellowos_de_nios_ii_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_obi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498619732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_data_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_data_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_data" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498619963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498620370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498620370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_data_module:yellowos_de_nios_ii_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_dc_victim" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 8383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498620847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498620847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_dc_victim_module:yellowos_de_nios_ii_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_mult_cell yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_mult_cell\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 10720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498620882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498621166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498621166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498621884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498622600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498622600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498622653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 11013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_altsyncram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4fa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4fa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4fa1 " "Found entity 1: altsyncram_4fa1" {  } { { "db/altsyncram_4fa1.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/altsyncram_4fa1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498623853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498623853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4fa1 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4fa1:auto_generated " "Elaborating entity \"altsyncram_4fa1\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_ocimem\|yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram_module:yellowos_de_nios_ii_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4fa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498623855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_avalon_reg" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_break" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_xbrk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dbrk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode:yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_dtrace\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_td_mode:yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498624957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_fifo\|yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench:the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625258 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench " "Entity \"yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_oci_test_bench" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 2658 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1501498625274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_pib" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_im" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_tck" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_sysclk" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" "yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498625991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper:the_yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:yellowos_de_nios_ii_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_pio_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_pio_0:pio_0 " "Elaborating entity \"yellowos_de_nios_ii_pio_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_pio_0:pio_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "pio_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sdram yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram " "Elaborating entity \"yellowos_de_nios_ii_sdram\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "sdram" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sdram_input_efifo_module yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|yellowos_de_nios_ii_sdram_input_efifo_module:the_yellowos_de_nios_ii_sdram_input_efifo_module " "Elaborating entity \"yellowos_de_nios_ii_sdram_input_efifo_module\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|yellowos_de_nios_ii_sdram_input_efifo_module:the_yellowos_de_nios_ii_sdram_input_efifo_module\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "the_yellowos_de_nios_ii_sdram_input_efifo_module" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_sysid yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sysid:sysid " "Elaborating entity \"yellowos_de_nios_ii_sysid\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sysid:sysid\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "sysid" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_vic_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0 " "Elaborating entity \"yellowos_de_nios_ii_vic_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "vic_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_csr yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr " "Elaborating entity \"altera_vic_csr\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_csr" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInValid altera_vic_csr.sv(152) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(152): object \"DcInValid\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcInData altera_vic_csr.sv(153) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(153): object \"DcInData\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRrsValue altera_vic_csr.sv(158) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(158): object \"DcRrsValue\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcNmiValue altera_vic_csr.sv(159) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(159): object \"DcNmiValue\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DcRilAdjust altera_vic_csr.sv(161) " "Verilog HDL or VHDL warning at altera_vic_csr.sv(161): object \"DcRilAdjust\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498626638 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_vic_0:vic_0|altera_vic_csr:vic_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_output_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U " "Elaborating entity \"altera_vic_output_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_output_reg:INT_OUT\[0\].U\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_OUT\[0\].U" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_config_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U " "Elaborating entity \"altera_vic_config_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_config_reg:REG_CONFIG\[0\].U\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "REG_CONFIG\[0\].U" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_set_clear yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE " "Elaborating entity \"altera_vic_reg_set_clear\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_set_clear:INT_ENABLE\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_ENABLE" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:INT_PENDING\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "INT_PENDING" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG " "Elaborating entity \"altera_vic_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VIC_CONFIG\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VIC_CONFIG" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg_ro yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS " "Elaborating entity \"altera_vic_reg_ro\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg_ro:VIC_STATUS\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VIC_STATUS" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_reg yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE " "Elaborating entity \"altera_vic_reg\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_csr:vic_csr\|altera_vic_reg:VEC_TABLE_BASE\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" "VEC_TABLE_BASE" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_csr.sv" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_priority yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority " "Elaborating entity \"altera_vic_priority\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_priority" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498626992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare4 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0 " "Elaborating entity \"altera_vic_compare4\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare4:port5_8.A0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "port5_8.A0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_compare2 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0 " "Elaborating entity \"altera_vic_compare2\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_priority:vic_priority\|altera_vic_compare2:port5_8.B0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" "port5_8.B0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_vic_priority.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_vic_vector yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_vector:vic_vector " "Elaborating entity \"altera_vic_vector\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_vic_0:vic_0\|altera_vic_vector:vic_vector\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" "vic_vector" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_vic_0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "mm_interconnect_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vic_0_csr_access_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "vic_0_csr_access_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_0_epcs_control_port_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "epcs_flash_controller_0_epcs_control_port_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498627993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "pio_0_s1_translator" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "jtag_avalon_jtag_slave_agent_rsp_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\|yellowos_de_nios_ii_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router:router\|yellowos_de_nios_ii_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\|yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_001:router_001\|yellowos_de_nios_ii_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_002 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_002\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_002" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\|yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_002:router_002\|yellowos_de_nios_ii_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_005 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_005\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_005" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\|yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_005:router_005\|yellowos_de_nios_ii_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_007 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_007\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "router_007" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\|yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_router_007:router_007\|yellowos_de_nios_ii_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498628998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_data_master_limiter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "nios2_qsys_0_data_master_limiter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_demux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_demux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_demux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_demux_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_mux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_mux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_mux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "cmd_mux_003" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_demux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_demux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_demux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_demux_003" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_mux yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_mux\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_mux" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "rsp_mux_001" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 2983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498629901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498629916 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498629916 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1501498629916 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "avalon_st_adapter" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yellowos_de_nios_ii_irq_mapper yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_irq_mapper:irq_mapper " "Elaborating entity \"yellowos_de_nios_ii_irq_mapper\" for hierarchy \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_irq_mapper:irq_mapper\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "irq_mapper" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" "rst_controller" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/yellowos_de_nios_ii.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498630348 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 3607 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1501498632318 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "A_eic_rha the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci 27 32 " "Port \"A_eic_rha\" on the entity instantiation of \"the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\" is connected to a signal of width 27. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 11013 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1501498632318 "|DE0_Nano|yellowos_de_nios_ii:u0|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501498634023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.07.31.19:57:22 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2017.07.31.19:57:22 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498642463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498647338 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498647639 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498649734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498649919 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498650135 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498650372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498650388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498650391 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1501498651111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498651595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498651595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498651741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498651741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498651757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498651757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498651878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498651878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498652017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498652017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498652017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498652132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498652132 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1501498658728 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1501498658728 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498663833 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498663833 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1501498663833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498664017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664017 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498664017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498664117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498664117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498664180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_mult_cell:the_yellowos_de_nios_ii_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501498664180 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501498664180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501498664265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498664265 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1501498667024 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1501498667024 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1501498667140 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1501498667140 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1501498667140 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1501498667140 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1501498667140 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501498667172 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[1\] " "bidirectional pin \"GPIO_2\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[4\] " "bidirectional pin \"GPIO_2\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "bidirectional pin \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[7\] " "bidirectional pin \"GPIO_2\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1501498667556 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1501498667556 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 442 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 243 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 132 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_epcs_flash_controller_0.v" 253 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 352 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 306 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9798 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9199 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 1028 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_jtag.v" 398 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6289 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 9807 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.v" 6212 -1 0 } } { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501498667703 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501498667703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501498672266 "|DE0_Nano|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501498672266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498673014 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "300 " "300 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501498678858 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498679358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1501498679959 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1501498679959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498680291 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.map.smsg " "Generated suppressed messages file //Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498682969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501498685355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501498685355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501498686951 "|DE0_Nano|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501498686951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6808 " "Implemented 6808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6361 " "Implemented 6361 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501498686951 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1501498686951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501498686951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 139 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 139 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "867 " "Peak virtual memory: 867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501498687088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 18:58:07 2017 " "Processing ended: Mon Jul 31 18:58:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501498687088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:51 " "Elapsed time: 00:02:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501498687088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:31 " "Total CPU time (on all processors): 00:04:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501498687088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501498687088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1501498690935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501498690935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 18:58:09 2017 " "Processing started: Mon Jul 31 18:58:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501498690935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1501498690935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1501498690935 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1501498692489 ""}
{ "Info" "0" "" "Project  = DE0_Nano" {  } {  } 0 0 "Project  = DE0_Nano" 0 0 "Fitter" 0 0 1501498692489 ""}
{ "Info" "0" "" "Revision = DE0_Nano" {  } {  } 0 0 "Revision = DE0_Nano" 0 0 "Fitter" 0 0 1501498692489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1501498693007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1501498693007 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1501498693107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501498693186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1501498693186 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 3 0 0 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of 0 degrees (0 ps) for cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501498693323 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 3 -60 -2500 " "Implementing clock multiplication of 4, clock division of 3, and phase shift of -60 degrees (-2500 ps) for cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1501498693323 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1501498693323 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1501498693692 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1501498693707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501498694024 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501498694024 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1501498694024 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1501498694024 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501498694071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501498694071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501498694071 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1501498694071 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1501498694090 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1501498694492 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498696544 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1501498696544 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501498696713 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501498696728 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501498696728 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1501498696728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1501498696728 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501498696728 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1501498696744 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1501498696975 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1501498696975 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  15.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1501498696975 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1501498696975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 16810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci\|yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug:the_yellowos_de_nios_ii_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 2326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 6782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_rnw~2 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_rnw~2" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_cs_n~0 " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|active_cs_n~0" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 7600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[0\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[2\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[1\] " "Destination node yellowos_de_nios_ii:u0\|yellowos_de_nios_ii_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 1756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node yellowos_de_nios_ii:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1501498697775 ""}  } { { "db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 10760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1501498697775 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1501498699160 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501498699176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1501498699176 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501498699197 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501498699229 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1501498699229 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1501498699229 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1501498699229 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1501498699261 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1501498700947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501498700963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501498700963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501498700963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501498700963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1501498700963 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1501498700963 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1501498700963 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"cpu_pll:cpu_pll_inst\|altpll:altpll_component\|cpu_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/cpu_pll_altpll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/db/cpu_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cpu_pll.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/cpu_pll.v" 108 0 0 } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 146 0 0 } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 89 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1501498701200 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501498701580 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1501498701617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1501498703571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501498706190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1501498706290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1501498711483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501498711483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1501498713638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1501498721941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1501498721941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1501498723973 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1501498723973 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1501498723973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501498723973 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.94 " "Total time spent on timing analysis during the Fitter is 7.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1501498724644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501498724728 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501498726086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1501498726086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1501498727539 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1501498729589 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1501498730419 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1501498730551 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { G_SENSOR_INT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ADC_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1501498730551 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPCS_DATA0 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1501498730551 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1501498730551 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_2[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Documents/FPGA/nios_ii/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1501498730566 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1501498730566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.fit.smsg " "Generated suppressed messages file //Mac/Home/Documents/FPGA/nios_ii/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1501498731166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1555 " "Peak virtual memory: 1555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501498733106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 18:58:53 2017 " "Processing ended: Mon Jul 31 18:58:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501498733106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501498733106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501498733106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1501498733106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1501498735128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501498735128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 18:58:54 2017 " "Processing started: Mon Jul 31 18:58:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501498735128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1501498735128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1501498735128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1501498735812 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1501498737883 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1501498737946 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1501498738084 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1501498738363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501498738584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 18:58:58 2017 " "Processing ended: Mon Jul 31 18:58:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501498738584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501498738584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501498738584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1501498738584 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1501498739403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1501498741064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501498741064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 31 18:58:59 2017 " "Processing started: Mon Jul 31 18:58:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501498741064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_Nano -c DE0_Nano " "Command: quartus_sta DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741064 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501498741243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498741865 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501498742644 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742644 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742782 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501498742797 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 4 -phase -60.00 -duty_cycle 50.00 -name \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1501498742797 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742797 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742797 ""}
{ "Info" "ISTA_SDC_FOUND" "//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc " "Reading SDC File: '//mac/home/documents/fpga/nios_ii/db/ip/yellowos_de_nios_ii/submodules/yellowos_de_nios_ii_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498742982 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501498742982 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501498743013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.723 " "Worst-case setup slack is 4.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.723               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.723               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.842               0.000 altera_reserved_tck  " "   44.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.295               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.263 " "Worst-case recovery slack is 9.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.263               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.263               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.820               0.000 altera_reserved_tck  " "   47.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.298 " "Worst-case removal slack is 1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.298               0.000 altera_reserved_tck  " "    1.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.163               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.163               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.161 " "Worst-case minimum pulse width slack is 7.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.161               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.161               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534               0.000 altera_reserved_tck  " "   49.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498743329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743329 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.343 ns " "Worst Case Available Settling Time: 28.343 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498743645 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743645 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501498743667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498743714 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.689 " "Worst-case setup slack is 5.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.689               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.689               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.498               0.000 altera_reserved_tck  " "   45.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.287               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.886 " "Worst-case recovery slack is 9.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.886               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.110               0.000 altera_reserved_tck  " "   48.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.175 " "Worst-case removal slack is 1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.175               0.000 altera_reserved_tck  " "    1.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.841               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.841               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.187 " "Worst-case minimum pulse width slack is 7.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.187               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.187               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 CLOCK_50  " "    9.709               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.494               0.000 altera_reserved_tck  " "   49.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498745962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498745962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 28.525 ns " "Worst Case Available Settling Time: 28.525 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498746278 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746278 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501498746278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.946 " "Worst-case setup slack is 8.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.946               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.946               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.375               0.000 altera_reserved_tck  " "   47.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.140               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.562 " "Worst-case recovery slack is 11.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.562               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.562               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.004               0.000 altera_reserved_tck  " "   49.004               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.720 " "Worst-case removal slack is 0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 altera_reserved_tck  " "    0.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.805               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.249 " "Worst-case minimum pulse width slack is 7.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.249               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.249               0.000 cpu_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.307               0.000 altera_reserved_tck  " "   49.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501498746778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498746778 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.074 ns " "Worst Case Available Settling Time: 29.074 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501498747101 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498747101 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498747780 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498747780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501498748051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 31 18:59:08 2017 " "Processing ended: Mon Jul 31 18:59:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501498748051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501498748051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501498748051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498748051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 153 s " "Quartus Prime Full Compilation was successful. 0 errors, 153 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501498749283 ""}
