This the Sayeh(symple yet enough hardware) basic computer in vhdl. 

It is for my computer architecture course and as midterm project.

Every modules are in the folder modules.

You can simulate the main_tb modules with the instructions and datas that you have initialized to memory modules.

Documentation consists of instructions are available in the file report.

Also implementation of cache for sayeh is available in my reposetories.


