// Seed: 104383864
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2
);
  wire id_4;
  ;
  assign id_4 = id_4;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output supply0 id_7,
    input wor id_8,
    input wire id_9,
    input supply1 id_10,
    output wor id_11,
    output tri0 id_12,
    output uwire id_13
    , id_17,
    output wand id_14,
    output tri1 id_15
);
  assign id_14 = id_5;
  assign #1 id_6 = id_8 - -1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_2
  );
  logic id_18;
  task id_19(output logic id_20);
    if (1) id_19 <= id_9;
  endtask
endmodule
