ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c ****  UART_HandleTypeDef hlpuart1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** TIM_HandleTypeDef htim16;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** int timer_lap = 0;
  49:Core/Src/main.c **** int flag_sensor = 0;
  50:Core/Src/main.c **** int flag_tension = 0;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  58:Core/Src/main.c **** static void MX_TIM16_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  64:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* USER CODE END 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /**
  69:Core/Src/main.c ****   * @brief  The application entry point.
  70:Core/Src/main.c ****   * @retval int
  71:Core/Src/main.c ****   */
  72:Core/Src/main.c **** int main(void)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  81:Core/Src/main.c ****   HAL_Init();
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Configure the system clock */
  88:Core/Src/main.c ****   SystemClock_Config();
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Initialize all configured peripherals */
  95:Core/Src/main.c ****   MX_GPIO_Init();
  96:Core/Src/main.c ****   MX_LPUART1_UART_Init();
  97:Core/Src/main.c ****   MX_TIM16_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   //Start timer
 102:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim16);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   { 
 110:Core/Src/main.c ****     
 111:Core/Src/main.c ****     //trasmiss timer_lap with uart
 112:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*) &timer_lap, sizeof(timer_lap), 100);
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     /* USER CODE END WHILE */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 118:Core/Src/main.c ****   }
 119:Core/Src/main.c ****   /* USER CODE END 3 */
 120:Core/Src/main.c **** }
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /**
 123:Core/Src/main.c ****   * @brief System Clock Configuration
 124:Core/Src/main.c ****   * @retval None
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c **** void SystemClock_Config(void)
 127:Core/Src/main.c **** {
 128:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 129:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 136:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 148:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     Error_Handler();
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 156:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 157:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 163:Core/Src/main.c ****   {
 164:Core/Src/main.c ****     Error_Handler();
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c **** }
 167:Core/Src/main.c **** 
 168:Core/Src/main.c **** /**
 169:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 170:Core/Src/main.c ****   * @param None
 171:Core/Src/main.c ****   * @retval None
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 174:Core/Src/main.c **** {
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 183:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 184:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 185:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 186:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 187:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 188:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 189:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 190:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 191:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 192:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 193:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 198:Core/Src/main.c ****   {
 199:Core/Src/main.c ****     Error_Handler();
 200:Core/Src/main.c ****   }
 201:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 202:Core/Src/main.c ****   {
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 5


 203:Core/Src/main.c ****     Error_Handler();
 204:Core/Src/main.c ****   }
 205:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /**
 216:Core/Src/main.c ****   * @brief TIM16 Initialization Function
 217:Core/Src/main.c ****   * @param None
 218:Core/Src/main.c ****   * @retval None
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c **** static void MX_TIM16_Init(void)
 221:Core/Src/main.c **** {
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END TIM16_Init 0 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /* USER CODE END TIM16_Init 1 */
 230:Core/Src/main.c ****   htim16.Instance = TIM16;
 231:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 232:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 233:Core/Src/main.c ****   htim16.Init.Period = 99;
 234:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 235:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 236:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 237:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE END TIM16_Init 2 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** }
 246:Core/Src/main.c **** 
 247:Core/Src/main.c **** /**
 248:Core/Src/main.c ****   * @brief GPIO Initialization Function
 249:Core/Src/main.c ****   * @param None
 250:Core/Src/main.c ****   * @retval None
 251:Core/Src/main.c ****   */
 252:Core/Src/main.c **** static void MX_GPIO_Init(void)
 253:Core/Src/main.c **** {
  28              		.loc 1 253 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              		.cfi_def_cfa_offset 12
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 6


  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 8BB0     		sub	sp, sp, #44
  38              		.cfi_def_cfa_offset 56
 254:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 254 3 view .LVU1
  40              		.loc 1 254 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0594     		str	r4, [sp, #20]
  43 0008 0694     		str	r4, [sp, #24]
  44 000a 0794     		str	r4, [sp, #28]
  45 000c 0894     		str	r4, [sp, #32]
  46 000e 0994     		str	r4, [sp, #36]
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 257:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  47              		.loc 1 257 3 is_stmt 1 view .LVU3
  48              	.LBB4:
  49              		.loc 1 257 3 view .LVU4
  50              		.loc 1 257 3 view .LVU5
  51 0010 294B     		ldr	r3, .L3
  52 0012 DA6C     		ldr	r2, [r3, #76]
  53 0014 42F00402 		orr	r2, r2, #4
  54 0018 DA64     		str	r2, [r3, #76]
  55              		.loc 1 257 3 view .LVU6
  56 001a DA6C     		ldr	r2, [r3, #76]
  57 001c 02F00402 		and	r2, r2, #4
  58 0020 0192     		str	r2, [sp, #4]
  59              		.loc 1 257 3 view .LVU7
  60 0022 019A     		ldr	r2, [sp, #4]
  61              	.LBE4:
  62              		.loc 1 257 3 view .LVU8
 258:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  63              		.loc 1 258 3 view .LVU9
  64              	.LBB5:
  65              		.loc 1 258 3 view .LVU10
  66              		.loc 1 258 3 view .LVU11
  67 0024 DA6C     		ldr	r2, [r3, #76]
  68 0026 42F02002 		orr	r2, r2, #32
  69 002a DA64     		str	r2, [r3, #76]
  70              		.loc 1 258 3 view .LVU12
  71 002c DA6C     		ldr	r2, [r3, #76]
  72 002e 02F02002 		and	r2, r2, #32
  73 0032 0292     		str	r2, [sp, #8]
  74              		.loc 1 258 3 view .LVU13
  75 0034 029A     		ldr	r2, [sp, #8]
  76              	.LBE5:
  77              		.loc 1 258 3 view .LVU14
 259:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  78              		.loc 1 259 3 view .LVU15
  79              	.LBB6:
  80              		.loc 1 259 3 view .LVU16
  81              		.loc 1 259 3 view .LVU17
  82 0036 DA6C     		ldr	r2, [r3, #76]
  83 0038 42F00102 		orr	r2, r2, #1
  84 003c DA64     		str	r2, [r3, #76]
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 7


  85              		.loc 1 259 3 view .LVU18
  86 003e DA6C     		ldr	r2, [r3, #76]
  87 0040 02F00102 		and	r2, r2, #1
  88 0044 0392     		str	r2, [sp, #12]
  89              		.loc 1 259 3 view .LVU19
  90 0046 039A     		ldr	r2, [sp, #12]
  91              	.LBE6:
  92              		.loc 1 259 3 view .LVU20
 260:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  93              		.loc 1 260 3 view .LVU21
  94              	.LBB7:
  95              		.loc 1 260 3 view .LVU22
  96              		.loc 1 260 3 view .LVU23
  97 0048 DA6C     		ldr	r2, [r3, #76]
  98 004a 42F00202 		orr	r2, r2, #2
  99 004e DA64     		str	r2, [r3, #76]
 100              		.loc 1 260 3 view .LVU24
 101 0050 DB6C     		ldr	r3, [r3, #76]
 102 0052 03F00203 		and	r3, r3, #2
 103 0056 0493     		str	r3, [sp, #16]
 104              		.loc 1 260 3 view .LVU25
 105 0058 049B     		ldr	r3, [sp, #16]
 106              	.LBE7:
 107              		.loc 1 260 3 view .LVU26
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 263:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 108              		.loc 1 263 3 view .LVU27
 109 005a 2246     		mov	r2, r4
 110 005c 2021     		movs	r1, #32
 111 005e 4FF09040 		mov	r0, #1207959552
 112 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 113              	.LVL0:
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 266:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 114              		.loc 1 266 3 view .LVU28
 115              		.loc 1 266 23 is_stmt 0 view .LVU29
 116 0066 4FF40053 		mov	r3, #8192
 117 006a 0593     		str	r3, [sp, #20]
 267:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 118              		.loc 1 267 3 is_stmt 1 view .LVU30
 119              		.loc 1 267 24 is_stmt 0 view .LVU31
 120 006c 4FF48813 		mov	r3, #1114112
 121 0070 0693     		str	r3, [sp, #24]
 268:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 122              		.loc 1 268 3 is_stmt 1 view .LVU32
 123              		.loc 1 268 24 is_stmt 0 view .LVU33
 124 0072 0794     		str	r4, [sp, #28]
 269:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 125              		.loc 1 269 3 is_stmt 1 view .LVU34
 126 0074 05A9     		add	r1, sp, #20
 127 0076 1148     		ldr	r0, .L3+4
 128 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL1:
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /*Configure GPIO pin : PA0 */
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 8


 272:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 130              		.loc 1 272 3 view .LVU35
 131              		.loc 1 272 23 is_stmt 0 view .LVU36
 132 007c 0125     		movs	r5, #1
 133 007e 0595     		str	r5, [sp, #20]
 273:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 134              		.loc 1 273 3 is_stmt 1 view .LVU37
 135              		.loc 1 273 24 is_stmt 0 view .LVU38
 136 0080 0323     		movs	r3, #3
 137 0082 0693     		str	r3, [sp, #24]
 274:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 138              		.loc 1 274 3 is_stmt 1 view .LVU39
 139              		.loc 1 274 24 is_stmt 0 view .LVU40
 140 0084 0794     		str	r4, [sp, #28]
 275:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 141              		.loc 1 275 3 is_stmt 1 view .LVU41
 142 0086 05A9     		add	r1, sp, #20
 143 0088 4FF09040 		mov	r0, #1207959552
 144 008c FFF7FEFF 		bl	HAL_GPIO_Init
 145              	.LVL2:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 278:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 146              		.loc 1 278 3 view .LVU42
 147              		.loc 1 278 23 is_stmt 0 view .LVU43
 148 0090 2023     		movs	r3, #32
 149 0092 0593     		str	r3, [sp, #20]
 279:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 150              		.loc 1 279 3 is_stmt 1 view .LVU44
 151              		.loc 1 279 24 is_stmt 0 view .LVU45
 152 0094 0695     		str	r5, [sp, #24]
 280:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 280 3 is_stmt 1 view .LVU46
 154              		.loc 1 280 24 is_stmt 0 view .LVU47
 155 0096 0794     		str	r4, [sp, #28]
 281:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 156              		.loc 1 281 3 is_stmt 1 view .LVU48
 157              		.loc 1 281 25 is_stmt 0 view .LVU49
 158 0098 0894     		str	r4, [sp, #32]
 282:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 159              		.loc 1 282 3 is_stmt 1 view .LVU50
 160 009a 05A9     		add	r1, sp, #20
 161 009c 4FF09040 		mov	r0, #1207959552
 162 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LVL3:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* EXTI interrupt init*/
 285:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 164              		.loc 1 285 3 view .LVU51
 165 00a4 2246     		mov	r2, r4
 166 00a6 2146     		mov	r1, r4
 167 00a8 2820     		movs	r0, #40
 168 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 169              	.LVL4:
 286:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 170              		.loc 1 286 3 view .LVU52
 171 00ae 2820     		movs	r0, #40
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 9


 172 00b0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 173              	.LVL5:
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** }
 174              		.loc 1 288 1 is_stmt 0 view .LVU53
 175 00b4 0BB0     		add	sp, sp, #44
 176              		.cfi_def_cfa_offset 12
 177              		@ sp needed
 178 00b6 30BD     		pop	{r4, r5, pc}
 179              	.L4:
 180              		.align	2
 181              	.L3:
 182 00b8 00100240 		.word	1073876992
 183 00bc 00080048 		.word	1207961600
 184              		.cfi_endproc
 185              	.LFE136:
 187              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 188              		.align	1
 189              		.global	HAL_TIM_PeriodElapsedCallback
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	HAL_TIM_PeriodElapsedCallback:
 195              	.LVL6:
 196              	.LFB137:
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** //function that is called every 50 ms
 293:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 294:Core/Src/main.c **** {
 197              		.loc 1 294 1 is_stmt 1 view -0
 198              		.cfi_startproc
 199              		@ args = 0, pretend = 0, frame = 0
 200              		@ frame_needed = 0, uses_anonymous_args = 0
 201              		@ link register save eliminated.
 295:Core/Src/main.c ****   if (htim->Instance == TIM16)
 202              		.loc 1 295 3 view .LVU55
 203              		.loc 1 295 11 is_stmt 0 view .LVU56
 204 0000 0268     		ldr	r2, [r0]
 205              		.loc 1 295 6 view .LVU57
 206 0002 144B     		ldr	r3, .L9
 207 0004 9A42     		cmp	r2, r3
 208 0006 00D0     		beq	.L8
 209              	.L5:
 296:Core/Src/main.c ****   {
 297:Core/Src/main.c ****     timer_lap += 1;
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****     if ((timer_lap % 25) == 0)
 300:Core/Src/main.c ****     {
 301:Core/Src/main.c ****       flag_sensor = 1; //flag for checking the sensor
 302:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 303:Core/Src/main.c ****     {
 304:Core/Src/main.c ****       flag_tension = 1; //flag for checking the tension
 305:Core/Src/main.c ****     }
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c **** }
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 10


 210              		.loc 1 307 1 view .LVU58
 211 0008 7047     		bx	lr
 212              	.L8:
 297:Core/Src/main.c **** 
 213              		.loc 1 297 5 is_stmt 1 view .LVU59
 297:Core/Src/main.c **** 
 214              		.loc 1 297 15 is_stmt 0 view .LVU60
 215 000a 134B     		ldr	r3, .L9+4
 216 000c 1A68     		ldr	r2, [r3]
 217 000e 0132     		adds	r2, r2, #1
 218 0010 1A60     		str	r2, [r3]
 299:Core/Src/main.c ****     {
 219              		.loc 1 299 5 is_stmt 1 view .LVU61
 299:Core/Src/main.c ****     {
 220              		.loc 1 299 20 is_stmt 0 view .LVU62
 221 0012 1249     		ldr	r1, .L9+8
 222 0014 81FB0231 		smull	r3, r1, r1, r2
 223 0018 D317     		asrs	r3, r2, #31
 224 001a C3EBE103 		rsb	r3, r3, r1, asr #3
 225 001e 03EB8303 		add	r3, r3, r3, lsl #2
 226 0022 03EB8303 		add	r3, r3, r3, lsl #2
 299:Core/Src/main.c ****     {
 227              		.loc 1 299 8 view .LVU63
 228 0026 9A42     		cmp	r2, r3
 229 0028 03D1     		bne	.L7
 301:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 230              		.loc 1 301 7 is_stmt 1 view .LVU64
 301:Core/Src/main.c ****     }  else if ((timer_lap % 35) == 0)
 231              		.loc 1 301 19 is_stmt 0 view .LVU65
 232 002a 0D4B     		ldr	r3, .L9+12
 233 002c 0122     		movs	r2, #1
 234 002e 1A60     		str	r2, [r3]
 235 0030 7047     		bx	lr
 236              	.L7:
 302:Core/Src/main.c ****     {
 237              		.loc 1 302 13 is_stmt 1 view .LVU66
 302:Core/Src/main.c ****     {
 238              		.loc 1 302 28 is_stmt 0 view .LVU67
 239 0032 0C49     		ldr	r1, .L9+16
 240 0034 81FB0231 		smull	r3, r1, r1, r2
 241 0038 1144     		add	r1, r1, r2
 242 003a D317     		asrs	r3, r2, #31
 243 003c C3EB6113 		rsb	r3, r3, r1, asr #5
 244 0040 03EB8303 		add	r3, r3, r3, lsl #2
 245 0044 C3EBC303 		rsb	r3, r3, r3, lsl #3
 302:Core/Src/main.c ****     {
 246              		.loc 1 302 16 view .LVU68
 247 0048 9A42     		cmp	r2, r3
 248 004a DDD1     		bne	.L5
 304:Core/Src/main.c ****     }
 249              		.loc 1 304 7 is_stmt 1 view .LVU69
 304:Core/Src/main.c ****     }
 250              		.loc 1 304 20 is_stmt 0 view .LVU70
 251 004c 064B     		ldr	r3, .L9+20
 252 004e 0122     		movs	r2, #1
 253 0050 1A60     		str	r2, [r3]
 254              		.loc 1 307 1 view .LVU71
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 11


 255 0052 D9E7     		b	.L5
 256              	.L10:
 257              		.align	2
 258              	.L9:
 259 0054 00440140 		.word	1073824768
 260 0058 00000000 		.word	.LANCHOR0
 261 005c 1F85EB51 		.word	1374389535
 262 0060 00000000 		.word	.LANCHOR1
 263 0064 EBA00EEA 		.word	-368140053
 264 0068 00000000 		.word	.LANCHOR2
 265              		.cfi_endproc
 266              	.LFE137:
 268              		.section	.text.Error_Handler,"ax",%progbits
 269              		.align	1
 270              		.global	Error_Handler
 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	Error_Handler:
 276              	.LFB138:
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /* USER CODE END 4 */
 310:Core/Src/main.c **** 
 311:Core/Src/main.c **** /**
 312:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 313:Core/Src/main.c ****   * @retval None
 314:Core/Src/main.c ****   */
 315:Core/Src/main.c **** void Error_Handler(void)
 316:Core/Src/main.c **** {
 277              		.loc 1 316 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ Volatile: function does not return.
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 282              		@ link register save eliminated.
 317:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 318:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 319:Core/Src/main.c ****   __disable_irq();
 283              		.loc 1 319 3 view .LVU73
 284              	.LBB8:
 285              	.LBI8:
 286              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 12


  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 13


  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 14


 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 15


 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 287              		.loc 2 207 27 view .LVU74
 288              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 289              		.loc 2 209 3 view .LVU75
 290              		.syntax unified
 291              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 292 0000 72B6     		cpsid i
 293              	@ 0 "" 2
 294              		.thumb
 295              		.syntax unified
 296              	.L12:
 297              	.LBE9:
 298              	.LBE8:
 320:Core/Src/main.c ****   while (1)
 299              		.loc 1 320 3 discriminator 1 view .LVU76
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****   }
 300              		.loc 1 322 3 discriminator 1 view .LVU77
 320:Core/Src/main.c ****   while (1)
 301              		.loc 1 320 9 discriminator 1 view .LVU78
 302 0002 FEE7     		b	.L12
 303              		.cfi_endproc
 304              	.LFE138:
 306              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 307              		.align	1
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	MX_LPUART1_UART_Init:
 313              	.LFB134:
 174:Core/Src/main.c **** 
 314              		.loc 1 174 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 16


 318 0000 08B5     		push	{r3, lr}
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 3, -8
 321              		.cfi_offset 14, -4
 183:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 322              		.loc 1 183 3 view .LVU80
 183:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 323              		.loc 1 183 21 is_stmt 0 view .LVU81
 324 0002 1548     		ldr	r0, .L23
 325 0004 154B     		ldr	r3, .L23+4
 326 0006 0360     		str	r3, [r0]
 184:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 327              		.loc 1 184 3 is_stmt 1 view .LVU82
 184:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 328              		.loc 1 184 26 is_stmt 0 view .LVU83
 329 0008 4FF4E133 		mov	r3, #115200
 330 000c 4360     		str	r3, [r0, #4]
 185:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 331              		.loc 1 185 3 is_stmt 1 view .LVU84
 185:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 332              		.loc 1 185 28 is_stmt 0 view .LVU85
 333 000e 0023     		movs	r3, #0
 334 0010 8360     		str	r3, [r0, #8]
 186:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 335              		.loc 1 186 3 is_stmt 1 view .LVU86
 186:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 336              		.loc 1 186 26 is_stmt 0 view .LVU87
 337 0012 C360     		str	r3, [r0, #12]
 187:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 338              		.loc 1 187 3 is_stmt 1 view .LVU88
 187:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 339              		.loc 1 187 24 is_stmt 0 view .LVU89
 340 0014 0361     		str	r3, [r0, #16]
 188:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 341              		.loc 1 188 3 is_stmt 1 view .LVU90
 188:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 342              		.loc 1 188 22 is_stmt 0 view .LVU91
 343 0016 0C22     		movs	r2, #12
 344 0018 4261     		str	r2, [r0, #20]
 189:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 345              		.loc 1 189 3 is_stmt 1 view .LVU92
 189:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 346              		.loc 1 189 27 is_stmt 0 view .LVU93
 347 001a 8361     		str	r3, [r0, #24]
 190:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 348              		.loc 1 190 3 is_stmt 1 view .LVU94
 190:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 349              		.loc 1 190 32 is_stmt 0 view .LVU95
 350 001c 0362     		str	r3, [r0, #32]
 191:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 351              		.loc 1 191 3 is_stmt 1 view .LVU96
 191:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 352              		.loc 1 191 32 is_stmt 0 view .LVU97
 353 001e 4362     		str	r3, [r0, #36]
 192:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 354              		.loc 1 192 3 is_stmt 1 view .LVU98
 192:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 17


 355              		.loc 1 192 40 is_stmt 0 view .LVU99
 356 0020 8362     		str	r3, [r0, #40]
 193:Core/Src/main.c ****   {
 357              		.loc 1 193 3 is_stmt 1 view .LVU100
 193:Core/Src/main.c ****   {
 358              		.loc 1 193 7 is_stmt 0 view .LVU101
 359 0022 FFF7FEFF 		bl	HAL_UART_Init
 360              	.LVL7:
 193:Core/Src/main.c ****   {
 361              		.loc 1 193 6 view .LVU102
 362 0026 70B9     		cbnz	r0, .L19
 197:Core/Src/main.c ****   {
 363              		.loc 1 197 3 is_stmt 1 view .LVU103
 197:Core/Src/main.c ****   {
 364              		.loc 1 197 7 is_stmt 0 view .LVU104
 365 0028 0021     		movs	r1, #0
 366 002a 0B48     		ldr	r0, .L23
 367 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 368              	.LVL8:
 197:Core/Src/main.c ****   {
 369              		.loc 1 197 6 view .LVU105
 370 0030 58B9     		cbnz	r0, .L20
 201:Core/Src/main.c ****   {
 371              		.loc 1 201 3 is_stmt 1 view .LVU106
 201:Core/Src/main.c ****   {
 372              		.loc 1 201 7 is_stmt 0 view .LVU107
 373 0032 0021     		movs	r1, #0
 374 0034 0848     		ldr	r0, .L23
 375 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 376              	.LVL9:
 201:Core/Src/main.c ****   {
 377              		.loc 1 201 6 view .LVU108
 378 003a 40B9     		cbnz	r0, .L21
 205:Core/Src/main.c ****   {
 379              		.loc 1 205 3 is_stmt 1 view .LVU109
 205:Core/Src/main.c ****   {
 380              		.loc 1 205 7 is_stmt 0 view .LVU110
 381 003c 0648     		ldr	r0, .L23
 382 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 383              	.LVL10:
 205:Core/Src/main.c ****   {
 384              		.loc 1 205 6 view .LVU111
 385 0042 30B9     		cbnz	r0, .L22
 213:Core/Src/main.c **** 
 386              		.loc 1 213 1 view .LVU112
 387 0044 08BD     		pop	{r3, pc}
 388              	.L19:
 195:Core/Src/main.c ****   }
 389              		.loc 1 195 5 is_stmt 1 view .LVU113
 390 0046 FFF7FEFF 		bl	Error_Handler
 391              	.LVL11:
 392              	.L20:
 199:Core/Src/main.c ****   }
 393              		.loc 1 199 5 view .LVU114
 394 004a FFF7FEFF 		bl	Error_Handler
 395              	.LVL12:
 396              	.L21:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 18


 203:Core/Src/main.c ****   }
 397              		.loc 1 203 5 view .LVU115
 398 004e FFF7FEFF 		bl	Error_Handler
 399              	.LVL13:
 400              	.L22:
 207:Core/Src/main.c ****   }
 401              		.loc 1 207 5 view .LVU116
 402 0052 FFF7FEFF 		bl	Error_Handler
 403              	.LVL14:
 404              	.L24:
 405 0056 00BF     		.align	2
 406              	.L23:
 407 0058 00000000 		.word	.LANCHOR3
 408 005c 00800040 		.word	1073774592
 409              		.cfi_endproc
 410              	.LFE134:
 412              		.section	.text.MX_TIM16_Init,"ax",%progbits
 413              		.align	1
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	MX_TIM16_Init:
 419              	.LFB135:
 221:Core/Src/main.c **** 
 420              		.loc 1 221 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 08B5     		push	{r3, lr}
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 3, -8
 427              		.cfi_offset 14, -4
 230:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 428              		.loc 1 230 3 view .LVU118
 230:Core/Src/main.c ****   htim16.Init.Prescaler = 13281-1;
 429              		.loc 1 230 19 is_stmt 0 view .LVU119
 430 0002 0948     		ldr	r0, .L29
 431 0004 094B     		ldr	r3, .L29+4
 432 0006 0360     		str	r3, [r0]
 231:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 433              		.loc 1 231 3 is_stmt 1 view .LVU120
 231:Core/Src/main.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 434              		.loc 1 231 25 is_stmt 0 view .LVU121
 435 0008 43F2E033 		movw	r3, #13280
 436 000c 4360     		str	r3, [r0, #4]
 232:Core/Src/main.c ****   htim16.Init.Period = 99;
 437              		.loc 1 232 3 is_stmt 1 view .LVU122
 232:Core/Src/main.c ****   htim16.Init.Period = 99;
 438              		.loc 1 232 27 is_stmt 0 view .LVU123
 439 000e 0023     		movs	r3, #0
 440 0010 8360     		str	r3, [r0, #8]
 233:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 441              		.loc 1 233 3 is_stmt 1 view .LVU124
 233:Core/Src/main.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 442              		.loc 1 233 22 is_stmt 0 view .LVU125
 443 0012 6322     		movs	r2, #99
 444 0014 C260     		str	r2, [r0, #12]
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 19


 234:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 445              		.loc 1 234 3 is_stmt 1 view .LVU126
 234:Core/Src/main.c ****   htim16.Init.RepetitionCounter = 0;
 446              		.loc 1 234 29 is_stmt 0 view .LVU127
 447 0016 0361     		str	r3, [r0, #16]
 235:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 448              		.loc 1 235 3 is_stmt 1 view .LVU128
 235:Core/Src/main.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 449              		.loc 1 235 33 is_stmt 0 view .LVU129
 450 0018 4361     		str	r3, [r0, #20]
 236:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 451              		.loc 1 236 3 is_stmt 1 view .LVU130
 236:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 452              		.loc 1 236 33 is_stmt 0 view .LVU131
 453 001a 8361     		str	r3, [r0, #24]
 237:Core/Src/main.c ****   {
 454              		.loc 1 237 3 is_stmt 1 view .LVU132
 237:Core/Src/main.c ****   {
 455              		.loc 1 237 7 is_stmt 0 view .LVU133
 456 001c FFF7FEFF 		bl	HAL_TIM_Base_Init
 457              	.LVL15:
 237:Core/Src/main.c ****   {
 458              		.loc 1 237 6 view .LVU134
 459 0020 00B9     		cbnz	r0, .L28
 245:Core/Src/main.c **** 
 460              		.loc 1 245 1 view .LVU135
 461 0022 08BD     		pop	{r3, pc}
 462              	.L28:
 239:Core/Src/main.c ****   }
 463              		.loc 1 239 5 is_stmt 1 view .LVU136
 464 0024 FFF7FEFF 		bl	Error_Handler
 465              	.LVL16:
 466              	.L30:
 467              		.align	2
 468              	.L29:
 469 0028 00000000 		.word	.LANCHOR4
 470 002c 00440140 		.word	1073824768
 471              		.cfi_endproc
 472              	.LFE135:
 474              		.section	.text.SystemClock_Config,"ax",%progbits
 475              		.align	1
 476              		.global	SystemClock_Config
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	SystemClock_Config:
 482              	.LFB133:
 127:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 483              		.loc 1 127 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 80
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 00B5     		push	{lr}
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 14, -4
 490 0002 95B0     		sub	sp, sp, #84
 491              		.cfi_def_cfa_offset 88
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 20


 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 492              		.loc 1 128 3 view .LVU138
 128:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 493              		.loc 1 128 22 is_stmt 0 view .LVU139
 494 0004 3822     		movs	r2, #56
 495 0006 0021     		movs	r1, #0
 496 0008 06A8     		add	r0, sp, #24
 497 000a FFF7FEFF 		bl	memset
 498              	.LVL17:
 129:Core/Src/main.c **** 
 499              		.loc 1 129 3 is_stmt 1 view .LVU140
 129:Core/Src/main.c **** 
 500              		.loc 1 129 22 is_stmt 0 view .LVU141
 501 000e 0023     		movs	r3, #0
 502 0010 0193     		str	r3, [sp, #4]
 503 0012 0293     		str	r3, [sp, #8]
 504 0014 0393     		str	r3, [sp, #12]
 505 0016 0493     		str	r3, [sp, #16]
 506 0018 0593     		str	r3, [sp, #20]
 133:Core/Src/main.c **** 
 507              		.loc 1 133 3 is_stmt 1 view .LVU142
 508 001a 4FF40070 		mov	r0, #512
 509 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 510              	.LVL18:
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 511              		.loc 1 138 3 view .LVU143
 138:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 512              		.loc 1 138 36 is_stmt 0 view .LVU144
 513 0022 0223     		movs	r3, #2
 514 0024 0693     		str	r3, [sp, #24]
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 515              		.loc 1 139 3 is_stmt 1 view .LVU145
 139:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 516              		.loc 1 139 30 is_stmt 0 view .LVU146
 517 0026 4FF48072 		mov	r2, #256
 518 002a 0992     		str	r2, [sp, #36]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 519              		.loc 1 140 3 is_stmt 1 view .LVU147
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 520              		.loc 1 140 41 is_stmt 0 view .LVU148
 521 002c 4022     		movs	r2, #64
 522 002e 0A92     		str	r2, [sp, #40]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 523              		.loc 1 141 3 is_stmt 1 view .LVU149
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 524              		.loc 1 141 34 is_stmt 0 view .LVU150
 525 0030 0D93     		str	r3, [sp, #52]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 526              		.loc 1 142 3 is_stmt 1 view .LVU151
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 527              		.loc 1 142 35 is_stmt 0 view .LVU152
 528 0032 0E93     		str	r3, [sp, #56]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 529              		.loc 1 143 3 is_stmt 1 view .LVU153
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 530              		.loc 1 143 30 is_stmt 0 view .LVU154
 531 0034 0422     		movs	r2, #4
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 21


 532 0036 0F92     		str	r2, [sp, #60]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 533              		.loc 1 144 3 is_stmt 1 view .LVU155
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 534              		.loc 1 144 30 is_stmt 0 view .LVU156
 535 0038 5522     		movs	r2, #85
 536 003a 1092     		str	r2, [sp, #64]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 537              		.loc 1 145 3 is_stmt 1 view .LVU157
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 538              		.loc 1 145 30 is_stmt 0 view .LVU158
 539 003c 1193     		str	r3, [sp, #68]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 540              		.loc 1 146 3 is_stmt 1 view .LVU159
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 541              		.loc 1 146 30 is_stmt 0 view .LVU160
 542 003e 1293     		str	r3, [sp, #72]
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 543              		.loc 1 147 3 is_stmt 1 view .LVU161
 147:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 544              		.loc 1 147 30 is_stmt 0 view .LVU162
 545 0040 1393     		str	r3, [sp, #76]
 148:Core/Src/main.c ****   {
 546              		.loc 1 148 3 is_stmt 1 view .LVU163
 148:Core/Src/main.c ****   {
 547              		.loc 1 148 7 is_stmt 0 view .LVU164
 548 0042 06A8     		add	r0, sp, #24
 549 0044 FFF7FEFF 		bl	HAL_RCC_OscConfig
 550              	.LVL19:
 148:Core/Src/main.c ****   {
 551              		.loc 1 148 6 view .LVU165
 552 0048 88B9     		cbnz	r0, .L35
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 553              		.loc 1 155 3 is_stmt 1 view .LVU166
 155:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 554              		.loc 1 155 31 is_stmt 0 view .LVU167
 555 004a 0F23     		movs	r3, #15
 556 004c 0193     		str	r3, [sp, #4]
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 557              		.loc 1 157 3 is_stmt 1 view .LVU168
 157:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 558              		.loc 1 157 34 is_stmt 0 view .LVU169
 559 004e 0323     		movs	r3, #3
 560 0050 0293     		str	r3, [sp, #8]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 561              		.loc 1 158 3 is_stmt 1 view .LVU170
 158:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 562              		.loc 1 158 35 is_stmt 0 view .LVU171
 563 0052 A023     		movs	r3, #160
 564 0054 0393     		str	r3, [sp, #12]
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 565              		.loc 1 159 3 is_stmt 1 view .LVU172
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 566              		.loc 1 159 36 is_stmt 0 view .LVU173
 567 0056 0021     		movs	r1, #0
 568 0058 0491     		str	r1, [sp, #16]
 160:Core/Src/main.c **** 
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 22


 569              		.loc 1 160 3 is_stmt 1 view .LVU174
 160:Core/Src/main.c **** 
 570              		.loc 1 160 36 is_stmt 0 view .LVU175
 571 005a 4FF4E063 		mov	r3, #1792
 572 005e 0593     		str	r3, [sp, #20]
 162:Core/Src/main.c ****   {
 573              		.loc 1 162 3 is_stmt 1 view .LVU176
 162:Core/Src/main.c ****   {
 574              		.loc 1 162 7 is_stmt 0 view .LVU177
 575 0060 01A8     		add	r0, sp, #4
 576 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 577              	.LVL20:
 162:Core/Src/main.c ****   {
 578              		.loc 1 162 6 view .LVU178
 579 0066 20B9     		cbnz	r0, .L36
 166:Core/Src/main.c **** 
 580              		.loc 1 166 1 view .LVU179
 581 0068 15B0     		add	sp, sp, #84
 582              		.cfi_remember_state
 583              		.cfi_def_cfa_offset 4
 584              		@ sp needed
 585 006a 5DF804FB 		ldr	pc, [sp], #4
 586              	.L35:
 587              		.cfi_restore_state
 150:Core/Src/main.c ****   }
 588              		.loc 1 150 5 is_stmt 1 view .LVU180
 589 006e FFF7FEFF 		bl	Error_Handler
 590              	.LVL21:
 591              	.L36:
 164:Core/Src/main.c ****   }
 592              		.loc 1 164 5 view .LVU181
 593 0072 FFF7FEFF 		bl	Error_Handler
 594              	.LVL22:
 595              		.cfi_endproc
 596              	.LFE133:
 598              		.section	.text.main,"ax",%progbits
 599              		.align	1
 600              		.global	main
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	main:
 606              	.LFB132:
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 607              		.loc 1 73 1 view -0
 608              		.cfi_startproc
 609              		@ Volatile: function does not return.
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612 0000 08B5     		push	{r3, lr}
 613              		.cfi_def_cfa_offset 8
 614              		.cfi_offset 3, -8
 615              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 
 616              		.loc 1 81 3 view .LVU183
 617 0002 FFF7FEFF 		bl	HAL_Init
 618              	.LVL23:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 23


  88:Core/Src/main.c **** 
 619              		.loc 1 88 3 view .LVU184
 620 0006 FFF7FEFF 		bl	SystemClock_Config
 621              	.LVL24:
  95:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 622              		.loc 1 95 3 view .LVU185
 623 000a FFF7FEFF 		bl	MX_GPIO_Init
 624              	.LVL25:
  96:Core/Src/main.c ****   MX_TIM16_Init();
 625              		.loc 1 96 3 view .LVU186
 626 000e FFF7FEFF 		bl	MX_LPUART1_UART_Init
 627              	.LVL26:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 628              		.loc 1 97 3 view .LVU187
 629 0012 FFF7FEFF 		bl	MX_TIM16_Init
 630              	.LVL27:
 102:Core/Src/main.c **** 
 631              		.loc 1 102 3 view .LVU188
 632 0016 0548     		ldr	r0, .L40
 633 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 634              	.LVL28:
 635              	.L38:
 108:Core/Src/main.c ****   { 
 636              		.loc 1 108 3 discriminator 1 view .LVU189
 112:Core/Src/main.c **** 
 637              		.loc 1 112 5 discriminator 1 view .LVU190
 638 001c 6423     		movs	r3, #100
 639 001e 0422     		movs	r2, #4
 640 0020 0349     		ldr	r1, .L40+4
 641 0022 0448     		ldr	r0, .L40+8
 642 0024 FFF7FEFF 		bl	HAL_UART_Transmit
 643              	.LVL29:
 108:Core/Src/main.c ****   { 
 644              		.loc 1 108 9 discriminator 1 view .LVU191
 645 0028 F8E7     		b	.L38
 646              	.L41:
 647 002a 00BF     		.align	2
 648              	.L40:
 649 002c 00000000 		.word	.LANCHOR4
 650 0030 00000000 		.word	.LANCHOR0
 651 0034 00000000 		.word	.LANCHOR3
 652              		.cfi_endproc
 653              	.LFE132:
 655              		.global	flag_tension
 656              		.global	flag_sensor
 657              		.global	timer_lap
 658              		.global	htim16
 659              		.global	hlpuart1
 660              		.section	.bss.flag_sensor,"aw",%nobits
 661              		.align	2
 662              		.set	.LANCHOR1,. + 0
 665              	flag_sensor:
 666 0000 00000000 		.space	4
 667              		.section	.bss.flag_tension,"aw",%nobits
 668              		.align	2
 669              		.set	.LANCHOR2,. + 0
 672              	flag_tension:
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 24


 673 0000 00000000 		.space	4
 674              		.section	.bss.hlpuart1,"aw",%nobits
 675              		.align	2
 676              		.set	.LANCHOR3,. + 0
 679              	hlpuart1:
 680 0000 00000000 		.space	144
 680      00000000 
 680      00000000 
 680      00000000 
 680      00000000 
 681              		.section	.bss.htim16,"aw",%nobits
 682              		.align	2
 683              		.set	.LANCHOR4,. + 0
 686              	htim16:
 687 0000 00000000 		.space	76
 687      00000000 
 687      00000000 
 687      00000000 
 687      00000000 
 688              		.section	.bss.timer_lap,"aw",%nobits
 689              		.align	2
 690              		.set	.LANCHOR0,. + 0
 693              	timer_lap:
 694 0000 00000000 		.space	4
 695              		.text
 696              	.Letext0:
 697              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 698              		.file 4 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 699              		.file 5 "/Users/riccardobenevelli/Library/Application Support/Code/User/globalStorage/bmd.stm32-fo
 700              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 701              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 702              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 703              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 704              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 705              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 706              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 707              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 708              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 709              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 710              		.file 16 "<built-in>"
ARM GAS  /var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:182    .text.MX_GPIO_Init:00000000000000b8 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:188    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:194    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:259    .text.HAL_TIM_PeriodElapsedCallback:0000000000000054 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:269    .text.Error_Handler:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:275    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:307    .text.MX_LPUART1_UART_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:312    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:407    .text.MX_LPUART1_UART_Init:0000000000000058 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:413    .text.MX_TIM16_Init:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:418    .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:469    .text.MX_TIM16_Init:0000000000000028 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:475    .text.SystemClock_Config:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:481    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:599    .text.main:0000000000000000 $t
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:605    .text.main:0000000000000000 main
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:649    .text.main:000000000000002c $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:672    .bss.flag_tension:0000000000000000 flag_tension
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:665    .bss.flag_sensor:0000000000000000 flag_sensor
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:693    .bss.timer_lap:0000000000000000 timer_lap
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:686    .bss.htim16:0000000000000000 htim16
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:679    .bss.hlpuart1:0000000000000000 hlpuart1
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:661    .bss.flag_sensor:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:668    .bss.flag_tension:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:675    .bss.hlpuart1:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:682    .bss.htim16:0000000000000000 $d
/var/folders/v4/thyb7fs93y7cf8_ncbsg8d0c0000gn/T//ccYk9lmb.s:689    .bss.timer_lap:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_UART_Transmit
