<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\scc\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 29 06:48:31 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5905</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1000</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>44.000</td>
<td>22.727
<td>0.000</td>
<td>22.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>54.216(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>25.555</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.845</td>
</tr>
<tr>
<td>2</td>
<td>25.612</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.788</td>
</tr>
<tr>
<td>3</td>
<td>25.669</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.731</td>
</tr>
<tr>
<td>4</td>
<td>25.726</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.674</td>
</tr>
<tr>
<td>5</td>
<td>25.783</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.617</td>
</tr>
<tr>
<td>6</td>
<td>25.834</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.566</td>
</tr>
<tr>
<td>7</td>
<td>26.056</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.344</td>
</tr>
<tr>
<td>8</td>
<td>26.171</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.229</td>
</tr>
<tr>
<td>9</td>
<td>26.228</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.172</td>
</tr>
<tr>
<td>10</td>
<td>26.252</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.148</td>
</tr>
<tr>
<td>11</td>
<td>26.319</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>17.081</td>
</tr>
<tr>
<td>12</td>
<td>26.587</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.813</td>
</tr>
<tr>
<td>13</td>
<td>26.662</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.738</td>
</tr>
<tr>
<td>14</td>
<td>26.666</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.734</td>
</tr>
<tr>
<td>15</td>
<td>26.666</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.734</td>
</tr>
<tr>
<td>16</td>
<td>27.083</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.317</td>
</tr>
<tr>
<td>17</td>
<td>27.108</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.292</td>
</tr>
<tr>
<td>18</td>
<td>27.150</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.250</td>
</tr>
<tr>
<td>19</td>
<td>27.349</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>16.051</td>
</tr>
<tr>
<td>20</td>
<td>27.474</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.926</td>
</tr>
<tr>
<td>21</td>
<td>27.474</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.926</td>
</tr>
<tr>
<td>22</td>
<td>27.479</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.921</td>
</tr>
<tr>
<td>23</td>
<td>27.624</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.776</td>
</tr>
<tr>
<td>24</td>
<td>27.883</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.517</td>
</tr>
<tr>
<td>25</td>
<td>27.913</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>44.000</td>
<td>0.000</td>
<td>15.487</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.405</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3988/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI4</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>2</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3987/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI5</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>3</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3989/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI3</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>4</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3991/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI1</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>5</td>
<td>0.744</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3992/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI0</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.904</td>
</tr>
<tr>
<td>6</td>
<td>0.882</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3803/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>7</td>
<td>0.882</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>8</td>
<td>0.882</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>9</td>
<td>0.882</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.882</td>
</tr>
<tr>
<td>10</td>
<td>0.900</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.900</td>
</tr>
<tr>
<td>11</td>
<td>0.956</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3986/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI6</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.116</td>
</tr>
<tr>
<td>12</td>
<td>0.957</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>13</td>
<td>0.957</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.957</td>
</tr>
<tr>
<td>14</td>
<td>0.976</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.976</td>
</tr>
<tr>
<td>15</td>
<td>0.976</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.976</td>
</tr>
<tr>
<td>16</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3985/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI7</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>17</td>
<td>0.979</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3990/Q</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI2</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.139</td>
</tr>
<tr>
<td>18</td>
<td>0.991</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.991</td>
</tr>
<tr>
<td>19</td>
<td>0.991</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.991</td>
</tr>
<tr>
<td>20</td>
<td>1.060</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>21</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3807/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>22</td>
<td>1.117</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3787/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>23</td>
<td>1.123</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3993/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.123</td>
</tr>
<tr>
<td>24</td>
<td>1.140</td>
<td>ff_nwr1_ins3738/Q</td>
<td>ff_nwr2_ins3740/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.140</td>
</tr>
<tr>
<td>25</td>
<td>1.146</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/Q</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.146</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr1_ins3738</td>
</tr>
<tr>
<td>2</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>ff_nwr2_ins3740</td>
</tr>
<tr>
<td>3</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3748</td>
</tr>
<tr>
<td>4</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3756</td>
</tr>
<tr>
<td>5</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3772</td>
</tr>
<tr>
<td>6</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815</td>
</tr>
<tr>
<td>7</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4236</td>
</tr>
<tr>
<td>8</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4021</td>
</tr>
<tr>
<td>9</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4020</td>
</tr>
<tr>
<td>10</td>
<td>20.087</td>
<td>21.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4233</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/COUT</td>
</tr>
<tr>
<td>17.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/COUT</td>
</tr>
<tr>
<td>19.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/CIN</td>
</tr>
<tr>
<td>20.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/COUT</td>
</tr>
<tr>
<td>20.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/CIN</td>
</tr>
<tr>
<td>20.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/COUT</td>
</tr>
<tr>
<td>20.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/CIN</td>
</tr>
<tr>
<td>20.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/COUT</td>
</tr>
<tr>
<td>20.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4537/CIN</td>
</tr>
<tr>
<td>20.175</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4537/COUT</td>
</tr>
<tr>
<td>20.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C5[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4538/CIN</td>
</tr>
<tr>
<td>20.738</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O8_ins4538/SUM</td>
</tr>
<tr>
<td>20.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[7]_ins3939</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.887, 49.802%; route: 8.499, 47.630%; tC2Q: 0.458, 2.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/COUT</td>
</tr>
<tr>
<td>17.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/COUT</td>
</tr>
<tr>
<td>19.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/CIN</td>
</tr>
<tr>
<td>20.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/COUT</td>
</tr>
<tr>
<td>20.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/CIN</td>
</tr>
<tr>
<td>20.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/COUT</td>
</tr>
<tr>
<td>20.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/CIN</td>
</tr>
<tr>
<td>20.118</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/COUT</td>
</tr>
<tr>
<td>20.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4537/CIN</td>
</tr>
<tr>
<td>20.681</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O7_ins4537/SUM</td>
</tr>
<tr>
<td>20.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[6]_ins3932</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.830, 49.641%; route: 8.499, 47.782%; tC2Q: 0.458, 2.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/COUT</td>
</tr>
<tr>
<td>17.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/COUT</td>
</tr>
<tr>
<td>19.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/CIN</td>
</tr>
<tr>
<td>20.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/COUT</td>
</tr>
<tr>
<td>20.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/CIN</td>
</tr>
<tr>
<td>20.061</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/COUT</td>
</tr>
<tr>
<td>20.061</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/CIN</td>
</tr>
<tr>
<td>20.624</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O6_ins4536/SUM</td>
</tr>
<tr>
<td>20.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[5]_ins3933</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.773, 49.479%; route: 8.499, 47.936%; tC2Q: 0.458, 2.585%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/COUT</td>
</tr>
<tr>
<td>17.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/COUT</td>
</tr>
<tr>
<td>19.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/CIN</td>
</tr>
<tr>
<td>20.004</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/COUT</td>
</tr>
<tr>
<td>20.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/CIN</td>
</tr>
<tr>
<td>20.567</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O5_ins4535/SUM</td>
</tr>
<tr>
<td>20.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[4]_ins3934</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.716, 49.316%; route: 8.499, 48.091%; tC2Q: 0.458, 2.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.203</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/COUT</td>
</tr>
<tr>
<td>17.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/CIN</td>
</tr>
<tr>
<td>17.766</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O4_ins4523/SUM</td>
</tr>
<tr>
<td>18.902</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/COUT</td>
</tr>
<tr>
<td>19.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/CIN</td>
</tr>
<tr>
<td>20.510</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O4_ins4534/SUM</td>
</tr>
<tr>
<td>20.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[3]_ins3935</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.659, 49.152%; route: 8.499, 48.246%; tC2Q: 0.458, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>25.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>17.083</td>
<td>4.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/I1</td>
</tr>
<tr>
<td>18.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/F</td>
</tr>
<tr>
<td>19.426</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n108_ins5499/I3</td>
</tr>
<tr>
<td>20.458</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n108_ins5499/F</td>
</tr>
<tr>
<td>20.458</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[3]_ins4104</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 32.410%; route: 11.414, 64.981%; tC2Q: 0.458, 2.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>17.083</td>
<td>4.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/I1</td>
</tr>
<tr>
<td>18.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/F</td>
</tr>
<tr>
<td>19.415</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n168_ins5510/I3</td>
</tr>
<tr>
<td>20.237</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n168_ins5510/F</td>
</tr>
<tr>
<td>20.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[3]_ins4155</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.483, 31.613%; route: 11.403, 65.745%; tC2Q: 0.458, 2.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.146</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/COUT</td>
</tr>
<tr>
<td>17.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/CIN</td>
</tr>
<tr>
<td>17.709</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O3_ins4522/SUM</td>
</tr>
<tr>
<td>18.514</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4532/I0</td>
</tr>
<tr>
<td>19.559</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4532/COUT</td>
</tr>
<tr>
<td>19.559</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/CIN</td>
</tr>
<tr>
<td>20.122</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O3_ins4533/SUM</td>
</tr>
<tr>
<td>20.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[2]_ins3936</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.602, 49.928%; route: 8.169, 47.412%; tC2Q: 0.458, 2.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.652</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/SUM</td>
</tr>
<tr>
<td>18.457</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4531/I0</td>
</tr>
<tr>
<td>19.502</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4531/COUT</td>
</tr>
<tr>
<td>19.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4532/CIN</td>
</tr>
<tr>
<td>20.065</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O2_ins4532/SUM</td>
</tr>
<tr>
<td>20.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[1]_ins3937</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.545, 49.762%; route: 8.169, 47.569%; tC2Q: 0.458, 2.669%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>17.083</td>
<td>4.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/I1</td>
</tr>
<tr>
<td>18.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/F</td>
</tr>
<tr>
<td>18.942</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n229_ins5520/I3</td>
</tr>
<tr>
<td>20.041</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n229_ins5520/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[3]_ins4206</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.760, 33.590%; route: 10.930, 63.737%; tC2Q: 0.458, 2.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>17.083</td>
<td>4.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/I1</td>
</tr>
<tr>
<td>18.115</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/F</td>
</tr>
<tr>
<td>18.942</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5463/I3</td>
</tr>
<tr>
<td>19.974</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5463/F</td>
</tr>
<tr>
<td>19.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[3]_ins4308</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 33.329%; route: 10.930, 63.987%; tC2Q: 0.458, 2.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.263</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/I1</td>
</tr>
<tr>
<td>17.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/F</td>
</tr>
<tr>
<td>19.080</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n169_ins5511/I3</td>
</tr>
<tr>
<td>19.706</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n169_ins5511/F</td>
</tr>
<tr>
<td>19.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[2]_ins4158</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.287, 31.446%; route: 11.068, 65.828%; tC2Q: 0.458, 2.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>17.083</td>
<td>4.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/I1</td>
</tr>
<tr>
<td>18.109</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n367_ins5256/F</td>
</tr>
<tr>
<td>18.532</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n290_ins5095/I1</td>
</tr>
<tr>
<td>19.631</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n290_ins5095/F</td>
</tr>
<tr>
<td>19.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[3]_ins4257</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.754, 34.376%; route: 10.526, 62.885%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.263</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/I1</td>
</tr>
<tr>
<td>17.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/F</td>
</tr>
<tr>
<td>18.595</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5464/I3</td>
</tr>
<tr>
<td>19.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5464/F</td>
</tr>
<tr>
<td>19.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[2]_ins4311</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 34.020%; route: 10.583, 63.241%; tC2Q: 0.458, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.263</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/I1</td>
</tr>
<tr>
<td>17.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/F</td>
</tr>
<tr>
<td>18.595</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n109_ins5500/I3</td>
</tr>
<tr>
<td>19.627</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n109_ins5500/F</td>
</tr>
<tr>
<td>19.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[2]_ins4107</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 34.020%; route: 10.583, 63.241%; tC2Q: 0.458, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.263</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/I1</td>
</tr>
<tr>
<td>17.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/F</td>
</tr>
<tr>
<td>18.111</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n230_ins5521/I3</td>
</tr>
<tr>
<td>19.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n230_ins5521/F</td>
</tr>
<tr>
<td>19.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[2]_ins4209</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.760, 35.301%; route: 10.099, 61.890%; tC2Q: 0.458, 2.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>4.719</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n283_ins4925/I0</td>
</tr>
<tr>
<td>5.751</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n283_ins4925/F</td>
</tr>
<tr>
<td>7.722</td>
<td>1.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/I0</td>
</tr>
<tr>
<td>8.347</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5296/F</td>
</tr>
<tr>
<td>8.766</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/I3</td>
</tr>
<tr>
<td>9.798</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5242/F</td>
</tr>
<tr>
<td>11.114</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/I1</td>
</tr>
<tr>
<td>12.146</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins5050/F</td>
</tr>
<tr>
<td>12.966</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/I0</td>
</tr>
<tr>
<td>14.011</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O1_ins4508/COUT</td>
</tr>
<tr>
<td>14.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/CIN</td>
</tr>
<tr>
<td>14.574</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_86_O2_ins4509/SUM</td>
</tr>
<tr>
<td>16.044</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/I0</td>
</tr>
<tr>
<td>17.089</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O1_ins4520/COUT</td>
</tr>
<tr>
<td>17.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/CIN</td>
</tr>
<tr>
<td>17.652</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_88_O2_ins4521/SUM</td>
</tr>
<tr>
<td>18.457</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4531/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/w_channel_mul[0]_90_O1_ins4531/SUM</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C3[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_channel_volume0/ff_channel[0]_ins3938</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.665, 47.048%; route: 8.169, 50.139%; tC2Q: 0.458, 2.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.263</td>
<td>3.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/I1</td>
</tr>
<tr>
<td>17.295</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C6[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n368_ins5255/F</td>
</tr>
<tr>
<td>18.111</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n291_ins5094/I1</td>
</tr>
<tr>
<td>19.143</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n291_ins5094/F</td>
</tr>
<tr>
<td>19.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C8[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[2]_ins4260</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 35.034%; route: 10.099, 62.145%; tC2Q: 0.458, 2.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>15.779</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5253/I1</td>
</tr>
<tr>
<td>16.811</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5253/F</td>
</tr>
<tr>
<td>18.122</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n167_ins5509/I3</td>
</tr>
<tr>
<td>18.944</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n167_ins5509/F</td>
</tr>
<tr>
<td>18.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[4]_ins4152</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.483, 34.160%; route: 10.109, 62.984%; tC2Q: 0.458, 2.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.268</td>
<td>3.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/I2</td>
</tr>
<tr>
<td>17.367</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/F</td>
</tr>
<tr>
<td>18.193</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n231_ins5522/I3</td>
</tr>
<tr>
<td>18.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n231_ins5522/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_c[1]_ins4212</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.354, 33.618%; route: 10.113, 63.504%; tC2Q: 0.458, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.268</td>
<td>3.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/I2</td>
</tr>
<tr>
<td>17.367</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/F</td>
</tr>
<tr>
<td>18.193</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n110_ins5501/I3</td>
</tr>
<tr>
<td>18.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n110_ins5501/F</td>
</tr>
<tr>
<td>18.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C8[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_a[1]_ins4110</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.354, 33.618%; route: 10.113, 63.504%; tC2Q: 0.458, 2.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.268</td>
<td>3.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/I2</td>
</tr>
<tr>
<td>17.367</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/F</td>
</tr>
<tr>
<td>18.188</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n170_ins5512/I3</td>
</tr>
<tr>
<td>18.814</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n170_ins5512/F</td>
</tr>
<tr>
<td>18.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C9[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_b[1]_ins4161</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.354, 33.628%; route: 10.109, 63.493%; tC2Q: 0.458, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>15.779</td>
<td>2.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5253/I1</td>
</tr>
<tr>
<td>16.811</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n107_ins5253/F</td>
</tr>
<tr>
<td>17.637</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n289_ins5096/I1</td>
</tr>
<tr>
<td>18.669</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n289_ins5096/F</td>
</tr>
<tr>
<td>18.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[4]_ins4254</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.693, 36.086%; route: 9.625, 61.009%; tC2Q: 0.458, 2.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.268</td>
<td>3.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/I2</td>
</tr>
<tr>
<td>17.367</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/F</td>
</tr>
<tr>
<td>17.378</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5465/I3</td>
</tr>
<tr>
<td>18.410</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5465/F</td>
</tr>
<tr>
<td>18.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_e[1]_ins4314</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.760, 37.120%; route: 9.299, 59.926%; tC2Q: 0.458, 2.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>27.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td>u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/S0</td>
</tr>
<tr>
<td>7.405</td>
<td>0.437</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_register/u_wave_frequency_count_selector0/n3_ins4904/O</td>
</tr>
<tr>
<td>9.198</td>
<td>1.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/I1</td>
</tr>
<tr>
<td>10.230</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5363/F</td>
</tr>
<tr>
<td>10.236</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/I0</td>
</tr>
<tr>
<td>11.297</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5343/F</td>
</tr>
<tr>
<td>11.716</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/I3</td>
</tr>
<tr>
<td>12.815</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>49</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/wave_update_ins5273/F</td>
</tr>
<tr>
<td>16.268</td>
<td>3.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/I2</td>
</tr>
<tr>
<td>17.329</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n369_ins5254/F</td>
</tr>
<tr>
<td>17.754</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n292_ins5093/I1</td>
</tr>
<tr>
<td>18.380</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/n292_ins5093/F</td>
</tr>
<tr>
<td>18.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>44.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263/CLK</td>
</tr>
<tr>
<td>46.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263</td>
</tr>
<tr>
<td>46.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_wave_address_d[1]_ins4263</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>44.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.316, 34.326%; route: 9.713, 62.715%; tC2Q: 0.458, 2.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3988</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[4]_ins3988/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C2[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[4]_ins3988/Q</td>
</tr>
<tr>
<td>2.845</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3987</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[5]_ins3987/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[5]_ins3987/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3989</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td>u_scc_core/u_scc_register/sram_d[3]_ins3989/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[3]_ins3989/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3991</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[1]_ins3991/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[1]_ins3991/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3992</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>u_scc_core/u_scc_register/sram_d[0]_ins3992/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[0]_ins3992/Q</td>
</tr>
<tr>
<td>3.184</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3803</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3803/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[2]_ins3803/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT5[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT5[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[2]_ins3817</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[5]_ins3814</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/Q</td>
</tr>
<tr>
<td>3.162</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT10[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT10[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[8]_ins3811</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.549, 62.218%; tC2Q: 0.333, 37.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.624</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n39_ins5174/I0</td>
</tr>
<tr>
<td>3.180</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n39_ins5174/F</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 61.781%; route: 0.011, 1.181%; tC2Q: 0.333, 37.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3986</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>u_scc_core/u_scc_register/sram_d[6]_ins3986/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[6]_ins3986/Q</td>
</tr>
<tr>
<td>3.396</td>
<td>0.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.783, 70.139%; tC2Q: 0.333, 29.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.865</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n300_ins5403/I1</td>
</tr>
<tr>
<td>3.237</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n300_ins5403/F</td>
</tr>
<tr>
<td>3.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[7]_ins3793</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.856%; route: 0.252, 26.327%; tC2Q: 0.333, 34.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.865</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n299_ins5402/I1</td>
</tr>
<tr>
<td>3.237</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n299_ins5402/F</td>
</tr>
<tr>
<td>3.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[8]_ins3791</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.856%; route: 0.252, 26.327%; tC2Q: 0.333, 34.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.884</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n304_ins5407/I1</td>
</tr>
<tr>
<td>3.256</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n304_ins5407/F</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[3]_ins3801</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.097%; route: 0.271, 27.767%; tC2Q: 0.333, 34.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.884</td>
<td>0.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n303_ins5406/I1</td>
</tr>
<tr>
<td>3.256</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n303_ins5406/F</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[4]_ins3799</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.097%; route: 0.271, 27.767%; tC2Q: 0.333, 34.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3985</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[7]_ins3985/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[7]_ins3985/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3990</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>u_scc_core/u_scc_register/sram_d[2]_ins3990/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_d[2]_ins3990/Q</td>
</tr>
<tr>
<td>3.419</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
<tr>
<td>2.440</td>
<td>0.160</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>u_scc_core/u_scc_channel_mixer/u_ram00/ram_array_ins4485</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 70.733%; tC2Q: 0.333, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/n302_ins5405/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n302_ins5405/F</td>
</tr>
<tr>
<td>3.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[5]_ins3797</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.556%; route: 0.285, 28.791%; tC2Q: 0.333, 33.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>71</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[2]_ins4091/Q</td>
</tr>
<tr>
<td>2.898</td>
<td>0.285</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n301_ins5404/I1</td>
</tr>
<tr>
<td>3.270</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n301_ins5404/F</td>
</tr>
<tr>
<td>3.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.556%; route: 0.285, 28.791%; tC2Q: 0.333, 33.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/Q</td>
</tr>
<tr>
<td>2.616</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/n40_ins5173/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td style=" background: #97FFFF;">u_scc_core/u_scc_channel_mixer/n40_ins5173/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R10C6[0][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_active[1]_ins4094</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3807</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3807/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[0]_ins3807/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT4[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[0]_ins3819</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3787</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3787/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C7[1][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[10]_ins3787/Q</td>
</tr>
<tr>
<td>3.397</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[10]_ins3809</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.171%; tC2Q: 0.333, 29.829%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.403</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3993</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[2][A]</td>
<td>u_scc_core/u_scc_register/sram_oe_ins3993/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C6[2][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_register/sram_oe_ins3993/Q</td>
</tr>
<tr>
<td>3.403</td>
<td>0.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_sram_q_en_ins3820</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.789, 70.308%; tC2Q: 0.333, 29.692%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_nwr1_ins3738</td>
</tr>
<tr>
<td class="label">To</td>
<td>ff_nwr2_ins3740</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>ff_nwr1_ins3738/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">ff_nwr1_ins3738/Q</td>
</tr>
<tr>
<td>3.420</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" font-weight:bold;">ff_nwr2_ins3740/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ff_nwr2_ins3740/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ff_nwr2_ins3740</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>ff_nwr2_ins3740</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 70.770%; tC2Q: 0.333, 29.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_integ[6]_ins3795/Q</td>
</tr>
<tr>
<td>3.426</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td style=" font-weight:bold;">u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>335</td>
<td>IOL7[A]</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT9[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT9[B]</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[6]_ins3813</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 70.914%; tC2Q: 0.333, 29.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins3738</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins3738/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins3738/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins3740</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins3740/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins3740/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3748</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3748/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_a0[6]_ins3748/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3756</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3756/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_b0[6]_ins3756/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3772</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3772/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_wave_d0[6]_ins3772/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/ff_left_out[4]_ins3815/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4236</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4236/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[5]_ins4236/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4021</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4021/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[7]_ins4021/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4020</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4020/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_register/ff_reg_frequency_count_b0[8]_ins4020/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>21.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4233</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>22.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>22.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>24.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4233/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk(clock)</td>
</tr>
<tr>
<td>44.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf3015/I</td>
</tr>
<tr>
<td>44.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf3015/O</td>
</tr>
<tr>
<td>46.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_scc_core/u_scc_channel_mixer/u_tone_generator_5ch_0/ff_frequency_count_c[6]_ins4233/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>335</td>
<td>clk_3</td>
<td>25.555</td>
<td>1.958</td>
</tr>
<tr>
<td>111</td>
<td>ff_active[0]</td>
<td>25.671</td>
<td>3.152</td>
</tr>
<tr>
<td>71</td>
<td>ff_active[2]</td>
<td>26.276</td>
<td>2.820</td>
</tr>
<tr>
<td>62</td>
<td>ff_active[1]</td>
<td>25.555</td>
<td>3.938</td>
</tr>
<tr>
<td>52</td>
<td>n545_9</td>
<td>29.335</td>
<td>4.785</td>
</tr>
<tr>
<td>49</td>
<td>wave_update_9</td>
<td>28.310</td>
<td>2.177</td>
</tr>
<tr>
<td>49</td>
<td>wave_update_11</td>
<td>25.834</td>
<td>4.268</td>
</tr>
<tr>
<td>36</td>
<td>n891_13</td>
<td>29.472</td>
<td>3.632</td>
</tr>
<tr>
<td>23</td>
<td>n283</td>
<td>25.555</td>
<td>2.361</td>
</tr>
<tr>
<td>22</td>
<td>n535</td>
<td>29.472</td>
<td>1.986</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C6</td>
<td>0.625</td>
</tr>
<tr>
<td>R7C2</td>
<td>0.611</td>
</tr>
<tr>
<td>R5C11</td>
<td>0.611</td>
</tr>
<tr>
<td>R4C4</td>
<td>0.583</td>
</tr>
<tr>
<td>R8C13</td>
<td>0.542</td>
</tr>
<tr>
<td>R5C13</td>
<td>0.528</td>
</tr>
<tr>
<td>R7C13</td>
<td>0.528</td>
</tr>
<tr>
<td>R5C4</td>
<td>0.514</td>
</tr>
<tr>
<td>R7C8</td>
<td>0.500</td>
</tr>
<tr>
<td>R4C5</td>
<td>0.486</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 44 -waveform {0 22} [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
