# This is a Makefile, a build automation tool for software projects

# Define variables
CC = gcc
CFLAGS = -Wall -Werror
SRCDIR = src
BUILDDIR = build

# Get list of source files
SRC := $(wildcard $(SRCDIR)/*.c)

# Generate list of object files
OBJ := $(patsubst $(SRCDIR)/%.c,$(BUILDDIR)/%.o,$(SRC))

# Build target
all: $(BUILDDIR) program

# Create build directory
$(BUILDDIR):
	mkdir $(BUILDDIR)

# Compile object files
$(BUILDDIR)/%.o: $(SRCDIR)/%.c
	$(CC) $(CFLAGS) -c $< -o $@

# Link object files into executable
program: $(OBJ)
	$(CC) $(CFLAGS) $^ -o $@

# Clean build directory
clean:
	rm -rf $(BUILDDIR)

# Specify phony targets (targets that are not real files)
.PHONY: all clean