>> Start test!
0 17592186048512000
1 17592186048577536
2 17592186044514304
3 17592186044448768
4 17873661025222656
5 17873661025288192
6 17873661021224960
7 17873661021159424
8 422212469161984
9 422212469227520
10 422212465164288
11 422212465098752
12 140737492451328
13 140737492516864
14 140737488453632
15 140737488388096
16 17592186048512000
17 17592186048577536
18 17592186044514304
19 17592186044448768
20 17873661025222656
21 17873661025288192
22 17873661021224960
23 17873661021159424
24 422212469161984
25 422212469227520
26 422212465164288
27 422212465098752
28 140737492451328
29 140737492516864
30 140737488453632
31 140737488388096
32 17592186048512000
33 17592186048577536
34 17592186044514304
35 17592186044448768
36 17873661025222656
37 17873661025288192
38 17873661021224960
39 17873661021159424
40 422212469161984
41 422212469227520
42 422212465164288
43 422212465098752
44 140737492451328
45 140737492516864
46 140737488453632
47 140737488388096
48 17592186048512000
49 17592186048577536
50 17592186044514304
51 17592186044448768
52 17873661025222656
53 17873661025288192
54 17873661021224960
55 17873661021159424
56 422212469161984
57 422212469227520
58 422212465164288
59 422212465098752
QAM_finished
0  18446462598732840960
1  0
2  1
3  2
4  3
5  4
6  5
7  6
8  7
9  8
10  9
11  10
12  11
13  12
14  13
15  14
16  15
17  0
18  1
19  2
20  3
21  4
22  5
23  6
24  7
25  8
26  9
27  10
28  11
29  12
30  13
31  14
32  15
33  0
34  1
35  2
36  3
37  4
38  5
39  6
40  7
41  8
42  9
43  10
44  11
45  12
46  13
47  14
48  15
49  0
50  1
51  2
52  3
53  4
54  5
55  6
56  7
57  8
58  9
59  10
  11
>> Test Finished!
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_QAM_top glbl -Oenable_linking_all_libraries -prj QAM.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s QAM 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_QAM_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_axi_s_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_axi_s_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_idx2_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx2_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM_QAM_Pipeline_VITIS_LOOP_44_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM_QAM_Pipeline_VITIS_LOOP_44_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM_QAM_Pipeline_VITIS_LOOP_71_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM_QAM_Pipeline_VITIS_LOOP_71_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM_regslice_both
INFO: [VRFC 10-311] analyzing module QAM_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QAM_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.QAM_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.QAM_QAM_Pipeline_VITIS_LOOP_44_1
Compiling module xil_defaultlib.QAM_QAM_Pipeline_VITIS_LOOP_71_2
Compiling module xil_defaultlib.QAM_mul_32s_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.QAM_regslice_both(DataWidth=64)
Compiling module xil_defaultlib.QAM_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.QAM_regslice_both(DataWidth=1)
Compiling module xil_defaultlib.QAM
Compiling module xil_defaultlib.fifo(DEPTH=69,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=69)
Compiling module xil_defaultlib.fifo(DEPTH=69,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_in
Compiling module xil_defaultlib.fifo(DEPTH=65,WIDTH=64)
Compiling module xil_defaultlib.fifo(DEPTH=65)
Compiling module xil_defaultlib.fifo(DEPTH=65,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_data_out
Compiling module xil_defaultlib.AESL_deadlock_idx2_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_QAM_top
Compiling module work.glbl
Built simulation snapshot QAM

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/xsim.dir/QAM/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 23 13:59:58 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/QAM/xsim_script.tcl
# xsim {QAM} -autoloadwcfg -tclbatch {QAM.tcl}
Time resolution is 1 ps
source QAM.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "1670000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1790 ns : File "/mnt/HLSNAS/g110064539/composable_IP_file/QAM_src/project/qam/solution1/sim/verilog/QAM.autotb.v" Line 321
## quit
INFO: [Common 17-206] Exiting xsim at Fri Sep 23 14:00:05 2022...
>> Start test!
QAM_finished
0  18446462598732840960
1  0
2  1
3  2
4  3
5  4
6  5
7  6
8  7
9  8
10  9
11  10
12  11
13  12
14  13
15  14
16  15
17  0
18  1
19  2
20  3
21  4
22  5
23  6
24  7
25  8
26  9
27  10
28  11
29  12
30  13
31  14
32  15
33  0
34  1
35  2
36  3
37  4
38  5
39  6
40  7
41  8
42  9
43  10
44  11
45  12
46  13
47  14
48  15
49  0
50  1
51  2
52  3
53  4
54  5
55  6
56  7
57  8
58  9
59  10
  11
>> Test Finished!
