{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 12:59:32 2016 " "Info: Processing started: Tue May 17 12:59:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rs232 -c rs232 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232 -c rs232 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rx " "Info: Assuming node \"rx\" is an undefined clock" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divider:m1\|clk " "Info: Detected ripple clock \"divider:m1\|clk\" as buffer" {  } { { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divider:m1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sent " "Info: Detected ripple clock \"sent\" as buffer" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 36 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sent" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register n_bit\[2\] register buf\[2\]\[6\] 154.27 MHz 6.482 ns Internal " "Info: Clock \"clock\" has Internal fmax of 154.27 MHz between source register \"n_bit\[2\]\" and destination register \"buf\[2\]\[6\]\" (period= 6.482 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.001 ns + Longest register register " "Info: + Longest register to register delay is 3.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns n_bit\[2\] 1 REG LCFF_X24_Y16_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y16_N13; Fanout = 4; REG Node = 'n_bit\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { n_bit[2] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.322 ns) 1.208 ns Decoder1~0 2 COMB LCCOMB_X25_Y16_N0 3 " "Info: 2: + IC(0.886 ns) + CELL(0.322 ns) = 1.208 ns; Loc. = LCCOMB_X25_Y16_N0; Fanout = 3; COMB Node = 'Decoder1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { n_bit[2] Decoder1~0 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.545 ns) 2.905 ns buf\[2\]\[6\]~7 3 COMB LCCOMB_X22_Y16_N18 1 " "Info: 3: + IC(1.152 ns) + CELL(0.545 ns) = 2.905 ns; Loc. = LCCOMB_X22_Y16_N18; Fanout = 1; COMB Node = 'buf\[2\]\[6\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { Decoder1~0 buf[2][6]~7 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.001 ns buf\[2\]\[6\] 4 REG LCFF_X22_Y16_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.001 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 2; REG Node = 'buf\[2\]\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { buf[2][6]~7 buf[2][6] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.963 ns ( 32.09 % ) " "Info: Total cell delay = 0.963 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 67.91 % ) " "Info: Total interconnect delay = 2.038 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.001 ns" { n_bit[2] Decoder1~0 buf[2][6]~7 buf[2][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.001 ns" { n_bit[2] {} Decoder1~0 {} buf[2][6]~7 {} buf[2][6] {} } { 0.000ns 0.886ns 1.152ns 0.000ns } { 0.000ns 0.322ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.148 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.879 ns) 3.589 ns divider:m1\|clk 2 REG LCFF_X30_Y12_N5 2 " "Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1\|clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clock divider:m1|clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.571 ns divider:m1\|clk~clkctrl 3 COMB CLKCTRL_G15 50 " "Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1\|clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { divider:m1|clk divider:m1|clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 7.148 ns buf\[2\]\[6\] 4 REG LCFF_X22_Y16_N19 2 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.148 ns; Loc. = LCFF_X22_Y16_N19; Fanout = 2; REG Node = 'buf\[2\]\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { divider:m1|clk~clkctrl buf[2][6] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 75 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.07 % ) " "Info: Total cell delay = 2.507 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.641 ns ( 64.93 % ) " "Info: Total interconnect delay = 4.641 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock divider:m1|clk divider:m1|clk~clkctrl buf[2][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} buf[2][6] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.149 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.879 ns) 3.589 ns divider:m1\|clk 2 REG LCFF_X30_Y12_N5 2 " "Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1\|clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clock divider:m1|clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.571 ns divider:m1\|clk~clkctrl 3 COMB CLKCTRL_G15 50 " "Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1\|clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { divider:m1|clk divider:m1|clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 7.149 ns n_bit\[2\] 4 REG LCFF_X24_Y16_N13 4 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.149 ns; Loc. = LCFF_X24_Y16_N13; Fanout = 4; REG Node = 'n_bit\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { divider:m1|clk~clkctrl n_bit[2] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.07 % ) " "Info: Total cell delay = 2.507 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.642 ns ( 64.93 % ) " "Info: Total interconnect delay = 4.642 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clock divider:m1|clk divider:m1|clk~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock divider:m1|clk divider:m1|clk~clkctrl buf[2][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} buf[2][6] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clock divider:m1|clk divider:m1|clk~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 75 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 116 -1 0 } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 75 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.001 ns" { n_bit[2] Decoder1~0 buf[2][6]~7 buf[2][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.001 ns" { n_bit[2] {} Decoder1~0 {} buf[2][6]~7 {} buf[2][6] {} } { 0.000ns 0.886ns 1.152ns 0.000ns } { 0.000ns 0.322ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock divider:m1|clk divider:m1|clk~clkctrl buf[2][6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} buf[2][6] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clock divider:m1|clk divider:m1|clk~clkctrl n_bit[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} n_bit[2] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rx " "Info: No valid register-to-register data paths exist for clock \"rx\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cycle\[27\] rx clock 3.701 ns register " "Info: tsu for register \"cycle\[27\]\" (data pin = \"rx\", clock pin = \"clock\") is 3.701 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.889 ns + Longest pin register " "Info: + Longest pin to register delay is 10.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rx 1 CLK PIN_J1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 7; CLK Node = 'rx'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.181 ns) + CELL(0.545 ns) 7.590 ns cycle\[30\]~94 2 COMB LCCOMB_X22_Y16_N24 1 " "Info: 2: + IC(6.181 ns) + CELL(0.545 ns) = 7.590 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 1; COMB Node = 'cycle\[30\]~94'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.726 ns" { rx cycle[30]~94 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.545 ns) 8.444 ns cycle\[30\]~97 3 COMB LCCOMB_X22_Y16_N30 1 " "Info: 3: + IC(0.309 ns) + CELL(0.545 ns) = 8.444 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 1; COMB Node = 'cycle\[30\]~97'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { cycle[30]~94 cycle[30]~97 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.479 ns) + CELL(0.545 ns) 9.468 ns cycle\[30\]~103 4 COMB LCCOMB_X23_Y16_N0 32 " "Info: 4: + IC(0.479 ns) + CELL(0.545 ns) = 9.468 ns; Loc. = LCCOMB_X23_Y16_N0; Fanout = 32; COMB Node = 'cycle\[30\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { cycle[30]~97 cycle[30]~103 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.580 ns) 10.889 ns cycle\[27\] 5 REG LCFF_X23_Y15_N25 3 " "Info: 5: + IC(0.841 ns) + CELL(0.580 ns) = 10.889 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'cycle\[27\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { cycle[30]~103 cycle[27] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 28.28 % ) " "Info: Total cell delay = 3.079 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.810 ns ( 71.72 % ) " "Info: Total interconnect delay = 7.810 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.889 ns" { rx cycle[30]~94 cycle[30]~97 cycle[30]~103 cycle[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.889 ns" { rx {} rx~combout {} cycle[30]~94 {} cycle[30]~97 {} cycle[30]~103 {} cycle[27] {} } { 0.000ns 0.000ns 6.181ns 0.309ns 0.479ns 0.841ns } { 0.000ns 0.864ns 0.545ns 0.545ns 0.545ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.150 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 7.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.879 ns) 3.589 ns divider:m1\|clk 2 REG LCFF_X30_Y12_N5 2 " "Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1\|clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clock divider:m1|clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.571 ns divider:m1\|clk~clkctrl 3 COMB CLKCTRL_G15 50 " "Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1\|clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { divider:m1|clk divider:m1|clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 7.150 ns cycle\[27\] 4 REG LCFF_X23_Y15_N25 3 " "Info: 4: + IC(0.977 ns) + CELL(0.602 ns) = 7.150 ns; Loc. = LCFF_X23_Y15_N25; Fanout = 3; REG Node = 'cycle\[27\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { divider:m1|clk~clkctrl cycle[27] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.06 % ) " "Info: Total cell delay = 2.507 ns ( 35.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.643 ns ( 64.94 % ) " "Info: Total interconnect delay = 4.643 ns ( 64.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { clock divider:m1|clk divider:m1|clk~clkctrl cycle[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} cycle[27] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.977ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.889 ns" { rx cycle[30]~94 cycle[30]~97 cycle[30]~103 cycle[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.889 ns" { rx {} rx~combout {} cycle[30]~94 {} cycle[30]~97 {} cycle[30]~103 {} cycle[27] {} } { 0.000ns 0.000ns 6.181ns 0.309ns 0.479ns 0.841ns } { 0.000ns 0.864ns 0.545ns 0.545ns 0.545ns 0.580ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.150 ns" { clock divider:m1|clk divider:m1|clk~clkctrl cycle[27] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.150 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} cycle[27] {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.977ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mode\[1\] mode\[1\]~reg0 13.105 ns register " "Info: tco from clock \"clock\" to destination pin \"mode\[1\]\" through register \"mode\[1\]~reg0\" is 13.105 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.149 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.879 ns) 3.589 ns divider:m1\|clk 2 REG LCFF_X30_Y12_N5 2 " "Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1\|clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clock divider:m1|clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.571 ns divider:m1\|clk~clkctrl 3 COMB CLKCTRL_G15 50 " "Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1\|clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { divider:m1|clk divider:m1|clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 7.149 ns mode\[1\]~reg0 4 REG LCFF_X25_Y16_N11 1 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.149 ns; Loc. = LCFF_X25_Y16_N11; Fanout = 1; REG Node = 'mode\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { divider:m1|clk~clkctrl mode[1]~reg0 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.07 % ) " "Info: Total cell delay = 2.507 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.642 ns ( 64.93 % ) " "Info: Total interconnect delay = 4.642 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clock divider:m1|clk divider:m1|clk~clkctrl mode[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} mode[1]~reg0 {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 77 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.679 ns + Longest register pin " "Info: + Longest register to pin delay is 5.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mode\[1\]~reg0 1 REG LCFF_X25_Y16_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y16_N11; Fanout = 1; REG Node = 'mode\[1\]~reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1]~reg0 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 77 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.859 ns) + CELL(2.820 ns) 5.679 ns mode\[1\] 2 PIN PIN_J18 0 " "Info: 2: + IC(2.859 ns) + CELL(2.820 ns) = 5.679 ns; Loc. = PIN_J18; Fanout = 0; PIN Node = 'mode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { mode[1]~reg0 mode[1] } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 49.66 % ) " "Info: Total cell delay = 2.820 ns ( 49.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.859 ns ( 50.34 % ) " "Info: Total interconnect delay = 2.859 ns ( 50.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { mode[1]~reg0 mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { mode[1]~reg0 {} mode[1] {} } { 0.000ns 2.859ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { clock divider:m1|clk divider:m1|clk~clkctrl mode[1]~reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.149 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} mode[1]~reg0 {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { mode[1]~reg0 mode[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.679 ns" { mode[1]~reg0 {} mode[1] {} } { 0.000ns 2.859ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "recieve rx clock 0.125 ns register " "Info: th for register \"recieve\" (data pin = \"rx\", clock pin = \"clock\") is 0.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.148 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.684 ns) + CELL(0.879 ns) 3.589 ns divider:m1\|clk 2 REG LCFF_X30_Y12_N5 2 " "Info: 2: + IC(1.684 ns) + CELL(0.879 ns) = 3.589 ns; Loc. = LCFF_X30_Y12_N5; Fanout = 2; REG Node = 'divider:m1\|clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { clock divider:m1|clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.982 ns) + CELL(0.000 ns) 5.571 ns divider:m1\|clk~clkctrl 3 COMB CLKCTRL_G15 50 " "Info: 3: + IC(1.982 ns) + CELL(0.000 ns) = 5.571 ns; Loc. = CLKCTRL_G15; Fanout = 50; COMB Node = 'divider:m1\|clk~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { divider:m1|clk divider:m1|clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 7.148 ns recieve 4 REG LCFF_X22_Y16_N13 3 " "Info: 4: + IC(0.975 ns) + CELL(0.602 ns) = 7.148 ns; Loc. = LCFF_X22_Y16_N13; Fanout = 3; REG Node = 'recieve'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { divider:m1|clk~clkctrl recieve } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 35.07 % ) " "Info: Total cell delay = 2.507 ns ( 35.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.641 ns ( 64.93 % ) " "Info: Total interconnect delay = 4.641 ns ( 64.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock divider:m1|clk divider:m1|clk~clkctrl recieve } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} recieve {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.309 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns rx 1 CLK PIN_J1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J1; Fanout = 7; CLK Node = 'rx'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.171 ns) + CELL(0.178 ns) 7.213 ns recieve~0 2 COMB LCCOMB_X22_Y16_N12 1 " "Info: 2: + IC(6.171 ns) + CELL(0.178 ns) = 7.213 ns; Loc. = LCCOMB_X22_Y16_N12; Fanout = 1; COMB Node = 'recieve~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.349 ns" { rx recieve~0 } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.309 ns recieve 3 REG LCFF_X22_Y16_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.309 ns; Loc. = LCFF_X22_Y16_N13; Fanout = 3; REG Node = 'recieve'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { recieve~0 recieve } "NODE_NAME" } } { "rs232.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/rs232.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 15.57 % ) " "Info: Total cell delay = 1.138 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.171 ns ( 84.43 % ) " "Info: Total interconnect delay = 6.171 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { rx recieve~0 recieve } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { rx {} rx~combout {} recieve~0 {} recieve {} } { 0.000ns 0.000ns 6.171ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.148 ns" { clock divider:m1|clk divider:m1|clk~clkctrl recieve } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.148 ns" { clock {} clock~combout {} divider:m1|clk {} divider:m1|clk~clkctrl {} recieve {} } { 0.000ns 0.000ns 1.684ns 1.982ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.309 ns" { rx recieve~0 recieve } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.309 ns" { rx {} rx~combout {} recieve~0 {} recieve {} } { 0.000ns 0.000ns 6.171ns 0.000ns } { 0.000ns 0.864ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 12:59:32 2016 " "Info: Processing ended: Tue May 17 12:59:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
