// Seed: 2492443504
module module_0 #(
    parameter id_7 = 32'd46
) (
    input uwire id_0,
    input tri id_1,
    input wire id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5
);
  wire _id_7;
  logic [{  1  ^  -1  ,  -1  } : 1 'b0 &  -1] id_8;
  wire id_9[1 : 1];
  assign id_8[id_7(-1, module_0)] = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd99
) (
    input tri0 id_0,
    input wand _id_1,
    input tri0 id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8,
    output tri id_9,
    input wor id_10,
    input tri1 id_11,
    input supply0 id_12
);
  logic [1 'b0 : id_1] id_14 = id_4;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_3,
      id_12,
      id_8
  );
  assign modCall_1.id_7 = 0;
endmodule
