#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* ADC_DelSig_1_Ext_CP_Clk */
#define ADC_DelSig_1_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_DelSig_1_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_DelSig_1_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_Ext_CP_Clk__INDEX 0x01u
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK 0x02u
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK 0x02u

/* ADC_DelSig_1_theACLK */
#define ADC_DelSig_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_DelSig_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_DelSig_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_DelSig_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_DelSig_1_theACLK__INDEX 0x00u
#define ADC_DelSig_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_DelSig_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_DelSig_1_theACLK__PM_STBY_MSK 0x01u

/* ADC_DelSig_1_DEC */
#define ADC_DelSig_1_DEC__COHER CYREG_DEC_COHER
#define ADC_DelSig_1_DEC__CR CYREG_DEC_CR
#define ADC_DelSig_1_DEC__DR1 CYREG_DEC_DR1
#define ADC_DelSig_1_DEC__DR2 CYREG_DEC_DR2
#define ADC_DelSig_1_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DelSig_1_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DelSig_1_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DelSig_1_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DelSig_1_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DelSig_1_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DelSig_1_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DelSig_1_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DelSig_1_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DelSig_1_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DelSig_1_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DelSig_1_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DelSig_1_DEC__PM_ACT_MSK 0x01u
#define ADC_DelSig_1_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DelSig_1_DEC__PM_STBY_MSK 0x01u
#define ADC_DelSig_1_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DelSig_1_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DelSig_1_DEC__SR CYREG_DEC_SR
#define ADC_DelSig_1_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DelSig_1_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DelSig_1_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DelSig_1_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DelSig_1_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DelSig_1_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DelSig_1_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DelSig_1_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
#define ADC_DelSig_1_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DelSig_1_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DelSig_1_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DelSig_1_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DelSig_1_DSM__CLK CYREG_DSM0_CLK
#define ADC_DelSig_1_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DelSig_1_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DelSig_1_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DelSig_1_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DelSig_1_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DelSig_1_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DelSig_1_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DelSig_1_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DelSig_1_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DelSig_1_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DelSig_1_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DelSig_1_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DelSig_1_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DelSig_1_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DelSig_1_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DelSig_1_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DelSig_1_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DelSig_1_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DelSig_1_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DelSig_1_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DelSig_1_DSM__MISC CYREG_DSM0_MISC
#define ADC_DelSig_1_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DelSig_1_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DelSig_1_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DelSig_1_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DelSig_1_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DelSig_1_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DelSig_1_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DelSig_1_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DelSig_1_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DelSig_1_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DelSig_1_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DelSig_1_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DelSig_1_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DelSig_1_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DelSig_1_DSM__TST1 CYREG_DSM0_TST1

/* ADC_DelSig_1_IRQ */
#define ADC_DelSig_1_IRQ__ES2_PATCH 0u
#define ADC_DelSig_1_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_DelSig_1_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_DelSig_1_IRQ__INTC_MASK 0x20u
#define ADC_DelSig_1_IRQ__INTC_NUMBER 29u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_DelSig_1_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_DelSig_1_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_DelSig_1_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_DelSig_1_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* isr_Receive_Data */
#define isr_Receive_Data__ES2_PATCH 0u
#define isr_Receive_Data__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define isr_Receive_Data__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define isr_Receive_Data__INTC_MASK 0x04u
#define isr_Receive_Data__INTC_NUMBER 10u
#define isr_Receive_Data__INTC_PRIOR_NUM 7u
#define isr_Receive_Data__INTC_PRIOR_REG CYREG_INTC_PRIOR10
#define isr_Receive_Data__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define isr_Receive_Data__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define isr_Receive_Data__INTC_VECT (CYREG_INTC_VECT_MBASE+0x14u)

/* VDAC8_1_viDAC8 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC2_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC2_TST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* Cradle_motor */
#define Cradle_motor__0__MASK 0x80u
#define Cradle_motor__0__PC CYREG_PRT4_PC7
#define Cradle_motor__0__PORT 4u
#define Cradle_motor__0__SHIFT 7
#define Cradle_motor__AG CYREG_PRT4_AG
#define Cradle_motor__AMUX CYREG_PRT4_AMUX
#define Cradle_motor__BIE CYREG_PRT4_BIE
#define Cradle_motor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Cradle_motor__BYP CYREG_PRT4_BYP
#define Cradle_motor__CTL CYREG_PRT4_CTL
#define Cradle_motor__DM0 CYREG_PRT4_DM0
#define Cradle_motor__DM1 CYREG_PRT4_DM1
#define Cradle_motor__DM2 CYREG_PRT4_DM2
#define Cradle_motor__DR CYREG_PRT4_DR
#define Cradle_motor__INP_DIS CYREG_PRT4_INP_DIS
#define Cradle_motor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Cradle_motor__LCD_EN CYREG_PRT4_LCD_EN
#define Cradle_motor__MASK 0x80u
#define Cradle_motor__PORT 4u
#define Cradle_motor__PRT CYREG_PRT4_PRT
#define Cradle_motor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Cradle_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Cradle_motor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Cradle_motor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Cradle_motor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Cradle_motor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Cradle_motor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Cradle_motor__PS CYREG_PRT4_PS
#define Cradle_motor__SHIFT 7
#define Cradle_motor__SLW CYREG_PRT4_SLW

/* Filter_1_DFB */
#define Filter_1_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_1_DFB__COHER CYREG_DFB0_COHER
#define Filter_1_DFB__CR CYREG_DFB0_CR
#define Filter_1_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_1_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_1_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_1_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_1_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_1_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_1_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_1_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_1_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_1_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_1_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_1_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_1_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_1_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_1_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_1_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_1_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_1_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_1_DFB__PM_ACT_MSK 0x10u
#define Filter_1_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_1_DFB__PM_STBY_MSK 0x10u
#define Filter_1_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_1_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_1_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_1_DFB__SR CYREG_DFB0_SR
#define Filter_1_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_1_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_1_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_1_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_1_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_1_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* Mobile_motor */
#define Mobile_motor__0__MASK 0x20u
#define Mobile_motor__0__PC CYREG_PRT4_PC5
#define Mobile_motor__0__PORT 4u
#define Mobile_motor__0__SHIFT 5
#define Mobile_motor__AG CYREG_PRT4_AG
#define Mobile_motor__AMUX CYREG_PRT4_AMUX
#define Mobile_motor__BIE CYREG_PRT4_BIE
#define Mobile_motor__BIT_MASK CYREG_PRT4_BIT_MASK
#define Mobile_motor__BYP CYREG_PRT4_BYP
#define Mobile_motor__CTL CYREG_PRT4_CTL
#define Mobile_motor__DM0 CYREG_PRT4_DM0
#define Mobile_motor__DM1 CYREG_PRT4_DM1
#define Mobile_motor__DM2 CYREG_PRT4_DM2
#define Mobile_motor__DR CYREG_PRT4_DR
#define Mobile_motor__INP_DIS CYREG_PRT4_INP_DIS
#define Mobile_motor__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Mobile_motor__LCD_EN CYREG_PRT4_LCD_EN
#define Mobile_motor__MASK 0x20u
#define Mobile_motor__PORT 4u
#define Mobile_motor__PRT CYREG_PRT4_PRT
#define Mobile_motor__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Mobile_motor__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Mobile_motor__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Mobile_motor__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Mobile_motor__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Mobile_motor__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Mobile_motor__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Mobile_motor__PS CYREG_PRT4_PS
#define Mobile_motor__SHIFT 5
#define Mobile_motor__SLW CYREG_PRT4_SLW

/* Opamp_1_ABuf */
#define Opamp_1_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_1_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_1_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_1_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_1_ABuf__PM_ACT_MSK 0x08u
#define Opamp_1_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_1_ABuf__PM_STBY_MSK 0x08u
#define Opamp_1_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_1_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_1_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_1_ABuf__TR1 CYREG_OPAMP3_TR1

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define PWM_1_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_1_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL

/* IRQ_Zigbee */
#define IRQ_Zigbee__0__MASK 0x40u
#define IRQ_Zigbee__0__PC CYREG_PRT6_PC6
#define IRQ_Zigbee__0__PORT 6u
#define IRQ_Zigbee__0__SHIFT 6
#define IRQ_Zigbee__AG CYREG_PRT6_AG
#define IRQ_Zigbee__AMUX CYREG_PRT6_AMUX
#define IRQ_Zigbee__BIE CYREG_PRT6_BIE
#define IRQ_Zigbee__BIT_MASK CYREG_PRT6_BIT_MASK
#define IRQ_Zigbee__BYP CYREG_PRT6_BYP
#define IRQ_Zigbee__CTL CYREG_PRT6_CTL
#define IRQ_Zigbee__DM0 CYREG_PRT6_DM0
#define IRQ_Zigbee__DM1 CYREG_PRT6_DM1
#define IRQ_Zigbee__DM2 CYREG_PRT6_DM2
#define IRQ_Zigbee__DR CYREG_PRT6_DR
#define IRQ_Zigbee__INP_DIS CYREG_PRT6_INP_DIS
#define IRQ_Zigbee__INTSTAT CYREG_PICU6_INTSTAT
#define IRQ_Zigbee__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IRQ_Zigbee__LCD_EN CYREG_PRT6_LCD_EN
#define IRQ_Zigbee__MASK 0x40u
#define IRQ_Zigbee__PORT 6u
#define IRQ_Zigbee__PRT CYREG_PRT6_PRT
#define IRQ_Zigbee__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IRQ_Zigbee__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IRQ_Zigbee__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IRQ_Zigbee__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IRQ_Zigbee__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IRQ_Zigbee__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IRQ_Zigbee__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IRQ_Zigbee__PS CYREG_PRT6_PS
#define IRQ_Zigbee__SHIFT 6
#define IRQ_Zigbee__SLW CYREG_PRT6_SLW
#define IRQ_Zigbee__SNAP CYREG_PICU6_SNAP

/* Signal_in */
#define Signal_in__0__MASK 0x02u
#define Signal_in__0__PC CYREG_PRT0_PC1
#define Signal_in__0__PORT 0u
#define Signal_in__0__SHIFT 1
#define Signal_in__AG CYREG_PRT0_AG
#define Signal_in__AMUX CYREG_PRT0_AMUX
#define Signal_in__BIE CYREG_PRT0_BIE
#define Signal_in__BIT_MASK CYREG_PRT0_BIT_MASK
#define Signal_in__BYP CYREG_PRT0_BYP
#define Signal_in__CTL CYREG_PRT0_CTL
#define Signal_in__DM0 CYREG_PRT0_DM0
#define Signal_in__DM1 CYREG_PRT0_DM1
#define Signal_in__DM2 CYREG_PRT0_DM2
#define Signal_in__DR CYREG_PRT0_DR
#define Signal_in__INP_DIS CYREG_PRT0_INP_DIS
#define Signal_in__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Signal_in__LCD_EN CYREG_PRT0_LCD_EN
#define Signal_in__MASK 0x02u
#define Signal_in__PORT 0u
#define Signal_in__PRT CYREG_PRT0_PRT
#define Signal_in__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Signal_in__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Signal_in__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Signal_in__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Signal_in__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Signal_in__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Signal_in__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Signal_in__PS CYREG_PRT0_PS
#define Signal_in__SHIFT 1
#define Signal_in__SLW CYREG_PRT0_SLW

/* SPI_BSPIM */
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB00_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB00_ST
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB15_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB15_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB15_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB15_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB15_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB15_F1

/* PGA_1_SC */
#define PGA_1_SC__BST CYREG_SC2_BST
#define PGA_1_SC__CLK CYREG_SC2_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x04u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x04u
#define PGA_1_SC__CR0 CYREG_SC2_CR0
#define PGA_1_SC__CR1 CYREG_SC2_CR1
#define PGA_1_SC__CR2 CYREG_SC2_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x04u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x04u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x04u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x04u
#define PGA_1_SC__SW0 CYREG_SC2_SW0
#define PGA_1_SC__SW10 CYREG_SC2_SW10
#define PGA_1_SC__SW2 CYREG_SC2_SW2
#define PGA_1_SC__SW3 CYREG_SC2_SW3
#define PGA_1_SC__SW4 CYREG_SC2_SW4
#define PGA_1_SC__SW6 CYREG_SC2_SW6
#define PGA_1_SC__SW7 CYREG_SC2_SW7
#define PGA_1_SC__SW8 CYREG_SC2_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x04u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* DAC_out */
#define DAC_out__0__MASK 0x01u
#define DAC_out__0__PC CYREG_PRT0_PC0
#define DAC_out__0__PORT 0u
#define DAC_out__0__SHIFT 0
#define DAC_out__AG CYREG_PRT0_AG
#define DAC_out__AMUX CYREG_PRT0_AMUX
#define DAC_out__BIE CYREG_PRT0_BIE
#define DAC_out__BIT_MASK CYREG_PRT0_BIT_MASK
#define DAC_out__BYP CYREG_PRT0_BYP
#define DAC_out__CTL CYREG_PRT0_CTL
#define DAC_out__DM0 CYREG_PRT0_DM0
#define DAC_out__DM1 CYREG_PRT0_DM1
#define DAC_out__DM2 CYREG_PRT0_DM2
#define DAC_out__DR CYREG_PRT0_DR
#define DAC_out__INP_DIS CYREG_PRT0_INP_DIS
#define DAC_out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define DAC_out__LCD_EN CYREG_PRT0_LCD_EN
#define DAC_out__MASK 0x01u
#define DAC_out__PORT 0u
#define DAC_out__PRT CYREG_PRT0_PRT
#define DAC_out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define DAC_out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define DAC_out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define DAC_out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define DAC_out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define DAC_out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define DAC_out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define DAC_out__PS CYREG_PRT0_PS
#define DAC_out__SHIFT 0
#define DAC_out__SLW CYREG_PRT0_SLW

/* Temp_in */
#define Temp_in__0__MASK 0x20u
#define Temp_in__0__PC CYREG_PRT6_PC5
#define Temp_in__0__PORT 6u
#define Temp_in__0__SHIFT 5
#define Temp_in__AG CYREG_PRT6_AG
#define Temp_in__AMUX CYREG_PRT6_AMUX
#define Temp_in__BIE CYREG_PRT6_BIE
#define Temp_in__BIT_MASK CYREG_PRT6_BIT_MASK
#define Temp_in__BYP CYREG_PRT6_BYP
#define Temp_in__CTL CYREG_PRT6_CTL
#define Temp_in__DM0 CYREG_PRT6_DM0
#define Temp_in__DM1 CYREG_PRT6_DM1
#define Temp_in__DM2 CYREG_PRT6_DM2
#define Temp_in__DR CYREG_PRT6_DR
#define Temp_in__INP_DIS CYREG_PRT6_INP_DIS
#define Temp_in__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Temp_in__LCD_EN CYREG_PRT6_LCD_EN
#define Temp_in__MASK 0x20u
#define Temp_in__PORT 6u
#define Temp_in__PRT CYREG_PRT6_PRT
#define Temp_in__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Temp_in__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Temp_in__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Temp_in__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Temp_in__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Temp_in__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Temp_in__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Temp_in__PS CYREG_PRT6_PS
#define Temp_in__SHIFT 5
#define Temp_in__SLW CYREG_PRT6_SLW

/* nRESET */
#define nRESET__0__MASK 0x40u
#define nRESET__0__PC CYREG_PRT2_PC6
#define nRESET__0__PORT 2u
#define nRESET__0__SHIFT 6
#define nRESET__AG CYREG_PRT2_AG
#define nRESET__AMUX CYREG_PRT2_AMUX
#define nRESET__BIE CYREG_PRT2_BIE
#define nRESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define nRESET__BYP CYREG_PRT2_BYP
#define nRESET__CTL CYREG_PRT2_CTL
#define nRESET__DM0 CYREG_PRT2_DM0
#define nRESET__DM1 CYREG_PRT2_DM1
#define nRESET__DM2 CYREG_PRT2_DM2
#define nRESET__DR CYREG_PRT2_DR
#define nRESET__INP_DIS CYREG_PRT2_INP_DIS
#define nRESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define nRESET__LCD_EN CYREG_PRT2_LCD_EN
#define nRESET__MASK 0x40u
#define nRESET__PORT 2u
#define nRESET__PRT CYREG_PRT2_PRT
#define nRESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define nRESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define nRESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define nRESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define nRESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define nRESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define nRESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define nRESET__PS CYREG_PRT2_PS
#define nRESET__SHIFT 6
#define nRESET__SLW CYREG_PRT2_SLW

/* DMA_1 */
#define DMA_1__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_1__DRQ_NUMBER 10u
#define DMA_1__NUMBEROF_TDS 0u
#define DMA_1__PRIORITY 2u
#define DMA_1__TERMIN_EN 0u
#define DMA_1__TERMIN_SEL 0u
#define DMA_1__TERMOUT0_EN 0u
#define DMA_1__TERMOUT0_SEL 0u
#define DMA_1__TERMOUT1_EN 0u
#define DMA_1__TERMOUT1_SEL 0u

/* DMA_2 */
#define DMA_2__DRQ_CTL CYREG_IDMUX_DRQ_CTL2
#define DMA_2__DRQ_NUMBER 8u
#define DMA_2__NUMBEROF_TDS 0u
#define DMA_2__PRIORITY 2u
#define DMA_2__TERMIN_EN 0u
#define DMA_2__TERMIN_SEL 0u
#define DMA_2__TERMOUT0_EN 1u
#define DMA_2__TERMOUT0_SEL 8u
#define DMA_2__TERMOUT1_EN 0u
#define DMA_2__TERMOUT1_SEL 0u

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 6u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* isr_2 */
#define isr_2__ES2_PATCH 0u
#define isr_2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_2__INTC_MASK 0x02u
#define isr_2__INTC_NUMBER 1u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define isr_2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* V_Ref */
#define V_Ref__0__MASK 0x80u
#define V_Ref__0__PC CYREG_PRT0_PC7
#define V_Ref__0__PORT 0u
#define V_Ref__0__SHIFT 7
#define V_Ref__AG CYREG_PRT0_AG
#define V_Ref__AMUX CYREG_PRT0_AMUX
#define V_Ref__BIE CYREG_PRT0_BIE
#define V_Ref__BIT_MASK CYREG_PRT0_BIT_MASK
#define V_Ref__BYP CYREG_PRT0_BYP
#define V_Ref__CTL CYREG_PRT0_CTL
#define V_Ref__DM0 CYREG_PRT0_DM0
#define V_Ref__DM1 CYREG_PRT0_DM1
#define V_Ref__DM2 CYREG_PRT0_DM2
#define V_Ref__DR CYREG_PRT0_DR
#define V_Ref__INP_DIS CYREG_PRT0_INP_DIS
#define V_Ref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define V_Ref__LCD_EN CYREG_PRT0_LCD_EN
#define V_Ref__MASK 0x80u
#define V_Ref__PORT 0u
#define V_Ref__PRT CYREG_PRT0_PRT
#define V_Ref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define V_Ref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define V_Ref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define V_Ref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define V_Ref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define V_Ref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define V_Ref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define V_Ref__PS CYREG_PRT0_PS
#define V_Ref__SHIFT 7
#define V_Ref__SLW CYREG_PRT0_SLW

/* MISO */
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT6_PC0
#define MISO__0__PORT 6u
#define MISO__0__SHIFT 0
#define MISO__AG CYREG_PRT6_AG
#define MISO__AMUX CYREG_PRT6_AMUX
#define MISO__BIE CYREG_PRT6_BIE
#define MISO__BIT_MASK CYREG_PRT6_BIT_MASK
#define MISO__BYP CYREG_PRT6_BYP
#define MISO__CTL CYREG_PRT6_CTL
#define MISO__DM0 CYREG_PRT6_DM0
#define MISO__DM1 CYREG_PRT6_DM1
#define MISO__DM2 CYREG_PRT6_DM2
#define MISO__DR CYREG_PRT6_DR
#define MISO__INP_DIS CYREG_PRT6_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT6_LCD_EN
#define MISO__MASK 0x01u
#define MISO__PORT 6u
#define MISO__PRT CYREG_PRT6_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MISO__PS CYREG_PRT6_PS
#define MISO__SHIFT 0
#define MISO__SLW CYREG_PRT6_SLW

/* MOSI */
#define MOSI__0__MASK 0x10u
#define MOSI__0__PC CYREG_PRT6_PC4
#define MOSI__0__PORT 6u
#define MOSI__0__SHIFT 4
#define MOSI__AG CYREG_PRT6_AG
#define MOSI__AMUX CYREG_PRT6_AMUX
#define MOSI__BIE CYREG_PRT6_BIE
#define MOSI__BIT_MASK CYREG_PRT6_BIT_MASK
#define MOSI__BYP CYREG_PRT6_BYP
#define MOSI__CTL CYREG_PRT6_CTL
#define MOSI__DM0 CYREG_PRT6_DM0
#define MOSI__DM1 CYREG_PRT6_DM1
#define MOSI__DM2 CYREG_PRT6_DM2
#define MOSI__DR CYREG_PRT6_DR
#define MOSI__INP_DIS CYREG_PRT6_INP_DIS
#define MOSI__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT6_LCD_EN
#define MOSI__MASK 0x10u
#define MOSI__PORT 6u
#define MOSI__PRT CYREG_PRT6_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define MOSI__PS CYREG_PRT6_PS
#define MOSI__SHIFT 4
#define MOSI__SLW CYREG_PRT6_SLW

/* SCLK */
#define SCLK__0__MASK 0x04u
#define SCLK__0__PC CYREG_PRT6_PC2
#define SCLK__0__PORT 6u
#define SCLK__0__SHIFT 2
#define SCLK__AG CYREG_PRT6_AG
#define SCLK__AMUX CYREG_PRT6_AMUX
#define SCLK__BIE CYREG_PRT6_BIE
#define SCLK__BIT_MASK CYREG_PRT6_BIT_MASK
#define SCLK__BYP CYREG_PRT6_BYP
#define SCLK__CTL CYREG_PRT6_CTL
#define SCLK__DM0 CYREG_PRT6_DM0
#define SCLK__DM1 CYREG_PRT6_DM1
#define SCLK__DM2 CYREG_PRT6_DM2
#define SCLK__DR CYREG_PRT6_DR
#define SCLK__INP_DIS CYREG_PRT6_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT6_LCD_EN
#define SCLK__MASK 0x04u
#define SCLK__PORT 6u
#define SCLK__PRT CYREG_PRT6_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define SCLK__PS CYREG_PRT6_PS
#define SCLK__SHIFT 2
#define SCLK__SLW CYREG_PRT6_SLW

/* WAKE */
#define WAKE__0__MASK 0x04u
#define WAKE__0__PC CYREG_PRT12_PC2
#define WAKE__0__PORT 12u
#define WAKE__0__SHIFT 2
#define WAKE__AG CYREG_PRT12_AG
#define WAKE__BIE CYREG_PRT12_BIE
#define WAKE__BIT_MASK CYREG_PRT12_BIT_MASK
#define WAKE__BYP CYREG_PRT12_BYP
#define WAKE__DM0 CYREG_PRT12_DM0
#define WAKE__DM1 CYREG_PRT12_DM1
#define WAKE__DM2 CYREG_PRT12_DM2
#define WAKE__DR CYREG_PRT12_DR
#define WAKE__INP_DIS CYREG_PRT12_INP_DIS
#define WAKE__MASK 0x04u
#define WAKE__PORT 12u
#define WAKE__PRT CYREG_PRT12_PRT
#define WAKE__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define WAKE__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define WAKE__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define WAKE__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define WAKE__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define WAKE__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define WAKE__PS CYREG_PRT12_PS
#define WAKE__SHIFT 2
#define WAKE__SIO_CFG CYREG_PRT12_SIO_CFG
#define WAKE__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define WAKE__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define WAKE__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define WAKE__SLW CYREG_PRT12_SLW

/* CS */
#define CS__0__MASK 0x40u
#define CS__0__PC CYREG_PRT4_PC6
#define CS__0__PORT 4u
#define CS__0__SHIFT 6
#define CS__AG CYREG_PRT4_AG
#define CS__AMUX CYREG_PRT4_AMUX
#define CS__BIE CYREG_PRT4_BIE
#define CS__BIT_MASK CYREG_PRT4_BIT_MASK
#define CS__BYP CYREG_PRT4_BYP
#define CS__CTL CYREG_PRT4_CTL
#define CS__DM0 CYREG_PRT4_DM0
#define CS__DM1 CYREG_PRT4_DM1
#define CS__DM2 CYREG_PRT4_DM2
#define CS__DR CYREG_PRT4_DR
#define CS__INP_DIS CYREG_PRT4_INP_DIS
#define CS__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT4_LCD_EN
#define CS__MASK 0x40u
#define CS__PORT 4u
#define CS__PRT CYREG_PRT4_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CS__PS CYREG_PRT4_PS
#define CS__SHIFT 6
#define CS__SLW CYREG_PRT4_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000500u
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
