#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Dec 17 12:50:22 2020
# Process ID: 13103
# Current directory: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.runs/synth_1
# Command line: vivado -log fir.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fir.tcl
# Log file: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.runs/synth_1/fir.vds
# Journal file: /home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fir.tcl -notrace
Command: synth_design -top fir -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13154
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.539 ; gain = 0.000 ; free physical = 5739 ; free virtual = 12652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:24]
	Parameter N bound to: 16 - type: integer 
	Parameter shift bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FF' declared at '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:35' bound to instance 'ff1' of component 'FF' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FF' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:46]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'we' is read in the process but is not in the sensitivity list [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'FF' (1#1) [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:46]
INFO: [Synth 8-3491] module 'FF' declared at '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:35' bound to instance 'ff2' of component 'FF' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:78]
INFO: [Synth 8-3491] module 'FF' declared at '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:35' bound to instance 'ff3' of component 'FF' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:79]
INFO: [Synth 8-3491] module 'FF' declared at '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/FF.vhd:35' bound to instance 'ff4' of component 'FF' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:80]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dpram' declared at '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/dpram.vhd:29' bound to instance 'ram' of component 'dpram' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:84]
INFO: [Synth 8-638] synthesizing module 'dpram' [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/dpram.vhd:45]
	Parameter N bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram' (2#1) [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/new/dpram.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'fir' (3#1) [/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.srcs/sources_1/imports/new/fir.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2291.539 ; gain = 0.000 ; free physical = 6473 ; free virtual = 13393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2291.539 ; gain = 0.000 ; free physical = 6514 ; free virtual = 13436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6513 ; free virtual = 13434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'fir'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              001 |                               00
                  s_read |                              010 |                               01
                 s_write |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'fir'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6455 ; free virtual = 13383
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ARG1, operation Mode is: A*(B:0xc6).
DSP Report: operator ARG1 is absorbed into DSP ARG1.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0xc6).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG4 is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0xd0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG2 is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0xd2).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG3 is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: PCIN+A*(B:0xd0).
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: operator ARG4 is absorbed into DSP ARG.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6228 ; free virtual = 13200
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | A*(B:0xc6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN+A*(B:0xc6) | 16     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN+A*(B:0xd0) | 16     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN+A*(B:0xd2) | 16     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fir         | PCIN+A*(B:0xd0) | 16     | 9      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6185 ; free virtual = 13198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6161 ; free virtual = 13198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    14|
|3     |DSP48E1 |     5|
|4     |LUT1    |     2|
|5     |LUT4    |     5|
|6     |LUT5    |    53|
|7     |LUT6    |     1|
|8     |FDCE    |   131|
|9     |FDPE    |     1|
|10    |FDRE    |    16|
|11    |IBUF    |    18|
|12    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   263|
|2     |  ff1    |FF     |    16|
|3     |  ff2    |FF_0   |    16|
|4     |  ff3    |FF_1   |    16|
|5     |  ff4    |FF_2   |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6236 ; free virtual = 13193
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.445 ; gain = 7.906 ; free physical = 6238 ; free virtual = 13195
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2299.453 ; gain = 7.906 ; free physical = 6238 ; free virtual = 13195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.453 ; gain = 0.000 ; free physical = 6317 ; free virtual = 13277
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2299.453 ; gain = 0.000 ; free physical = 6227 ; free virtual = 13200
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2299.453 ; gain = 8.012 ; free physical = 6372 ; free virtual = 13345
INFO: [Common 17-1381] The checkpoint '/home/clara/Documents/MAPD/Assignments_Chimenti_Eminente/Ex3_FIR_filter/FIR_filter/FIR_filter.runs/synth_1/fir.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fir_utilization_synth.rpt -pb fir_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 12:51:05 2020...
