// Seed: 2662691158
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    output wor id_6,
    input wand id_7,
    input wire id_8,
    output tri id_9,
    output wire id_10,
    output tri0 id_11,
    input supply0 id_12,
    output wire id_13,
    output wor id_14
);
  assign id_6 = id_12;
  specify
    (id_16 => id_17) = 1;
  endspecify
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    output uwire id_9,
    input supply1 id_10,
    output wor id_11
);
  wire id_13;
  module_0(
      id_8, id_11, id_8, id_5, id_2, id_9, id_7, id_10, id_10, id_9, id_11, id_0, id_6, id_7, id_0
  );
endmodule
