// Seed: 1569182545
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign module_1.id_1 = 0;
  assign id_1 = 1;
endmodule
module module_1 ();
  assign id_1 = 1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  always @(posedge id_1, posedge 1) begin : LABEL_0
    wait ((id_1 / id_1));
    do begin : LABEL_0
      id_1 <= ~id_1;
      if (id_1)
        if (1) id_1 <= 1;
        else id_1 <= 1;
    end while (id_1);
  end
  assign module_3.id_9 = 0;
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output wire id_3,
    input wire id_4,
    output uwire id_5,
    input supply0 id_6,
    output wand id_7,
    output wor id_8,
    output supply0 id_9,
    input tri id_10,
    input tri id_11,
    input tri0 id_12
);
  module_2 modCall_1 ();
endmodule
