{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666307830271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666307830277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 16:17:10 2022 " "Processing started: Thu Oct 20 16:17:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666307830277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666307830277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666307830277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666307831368 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666307831369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.bdf" "" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666307837287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666307837379 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "s1_f0 inst2 " "Block or symbol \"s1_f0\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Lab4.bdf" "" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 24 424 544 136 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666307837382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin_7seg.v 1 1 " "Using design file bin_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bin_7seg " "Found entity 1: bin_7seg" {  } { { "bin_7seg.v" "" { Text "Z:/COEN21/Lab4/bin_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837485 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_7seg bin_7seg:inst1 " "Elaborating entity \"bin_7seg\" for hierarchy \"bin_7seg:inst1\"" {  } { { "Lab4.bdf" "inst1" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 448 824 1024 528 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2_to_1.v 1 1 " "Using design file mux_2_to_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.v" "" { Text "Z:/COEN21/Lab4/mux_2_to_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:inst10 " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:inst10\"" {  } { { "Lab4.bdf" "inst10" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 592 624 736 704 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s0_f0.v 1 1 " "Using design file s0_f0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s0_f0 " "Found entity 1: s0_f0" {  } { { "s0_f0.v" "" { Text "Z:/COEN21/Lab4/s0_f0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s0_f0 s0_f0:inst11 " "Elaborating entity \"s0_f0\" for hierarchy \"s0_f0:inst11\"" {  } { { "Lab4.bdf" "inst11" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 544 408 528 656 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s0_f1.v 1 1 " "Using design file s0_f1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s0_f1 " "Found entity 1: s0_f1" {  } { { "s0_f1.v" "" { Text "Z:/COEN21/Lab4/s0_f1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837714 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s0_f1 s0_f1:inst9 " "Elaborating entity \"s0_f1\" for hierarchy \"s0_f1:inst9\"" {  } { { "Lab4.bdf" "inst9" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 672 408 528 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2_f0.v 1 1 " "Using design file s2_f0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s2_f0 " "Found entity 1: s2_f0" {  } { { "s2_f0.v" "" { Text "Z:/COEN21/Lab4/s2_f0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2_f0 s2_f0:inst4 " "Elaborating entity \"s2_f0\" for hierarchy \"s2_f0:inst4\"" {  } { { "Lab4.bdf" "inst4" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 296 408 528 408 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837798 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2_f1.v 1 1 " "Using design file s2_f1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s2_f1 " "Found entity 1: s2_f1" {  } { { "s2_f1.v" "" { Text "Z:/COEN21/Lab4/s2_f1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2_f1 s2_f1:inst5 " "Elaborating entity \"s2_f1\" for hierarchy \"s2_f1:inst5\"" {  } { { "Lab4.bdf" "inst5" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 408 400 520 520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s1_f0.v 1 1 " "Using design file s1_f0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s1_f0 " "Found entity 1: s1_f0" {  } { { "s1_f0.v" "" { Text "Z:/COEN21/Lab4/s1_f0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307837950 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307837950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1_f0 s1_f0:inst2 " "Elaborating entity \"s1_f0\" for hierarchy \"s1_f0:inst2\"" {  } { { "Lab4.bdf" "inst2" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 24 424 544 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307837950 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s1_f1.v 1 1 " "Using design file s1_f1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 s1_f1 " "Found entity 1: s1_f1" {  } { { "s1_f1.v" "" { Text "Z:/COEN21/Lab4/s1_f1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666307838017 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666307838017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s1_f1 s1_f1:inst3 " "Elaborating entity \"s1_f1\" for hierarchy \"s1_f1:inst3\"" {  } { { "Lab4.bdf" "inst3" { Schematic "Z:/COEN21/Lab4/Lab4.bdf" { { 128 424 544 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307838018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666307838648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666307839501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666307839501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666307839784 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666307839784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666307839784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666307839784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666307839887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 16:17:19 2022 " "Processing ended: Thu Oct 20 16:17:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666307839887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666307839887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666307839887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666307839887 ""}
