//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/p34x/p34x_chip/v_emouchel.priv.p34x_chip.registers/ipg_lsd/lsd_sys/source_32b/xml/reg_files/chip_usxgmii/usxgmii_registers_def.xml
// Register File Name  : USXGMII_PDI_REGISTERS
// Register File Title : USXGMII Control Registers
// Register Width      : 32
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _USXGMII_PDI_REGISTERS_H
#define _USXGMII_PDI_REGISTERS_H

//! \defgroup USXGMII_PDI_REGISTERS Register File USXGMII_PDI_REGISTERS - USXGMII Control Registers
//! @{

//! Base Address of USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_MODULE_BASE 0x00D3DC00u

//! \defgroup USXGMII_PDI_INDIRECT_0 Register USXGMII_PDI_INDIRECT_0 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_0 0x0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_0 0x00D3DC00u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_0_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_0_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_0_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_0_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_0_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_0_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_0_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_1 Register USXGMII_PDI_INDIRECT_1 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_1 0x4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_1 0x00D3DC04u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_1_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_1_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_1_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_1_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_1_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_1_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_1_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_2 Register USXGMII_PDI_INDIRECT_2 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_2 0x8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_2 0x00D3DC08u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_2_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_2_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_2_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_2_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_2_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_2_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_2_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_3 Register USXGMII_PDI_INDIRECT_3 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_3 0xC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_3 0x00D3DC0Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_3_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_3_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_3_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_3_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_3_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_3_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_3_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_4 Register USXGMII_PDI_INDIRECT_4 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_4 0x10
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_4 0x00D3DC10u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_4_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_4_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_4_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_4_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_4_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_4_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_4_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_5 Register USXGMII_PDI_INDIRECT_5 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_5 0x14
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_5 0x00D3DC14u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_5_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_5_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_5_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_5_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_5_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_5_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_5_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_6 Register USXGMII_PDI_INDIRECT_6 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_6 0x18
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_6 0x00D3DC18u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_6_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_6_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_6_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_6_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_6_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_6_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_6_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_7 Register USXGMII_PDI_INDIRECT_7 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_7 0x1C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_7 0x00D3DC1Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_7_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_7_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_7_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_7_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_7_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_7_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_7_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_8 Register USXGMII_PDI_INDIRECT_8 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_8 0x20
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_8 0x00D3DC20u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_8_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_8_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_8_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_8_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_8_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_8_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_8_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_9 Register USXGMII_PDI_INDIRECT_9 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_9 0x24
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_9 0x00D3DC24u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_9_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_9_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_9_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_9_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_9_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_9_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_9_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_10 Register USXGMII_PDI_INDIRECT_10 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_10 0x28
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_10 0x00D3DC28u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_10_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_10_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_10_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_10_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_10_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_10_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_10_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_11 Register USXGMII_PDI_INDIRECT_11 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_11 0x2C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_11 0x00D3DC2Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_11_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_11_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_11_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_11_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_11_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_11_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_11_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_12 Register USXGMII_PDI_INDIRECT_12 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_12 0x30
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_12 0x00D3DC30u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_12_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_12_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_12_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_12_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_12_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_12_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_12_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_13 Register USXGMII_PDI_INDIRECT_13 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_13 0x34
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_13 0x00D3DC34u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_13_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_13_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_13_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_13_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_13_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_13_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_13_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_14 Register USXGMII_PDI_INDIRECT_14 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_14 0x38
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_14 0x00D3DC38u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_14_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_14_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_14_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_14_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_14_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_14_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_14_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_15 Register USXGMII_PDI_INDIRECT_15 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_15 0x3C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_15 0x00D3DC3Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_15_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_15_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_15_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_15_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_15_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_15_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_15_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_16 Register USXGMII_PDI_INDIRECT_16 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_16 0x40
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_16 0x00D3DC40u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_16_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_16_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_16_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_16_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_16_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_16_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_16_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_17 Register USXGMII_PDI_INDIRECT_17 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_17 0x44
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_17 0x00D3DC44u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_17_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_17_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_17_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_17_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_17_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_17_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_17_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_18 Register USXGMII_PDI_INDIRECT_18 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_18 0x48
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_18 0x00D3DC48u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_18_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_18_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_18_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_18_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_18_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_18_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_18_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_19 Register USXGMII_PDI_INDIRECT_19 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_19 0x4C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_19 0x00D3DC4Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_19_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_19_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_19_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_19_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_19_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_19_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_19_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_20 Register USXGMII_PDI_INDIRECT_20 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_20 0x50
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_20 0x00D3DC50u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_20_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_20_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_20_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_20_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_20_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_20_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_20_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_21 Register USXGMII_PDI_INDIRECT_21 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_21 0x54
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_21 0x00D3DC54u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_21_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_21_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_21_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_21_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_21_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_21_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_21_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_22 Register USXGMII_PDI_INDIRECT_22 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_22 0x58
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_22 0x00D3DC58u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_22_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_22_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_22_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_22_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_22_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_22_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_22_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_23 Register USXGMII_PDI_INDIRECT_23 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_23 0x5C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_23 0x00D3DC5Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_23_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_23_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_23_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_23_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_23_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_23_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_23_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_24 Register USXGMII_PDI_INDIRECT_24 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_24 0x60
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_24 0x00D3DC60u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_24_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_24_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_24_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_24_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_24_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_24_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_24_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_25 Register USXGMII_PDI_INDIRECT_25 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_25 0x64
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_25 0x00D3DC64u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_25_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_25_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_25_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_25_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_25_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_25_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_25_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_26 Register USXGMII_PDI_INDIRECT_26 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_26 0x68
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_26 0x00D3DC68u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_26_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_26_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_26_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_26_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_26_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_26_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_26_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_27 Register USXGMII_PDI_INDIRECT_27 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_27 0x6C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_27 0x00D3DC6Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_27_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_27_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_27_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_27_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_27_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_27_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_27_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_28 Register USXGMII_PDI_INDIRECT_28 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_28 0x70
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_28 0x00D3DC70u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_28_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_28_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_28_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_28_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_28_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_28_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_28_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_29 Register USXGMII_PDI_INDIRECT_29 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_29 0x74
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_29 0x00D3DC74u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_29_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_29_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_29_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_29_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_29_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_29_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_29_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_30 Register USXGMII_PDI_INDIRECT_30 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_30 0x78
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_30 0x00D3DC78u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_30_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_30_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_30_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_30_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_30_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_30_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_30_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_31 Register USXGMII_PDI_INDIRECT_31 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_31 0x7C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_31 0x00D3DC7Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_31_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_31_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_31_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_31_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_31_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_31_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_31_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_32 Register USXGMII_PDI_INDIRECT_32 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_32 0x80
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_32 0x00D3DC80u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_32_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_32_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_32_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_32_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_32_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_32_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_32_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_33 Register USXGMII_PDI_INDIRECT_33 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_33 0x84
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_33 0x00D3DC84u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_33_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_33_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_33_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_33_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_33_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_33_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_33_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_34 Register USXGMII_PDI_INDIRECT_34 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_34 0x88
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_34 0x00D3DC88u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_34_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_34_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_34_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_34_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_34_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_34_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_34_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_35 Register USXGMII_PDI_INDIRECT_35 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_35 0x8C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_35 0x00D3DC8Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_35_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_35_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_35_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_35_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_35_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_35_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_35_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_36 Register USXGMII_PDI_INDIRECT_36 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_36 0x90
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_36 0x00D3DC90u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_36_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_36_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_36_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_36_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_36_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_36_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_36_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_37 Register USXGMII_PDI_INDIRECT_37 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_37 0x94
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_37 0x00D3DC94u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_37_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_37_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_37_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_37_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_37_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_37_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_37_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_38 Register USXGMII_PDI_INDIRECT_38 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_38 0x98
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_38 0x00D3DC98u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_38_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_38_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_38_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_38_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_38_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_38_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_38_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_39 Register USXGMII_PDI_INDIRECT_39 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_39 0x9C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_39 0x00D3DC9Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_39_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_39_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_39_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_39_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_39_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_39_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_39_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_40 Register USXGMII_PDI_INDIRECT_40 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_40 0xA0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_40 0x00D3DCA0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_40_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_40_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_40_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_40_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_40_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_40_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_40_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_41 Register USXGMII_PDI_INDIRECT_41 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_41 0xA4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_41 0x00D3DCA4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_41_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_41_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_41_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_41_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_41_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_41_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_41_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_42 Register USXGMII_PDI_INDIRECT_42 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_42 0xA8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_42 0x00D3DCA8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_42_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_42_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_42_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_42_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_42_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_42_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_42_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_43 Register USXGMII_PDI_INDIRECT_43 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_43 0xAC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_43 0x00D3DCACu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_43_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_43_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_43_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_43_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_43_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_43_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_43_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_44 Register USXGMII_PDI_INDIRECT_44 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_44 0xB0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_44 0x00D3DCB0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_44_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_44_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_44_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_44_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_44_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_44_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_44_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_45 Register USXGMII_PDI_INDIRECT_45 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_45 0xB4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_45 0x00D3DCB4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_45_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_45_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_45_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_45_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_45_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_45_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_45_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_46 Register USXGMII_PDI_INDIRECT_46 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_46 0xB8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_46 0x00D3DCB8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_46_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_46_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_46_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_46_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_46_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_46_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_46_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_47 Register USXGMII_PDI_INDIRECT_47 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_47 0xBC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_47 0x00D3DCBCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_47_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_47_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_47_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_47_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_47_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_47_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_47_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_48 Register USXGMII_PDI_INDIRECT_48 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_48 0xC0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_48 0x00D3DCC0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_48_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_48_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_48_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_48_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_48_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_48_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_48_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_49 Register USXGMII_PDI_INDIRECT_49 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_49 0xC4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_49 0x00D3DCC4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_49_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_49_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_49_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_49_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_49_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_49_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_49_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_50 Register USXGMII_PDI_INDIRECT_50 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_50 0xC8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_50 0x00D3DCC8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_50_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_50_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_50_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_50_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_50_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_50_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_50_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_51 Register USXGMII_PDI_INDIRECT_51 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_51 0xCC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_51 0x00D3DCCCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_51_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_51_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_51_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_51_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_51_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_51_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_51_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_52 Register USXGMII_PDI_INDIRECT_52 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_52 0xD0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_52 0x00D3DCD0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_52_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_52_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_52_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_52_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_52_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_52_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_52_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_53 Register USXGMII_PDI_INDIRECT_53 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_53 0xD4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_53 0x00D3DCD4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_53_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_53_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_53_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_53_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_53_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_53_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_53_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_54 Register USXGMII_PDI_INDIRECT_54 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_54 0xD8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_54 0x00D3DCD8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_54_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_54_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_54_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_54_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_54_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_54_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_54_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_55 Register USXGMII_PDI_INDIRECT_55 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_55 0xDC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_55 0x00D3DCDCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_55_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_55_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_55_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_55_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_55_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_55_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_55_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_56 Register USXGMII_PDI_INDIRECT_56 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_56 0xE0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_56 0x00D3DCE0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_56_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_56_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_56_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_56_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_56_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_56_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_56_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_57 Register USXGMII_PDI_INDIRECT_57 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_57 0xE4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_57 0x00D3DCE4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_57_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_57_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_57_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_57_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_57_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_57_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_57_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_58 Register USXGMII_PDI_INDIRECT_58 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_58 0xE8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_58 0x00D3DCE8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_58_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_58_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_58_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_58_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_58_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_58_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_58_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_59 Register USXGMII_PDI_INDIRECT_59 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_59 0xEC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_59 0x00D3DCECu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_59_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_59_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_59_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_59_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_59_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_59_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_59_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_60 Register USXGMII_PDI_INDIRECT_60 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_60 0xF0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_60 0x00D3DCF0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_60_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_60_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_60_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_60_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_60_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_60_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_60_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_61 Register USXGMII_PDI_INDIRECT_61 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_61 0xF4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_61 0x00D3DCF4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_61_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_61_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_61_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_61_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_61_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_61_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_61_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_62 Register USXGMII_PDI_INDIRECT_62 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_62 0xF8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_62 0x00D3DCF8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_62_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_62_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_62_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_62_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_62_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_62_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_62_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_63 Register USXGMII_PDI_INDIRECT_63 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_63 0xFC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_63 0x00D3DCFCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_63_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_63_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_63_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_63_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_63_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_63_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_63_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_64 Register USXGMII_PDI_INDIRECT_64 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_64 0x100
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_64 0x00D3DD00u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_64_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_64_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_64_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_64_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_64_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_64_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_64_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_65 Register USXGMII_PDI_INDIRECT_65 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_65 0x104
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_65 0x00D3DD04u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_65_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_65_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_65_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_65_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_65_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_65_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_65_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_66 Register USXGMII_PDI_INDIRECT_66 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_66 0x108
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_66 0x00D3DD08u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_66_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_66_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_66_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_66_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_66_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_66_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_66_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_67 Register USXGMII_PDI_INDIRECT_67 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_67 0x10C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_67 0x00D3DD0Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_67_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_67_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_67_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_67_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_67_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_67_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_67_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_68 Register USXGMII_PDI_INDIRECT_68 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_68 0x110
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_68 0x00D3DD10u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_68_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_68_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_68_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_68_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_68_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_68_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_68_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_69 Register USXGMII_PDI_INDIRECT_69 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_69 0x114
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_69 0x00D3DD14u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_69_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_69_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_69_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_69_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_69_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_69_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_69_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_70 Register USXGMII_PDI_INDIRECT_70 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_70 0x118
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_70 0x00D3DD18u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_70_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_70_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_70_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_70_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_70_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_70_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_70_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_71 Register USXGMII_PDI_INDIRECT_71 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_71 0x11C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_71 0x00D3DD1Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_71_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_71_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_71_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_71_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_71_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_71_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_71_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_72 Register USXGMII_PDI_INDIRECT_72 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_72 0x120
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_72 0x00D3DD20u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_72_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_72_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_72_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_72_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_72_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_72_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_72_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_73 Register USXGMII_PDI_INDIRECT_73 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_73 0x124
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_73 0x00D3DD24u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_73_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_73_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_73_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_73_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_73_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_73_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_73_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_74 Register USXGMII_PDI_INDIRECT_74 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_74 0x128
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_74 0x00D3DD28u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_74_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_74_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_74_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_74_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_74_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_74_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_74_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_75 Register USXGMII_PDI_INDIRECT_75 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_75 0x12C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_75 0x00D3DD2Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_75_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_75_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_75_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_75_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_75_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_75_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_75_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_76 Register USXGMII_PDI_INDIRECT_76 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_76 0x130
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_76 0x00D3DD30u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_76_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_76_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_76_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_76_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_76_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_76_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_76_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_77 Register USXGMII_PDI_INDIRECT_77 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_77 0x134
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_77 0x00D3DD34u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_77_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_77_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_77_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_77_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_77_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_77_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_77_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_78 Register USXGMII_PDI_INDIRECT_78 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_78 0x138
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_78 0x00D3DD38u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_78_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_78_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_78_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_78_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_78_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_78_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_78_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_79 Register USXGMII_PDI_INDIRECT_79 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_79 0x13C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_79 0x00D3DD3Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_79_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_79_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_79_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_79_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_79_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_79_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_79_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_80 Register USXGMII_PDI_INDIRECT_80 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_80 0x140
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_80 0x00D3DD40u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_80_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_80_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_80_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_80_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_80_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_80_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_80_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_81 Register USXGMII_PDI_INDIRECT_81 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_81 0x144
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_81 0x00D3DD44u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_81_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_81_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_81_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_81_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_81_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_81_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_81_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_82 Register USXGMII_PDI_INDIRECT_82 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_82 0x148
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_82 0x00D3DD48u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_82_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_82_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_82_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_82_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_82_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_82_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_82_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_83 Register USXGMII_PDI_INDIRECT_83 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_83 0x14C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_83 0x00D3DD4Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_83_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_83_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_83_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_83_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_83_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_83_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_83_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_84 Register USXGMII_PDI_INDIRECT_84 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_84 0x150
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_84 0x00D3DD50u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_84_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_84_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_84_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_84_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_84_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_84_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_84_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_85 Register USXGMII_PDI_INDIRECT_85 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_85 0x154
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_85 0x00D3DD54u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_85_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_85_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_85_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_85_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_85_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_85_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_85_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_86 Register USXGMII_PDI_INDIRECT_86 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_86 0x158
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_86 0x00D3DD58u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_86_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_86_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_86_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_86_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_86_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_86_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_86_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_87 Register USXGMII_PDI_INDIRECT_87 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_87 0x15C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_87 0x00D3DD5Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_87_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_87_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_87_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_87_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_87_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_87_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_87_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_88 Register USXGMII_PDI_INDIRECT_88 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_88 0x160
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_88 0x00D3DD60u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_88_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_88_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_88_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_88_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_88_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_88_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_88_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_89 Register USXGMII_PDI_INDIRECT_89 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_89 0x164
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_89 0x00D3DD64u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_89_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_89_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_89_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_89_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_89_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_89_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_89_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_90 Register USXGMII_PDI_INDIRECT_90 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_90 0x168
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_90 0x00D3DD68u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_90_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_90_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_90_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_90_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_90_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_90_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_90_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_91 Register USXGMII_PDI_INDIRECT_91 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_91 0x16C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_91 0x00D3DD6Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_91_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_91_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_91_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_91_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_91_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_91_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_91_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_92 Register USXGMII_PDI_INDIRECT_92 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_92 0x170
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_92 0x00D3DD70u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_92_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_92_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_92_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_92_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_92_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_92_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_92_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_93 Register USXGMII_PDI_INDIRECT_93 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_93 0x174
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_93 0x00D3DD74u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_93_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_93_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_93_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_93_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_93_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_93_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_93_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_94 Register USXGMII_PDI_INDIRECT_94 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_94 0x178
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_94 0x00D3DD78u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_94_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_94_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_94_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_94_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_94_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_94_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_94_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_95 Register USXGMII_PDI_INDIRECT_95 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_95 0x17C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_95 0x00D3DD7Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_95_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_95_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_95_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_95_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_95_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_95_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_95_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_96 Register USXGMII_PDI_INDIRECT_96 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_96 0x180
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_96 0x00D3DD80u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_96_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_96_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_96_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_96_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_96_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_96_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_96_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_97 Register USXGMII_PDI_INDIRECT_97 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_97 0x184
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_97 0x00D3DD84u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_97_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_97_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_97_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_97_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_97_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_97_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_97_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_98 Register USXGMII_PDI_INDIRECT_98 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_98 0x188
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_98 0x00D3DD88u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_98_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_98_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_98_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_98_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_98_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_98_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_98_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_99 Register USXGMII_PDI_INDIRECT_99 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_99 0x18C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_99 0x00D3DD8Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_99_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_99_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_99_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_99_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_99_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_99_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_99_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_100 Register USXGMII_PDI_INDIRECT_100 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_100 0x190
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_100 0x00D3DD90u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_100_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_100_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_100_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_100_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_100_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_100_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_100_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_101 Register USXGMII_PDI_INDIRECT_101 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_101 0x194
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_101 0x00D3DD94u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_101_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_101_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_101_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_101_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_101_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_101_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_101_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_102 Register USXGMII_PDI_INDIRECT_102 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_102 0x198
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_102 0x00D3DD98u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_102_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_102_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_102_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_102_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_102_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_102_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_102_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_103 Register USXGMII_PDI_INDIRECT_103 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_103 0x19C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_103 0x00D3DD9Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_103_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_103_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_103_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_103_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_103_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_103_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_103_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_104 Register USXGMII_PDI_INDIRECT_104 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_104 0x1A0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_104 0x00D3DDA0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_104_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_104_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_104_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_104_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_104_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_104_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_104_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_105 Register USXGMII_PDI_INDIRECT_105 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_105 0x1A4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_105 0x00D3DDA4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_105_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_105_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_105_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_105_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_105_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_105_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_105_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_106 Register USXGMII_PDI_INDIRECT_106 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_106 0x1A8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_106 0x00D3DDA8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_106_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_106_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_106_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_106_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_106_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_106_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_106_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_107 Register USXGMII_PDI_INDIRECT_107 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_107 0x1AC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_107 0x00D3DDACu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_107_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_107_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_107_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_107_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_107_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_107_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_107_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_108 Register USXGMII_PDI_INDIRECT_108 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_108 0x1B0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_108 0x00D3DDB0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_108_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_108_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_108_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_108_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_108_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_108_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_108_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_109 Register USXGMII_PDI_INDIRECT_109 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_109 0x1B4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_109 0x00D3DDB4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_109_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_109_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_109_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_109_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_109_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_109_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_109_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_110 Register USXGMII_PDI_INDIRECT_110 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_110 0x1B8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_110 0x00D3DDB8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_110_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_110_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_110_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_110_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_110_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_110_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_110_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_111 Register USXGMII_PDI_INDIRECT_111 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_111 0x1BC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_111 0x00D3DDBCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_111_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_111_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_111_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_111_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_111_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_111_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_111_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_112 Register USXGMII_PDI_INDIRECT_112 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_112 0x1C0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_112 0x00D3DDC0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_112_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_112_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_112_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_112_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_112_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_112_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_112_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_113 Register USXGMII_PDI_INDIRECT_113 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_113 0x1C4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_113 0x00D3DDC4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_113_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_113_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_113_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_113_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_113_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_113_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_113_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_114 Register USXGMII_PDI_INDIRECT_114 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_114 0x1C8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_114 0x00D3DDC8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_114_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_114_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_114_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_114_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_114_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_114_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_114_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_115 Register USXGMII_PDI_INDIRECT_115 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_115 0x1CC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_115 0x00D3DDCCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_115_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_115_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_115_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_115_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_115_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_115_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_115_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_116 Register USXGMII_PDI_INDIRECT_116 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_116 0x1D0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_116 0x00D3DDD0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_116_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_116_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_116_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_116_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_116_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_116_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_116_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_117 Register USXGMII_PDI_INDIRECT_117 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_117 0x1D4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_117 0x00D3DDD4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_117_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_117_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_117_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_117_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_117_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_117_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_117_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_118 Register USXGMII_PDI_INDIRECT_118 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_118 0x1D8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_118 0x00D3DDD8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_118_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_118_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_118_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_118_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_118_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_118_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_118_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_119 Register USXGMII_PDI_INDIRECT_119 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_119 0x1DC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_119 0x00D3DDDCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_119_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_119_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_119_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_119_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_119_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_119_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_119_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_120 Register USXGMII_PDI_INDIRECT_120 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_120 0x1E0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_120 0x00D3DDE0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_120_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_120_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_120_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_120_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_120_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_120_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_120_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_121 Register USXGMII_PDI_INDIRECT_121 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_121 0x1E4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_121 0x00D3DDE4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_121_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_121_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_121_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_121_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_121_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_121_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_121_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_122 Register USXGMII_PDI_INDIRECT_122 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_122 0x1E8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_122 0x00D3DDE8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_122_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_122_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_122_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_122_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_122_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_122_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_122_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_123 Register USXGMII_PDI_INDIRECT_123 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_123 0x1EC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_123 0x00D3DDECu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_123_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_123_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_123_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_123_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_123_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_123_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_123_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_124 Register USXGMII_PDI_INDIRECT_124 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_124 0x1F0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_124 0x00D3DDF0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_124_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_124_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_124_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_124_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_124_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_124_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_124_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_125 Register USXGMII_PDI_INDIRECT_125 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_125 0x1F4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_125 0x00D3DDF4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_125_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_125_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_125_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_125_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_125_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_125_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_125_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_126 Register USXGMII_PDI_INDIRECT_126 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_126 0x1F8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_126 0x00D3DDF8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_126_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_126_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_126_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_126_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_126_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_126_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_126_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_127 Register USXGMII_PDI_INDIRECT_127 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_127 0x1FC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_127 0x00D3DDFCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_127_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_127_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_127_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_127_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_127_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_127_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_127_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_128 Register USXGMII_PDI_INDIRECT_128 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_128 0x200
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_128 0x00D3DE00u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_128_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_128_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_128_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_128_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_128_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_128_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_128_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_129 Register USXGMII_PDI_INDIRECT_129 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_129 0x204
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_129 0x00D3DE04u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_129_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_129_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_129_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_129_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_129_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_129_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_129_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_130 Register USXGMII_PDI_INDIRECT_130 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_130 0x208
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_130 0x00D3DE08u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_130_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_130_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_130_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_130_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_130_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_130_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_130_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_131 Register USXGMII_PDI_INDIRECT_131 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_131 0x20C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_131 0x00D3DE0Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_131_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_131_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_131_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_131_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_131_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_131_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_131_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_132 Register USXGMII_PDI_INDIRECT_132 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_132 0x210
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_132 0x00D3DE10u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_132_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_132_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_132_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_132_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_132_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_132_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_132_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_133 Register USXGMII_PDI_INDIRECT_133 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_133 0x214
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_133 0x00D3DE14u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_133_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_133_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_133_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_133_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_133_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_133_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_133_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_134 Register USXGMII_PDI_INDIRECT_134 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_134 0x218
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_134 0x00D3DE18u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_134_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_134_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_134_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_134_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_134_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_134_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_134_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_135 Register USXGMII_PDI_INDIRECT_135 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_135 0x21C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_135 0x00D3DE1Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_135_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_135_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_135_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_135_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_135_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_135_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_135_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_136 Register USXGMII_PDI_INDIRECT_136 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_136 0x220
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_136 0x00D3DE20u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_136_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_136_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_136_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_136_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_136_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_136_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_136_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_137 Register USXGMII_PDI_INDIRECT_137 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_137 0x224
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_137 0x00D3DE24u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_137_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_137_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_137_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_137_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_137_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_137_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_137_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_138 Register USXGMII_PDI_INDIRECT_138 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_138 0x228
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_138 0x00D3DE28u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_138_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_138_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_138_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_138_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_138_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_138_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_138_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_139 Register USXGMII_PDI_INDIRECT_139 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_139 0x22C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_139 0x00D3DE2Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_139_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_139_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_139_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_139_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_139_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_139_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_139_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_140 Register USXGMII_PDI_INDIRECT_140 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_140 0x230
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_140 0x00D3DE30u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_140_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_140_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_140_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_140_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_140_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_140_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_140_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_141 Register USXGMII_PDI_INDIRECT_141 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_141 0x234
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_141 0x00D3DE34u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_141_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_141_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_141_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_141_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_141_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_141_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_141_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_142 Register USXGMII_PDI_INDIRECT_142 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_142 0x238
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_142 0x00D3DE38u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_142_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_142_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_142_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_142_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_142_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_142_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_142_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_143 Register USXGMII_PDI_INDIRECT_143 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_143 0x23C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_143 0x00D3DE3Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_143_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_143_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_143_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_143_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_143_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_143_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_143_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_144 Register USXGMII_PDI_INDIRECT_144 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_144 0x240
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_144 0x00D3DE40u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_144_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_144_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_144_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_144_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_144_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_144_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_144_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_145 Register USXGMII_PDI_INDIRECT_145 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_145 0x244
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_145 0x00D3DE44u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_145_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_145_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_145_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_145_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_145_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_145_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_145_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_146 Register USXGMII_PDI_INDIRECT_146 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_146 0x248
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_146 0x00D3DE48u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_146_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_146_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_146_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_146_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_146_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_146_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_146_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_147 Register USXGMII_PDI_INDIRECT_147 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_147 0x24C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_147 0x00D3DE4Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_147_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_147_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_147_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_147_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_147_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_147_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_147_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_148 Register USXGMII_PDI_INDIRECT_148 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_148 0x250
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_148 0x00D3DE50u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_148_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_148_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_148_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_148_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_148_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_148_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_148_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_149 Register USXGMII_PDI_INDIRECT_149 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_149 0x254
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_149 0x00D3DE54u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_149_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_149_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_149_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_149_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_149_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_149_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_149_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_150 Register USXGMII_PDI_INDIRECT_150 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_150 0x258
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_150 0x00D3DE58u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_150_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_150_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_150_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_150_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_150_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_150_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_150_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_151 Register USXGMII_PDI_INDIRECT_151 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_151 0x25C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_151 0x00D3DE5Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_151_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_151_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_151_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_151_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_151_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_151_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_151_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_152 Register USXGMII_PDI_INDIRECT_152 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_152 0x260
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_152 0x00D3DE60u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_152_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_152_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_152_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_152_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_152_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_152_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_152_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_153 Register USXGMII_PDI_INDIRECT_153 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_153 0x264
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_153 0x00D3DE64u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_153_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_153_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_153_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_153_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_153_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_153_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_153_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_154 Register USXGMII_PDI_INDIRECT_154 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_154 0x268
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_154 0x00D3DE68u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_154_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_154_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_154_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_154_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_154_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_154_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_154_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_155 Register USXGMII_PDI_INDIRECT_155 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_155 0x26C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_155 0x00D3DE6Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_155_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_155_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_155_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_155_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_155_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_155_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_155_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_156 Register USXGMII_PDI_INDIRECT_156 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_156 0x270
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_156 0x00D3DE70u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_156_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_156_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_156_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_156_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_156_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_156_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_156_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_157 Register USXGMII_PDI_INDIRECT_157 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_157 0x274
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_157 0x00D3DE74u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_157_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_157_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_157_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_157_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_157_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_157_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_157_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_158 Register USXGMII_PDI_INDIRECT_158 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_158 0x278
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_158 0x00D3DE78u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_158_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_158_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_158_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_158_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_158_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_158_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_158_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_159 Register USXGMII_PDI_INDIRECT_159 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_159 0x27C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_159 0x00D3DE7Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_159_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_159_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_159_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_159_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_159_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_159_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_159_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_160 Register USXGMII_PDI_INDIRECT_160 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_160 0x280
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_160 0x00D3DE80u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_160_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_160_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_160_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_160_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_160_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_160_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_160_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_161 Register USXGMII_PDI_INDIRECT_161 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_161 0x284
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_161 0x00D3DE84u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_161_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_161_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_161_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_161_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_161_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_161_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_161_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_162 Register USXGMII_PDI_INDIRECT_162 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_162 0x288
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_162 0x00D3DE88u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_162_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_162_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_162_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_162_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_162_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_162_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_162_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_163 Register USXGMII_PDI_INDIRECT_163 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_163 0x28C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_163 0x00D3DE8Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_163_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_163_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_163_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_163_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_163_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_163_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_163_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_164 Register USXGMII_PDI_INDIRECT_164 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_164 0x290
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_164 0x00D3DE90u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_164_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_164_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_164_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_164_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_164_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_164_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_164_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_165 Register USXGMII_PDI_INDIRECT_165 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_165 0x294
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_165 0x00D3DE94u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_165_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_165_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_165_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_165_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_165_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_165_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_165_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_166 Register USXGMII_PDI_INDIRECT_166 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_166 0x298
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_166 0x00D3DE98u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_166_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_166_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_166_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_166_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_166_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_166_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_166_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_167 Register USXGMII_PDI_INDIRECT_167 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_167 0x29C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_167 0x00D3DE9Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_167_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_167_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_167_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_167_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_167_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_167_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_167_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_168 Register USXGMII_PDI_INDIRECT_168 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_168 0x2A0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_168 0x00D3DEA0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_168_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_168_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_168_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_168_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_168_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_168_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_168_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_169 Register USXGMII_PDI_INDIRECT_169 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_169 0x2A4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_169 0x00D3DEA4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_169_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_169_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_169_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_169_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_169_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_169_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_169_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_170 Register USXGMII_PDI_INDIRECT_170 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_170 0x2A8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_170 0x00D3DEA8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_170_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_170_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_170_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_170_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_170_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_170_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_170_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_171 Register USXGMII_PDI_INDIRECT_171 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_171 0x2AC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_171 0x00D3DEACu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_171_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_171_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_171_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_171_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_171_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_171_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_171_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_172 Register USXGMII_PDI_INDIRECT_172 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_172 0x2B0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_172 0x00D3DEB0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_172_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_172_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_172_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_172_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_172_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_172_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_172_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_173 Register USXGMII_PDI_INDIRECT_173 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_173 0x2B4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_173 0x00D3DEB4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_173_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_173_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_173_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_173_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_173_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_173_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_173_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_174 Register USXGMII_PDI_INDIRECT_174 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_174 0x2B8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_174 0x00D3DEB8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_174_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_174_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_174_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_174_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_174_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_174_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_174_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_175 Register USXGMII_PDI_INDIRECT_175 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_175 0x2BC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_175 0x00D3DEBCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_175_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_175_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_175_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_175_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_175_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_175_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_175_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_176 Register USXGMII_PDI_INDIRECT_176 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_176 0x2C0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_176 0x00D3DEC0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_176_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_176_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_176_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_176_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_176_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_176_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_176_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_177 Register USXGMII_PDI_INDIRECT_177 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_177 0x2C4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_177 0x00D3DEC4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_177_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_177_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_177_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_177_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_177_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_177_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_177_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_178 Register USXGMII_PDI_INDIRECT_178 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_178 0x2C8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_178 0x00D3DEC8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_178_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_178_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_178_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_178_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_178_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_178_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_178_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_179 Register USXGMII_PDI_INDIRECT_179 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_179 0x2CC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_179 0x00D3DECCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_179_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_179_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_179_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_179_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_179_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_179_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_179_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_180 Register USXGMII_PDI_INDIRECT_180 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_180 0x2D0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_180 0x00D3DED0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_180_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_180_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_180_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_180_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_180_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_180_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_180_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_181 Register USXGMII_PDI_INDIRECT_181 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_181 0x2D4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_181 0x00D3DED4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_181_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_181_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_181_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_181_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_181_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_181_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_181_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_182 Register USXGMII_PDI_INDIRECT_182 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_182 0x2D8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_182 0x00D3DED8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_182_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_182_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_182_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_182_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_182_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_182_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_182_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_183 Register USXGMII_PDI_INDIRECT_183 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_183 0x2DC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_183 0x00D3DEDCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_183_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_183_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_183_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_183_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_183_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_183_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_183_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_184 Register USXGMII_PDI_INDIRECT_184 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_184 0x2E0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_184 0x00D3DEE0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_184_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_184_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_184_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_184_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_184_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_184_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_184_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_185 Register USXGMII_PDI_INDIRECT_185 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_185 0x2E4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_185 0x00D3DEE4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_185_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_185_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_185_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_185_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_185_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_185_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_185_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_186 Register USXGMII_PDI_INDIRECT_186 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_186 0x2E8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_186 0x00D3DEE8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_186_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_186_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_186_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_186_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_186_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_186_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_186_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_187 Register USXGMII_PDI_INDIRECT_187 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_187 0x2EC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_187 0x00D3DEECu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_187_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_187_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_187_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_187_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_187_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_187_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_187_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_188 Register USXGMII_PDI_INDIRECT_188 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_188 0x2F0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_188 0x00D3DEF0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_188_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_188_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_188_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_188_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_188_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_188_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_188_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_189 Register USXGMII_PDI_INDIRECT_189 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_189 0x2F4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_189 0x00D3DEF4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_189_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_189_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_189_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_189_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_189_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_189_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_189_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_190 Register USXGMII_PDI_INDIRECT_190 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_190 0x2F8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_190 0x00D3DEF8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_190_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_190_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_190_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_190_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_190_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_190_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_190_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_191 Register USXGMII_PDI_INDIRECT_191 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_191 0x2FC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_191 0x00D3DEFCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_191_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_191_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_191_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_191_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_191_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_191_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_191_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_192 Register USXGMII_PDI_INDIRECT_192 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_192 0x300
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_192 0x00D3DF00u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_192_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_192_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_192_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_192_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_192_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_192_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_192_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_193 Register USXGMII_PDI_INDIRECT_193 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_193 0x304
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_193 0x00D3DF04u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_193_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_193_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_193_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_193_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_193_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_193_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_193_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_194 Register USXGMII_PDI_INDIRECT_194 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_194 0x308
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_194 0x00D3DF08u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_194_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_194_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_194_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_194_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_194_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_194_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_194_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_195 Register USXGMII_PDI_INDIRECT_195 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_195 0x30C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_195 0x00D3DF0Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_195_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_195_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_195_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_195_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_195_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_195_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_195_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_196 Register USXGMII_PDI_INDIRECT_196 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_196 0x310
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_196 0x00D3DF10u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_196_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_196_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_196_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_196_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_196_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_196_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_196_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_197 Register USXGMII_PDI_INDIRECT_197 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_197 0x314
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_197 0x00D3DF14u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_197_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_197_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_197_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_197_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_197_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_197_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_197_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_198 Register USXGMII_PDI_INDIRECT_198 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_198 0x318
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_198 0x00D3DF18u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_198_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_198_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_198_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_198_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_198_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_198_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_198_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_199 Register USXGMII_PDI_INDIRECT_199 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_199 0x31C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_199 0x00D3DF1Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_199_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_199_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_199_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_199_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_199_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_199_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_199_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_200 Register USXGMII_PDI_INDIRECT_200 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_200 0x320
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_200 0x00D3DF20u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_200_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_200_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_200_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_200_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_200_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_200_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_200_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_201 Register USXGMII_PDI_INDIRECT_201 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_201 0x324
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_201 0x00D3DF24u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_201_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_201_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_201_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_201_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_201_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_201_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_201_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_202 Register USXGMII_PDI_INDIRECT_202 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_202 0x328
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_202 0x00D3DF28u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_202_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_202_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_202_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_202_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_202_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_202_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_202_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_203 Register USXGMII_PDI_INDIRECT_203 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_203 0x32C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_203 0x00D3DF2Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_203_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_203_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_203_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_203_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_203_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_203_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_203_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_204 Register USXGMII_PDI_INDIRECT_204 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_204 0x330
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_204 0x00D3DF30u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_204_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_204_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_204_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_204_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_204_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_204_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_204_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_205 Register USXGMII_PDI_INDIRECT_205 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_205 0x334
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_205 0x00D3DF34u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_205_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_205_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_205_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_205_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_205_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_205_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_205_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_206 Register USXGMII_PDI_INDIRECT_206 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_206 0x338
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_206 0x00D3DF38u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_206_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_206_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_206_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_206_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_206_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_206_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_206_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_207 Register USXGMII_PDI_INDIRECT_207 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_207 0x33C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_207 0x00D3DF3Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_207_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_207_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_207_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_207_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_207_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_207_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_207_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_208 Register USXGMII_PDI_INDIRECT_208 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_208 0x340
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_208 0x00D3DF40u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_208_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_208_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_208_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_208_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_208_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_208_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_208_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_209 Register USXGMII_PDI_INDIRECT_209 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_209 0x344
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_209 0x00D3DF44u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_209_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_209_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_209_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_209_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_209_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_209_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_209_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_210 Register USXGMII_PDI_INDIRECT_210 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_210 0x348
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_210 0x00D3DF48u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_210_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_210_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_210_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_210_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_210_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_210_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_210_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_211 Register USXGMII_PDI_INDIRECT_211 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_211 0x34C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_211 0x00D3DF4Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_211_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_211_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_211_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_211_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_211_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_211_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_211_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_212 Register USXGMII_PDI_INDIRECT_212 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_212 0x350
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_212 0x00D3DF50u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_212_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_212_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_212_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_212_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_212_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_212_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_212_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_213 Register USXGMII_PDI_INDIRECT_213 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_213 0x354
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_213 0x00D3DF54u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_213_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_213_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_213_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_213_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_213_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_213_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_213_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_214 Register USXGMII_PDI_INDIRECT_214 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_214 0x358
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_214 0x00D3DF58u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_214_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_214_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_214_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_214_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_214_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_214_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_214_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_215 Register USXGMII_PDI_INDIRECT_215 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_215 0x35C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_215 0x00D3DF5Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_215_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_215_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_215_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_215_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_215_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_215_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_215_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_216 Register USXGMII_PDI_INDIRECT_216 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_216 0x360
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_216 0x00D3DF60u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_216_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_216_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_216_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_216_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_216_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_216_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_216_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_217 Register USXGMII_PDI_INDIRECT_217 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_217 0x364
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_217 0x00D3DF64u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_217_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_217_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_217_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_217_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_217_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_217_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_217_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_218 Register USXGMII_PDI_INDIRECT_218 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_218 0x368
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_218 0x00D3DF68u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_218_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_218_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_218_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_218_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_218_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_218_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_218_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_219 Register USXGMII_PDI_INDIRECT_219 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_219 0x36C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_219 0x00D3DF6Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_219_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_219_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_219_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_219_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_219_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_219_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_219_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_220 Register USXGMII_PDI_INDIRECT_220 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_220 0x370
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_220 0x00D3DF70u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_220_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_220_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_220_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_220_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_220_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_220_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_220_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_221 Register USXGMII_PDI_INDIRECT_221 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_221 0x374
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_221 0x00D3DF74u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_221_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_221_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_221_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_221_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_221_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_221_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_221_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_222 Register USXGMII_PDI_INDIRECT_222 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_222 0x378
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_222 0x00D3DF78u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_222_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_222_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_222_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_222_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_222_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_222_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_222_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_223 Register USXGMII_PDI_INDIRECT_223 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_223 0x37C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_223 0x00D3DF7Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_223_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_223_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_223_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_223_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_223_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_223_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_223_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_224 Register USXGMII_PDI_INDIRECT_224 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_224 0x380
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_224 0x00D3DF80u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_224_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_224_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_224_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_224_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_224_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_224_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_224_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_225 Register USXGMII_PDI_INDIRECT_225 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_225 0x384
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_225 0x00D3DF84u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_225_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_225_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_225_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_225_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_225_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_225_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_225_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_226 Register USXGMII_PDI_INDIRECT_226 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_226 0x388
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_226 0x00D3DF88u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_226_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_226_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_226_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_226_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_226_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_226_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_226_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_227 Register USXGMII_PDI_INDIRECT_227 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_227 0x38C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_227 0x00D3DF8Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_227_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_227_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_227_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_227_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_227_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_227_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_227_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_228 Register USXGMII_PDI_INDIRECT_228 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_228 0x390
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_228 0x00D3DF90u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_228_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_228_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_228_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_228_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_228_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_228_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_228_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_229 Register USXGMII_PDI_INDIRECT_229 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_229 0x394
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_229 0x00D3DF94u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_229_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_229_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_229_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_229_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_229_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_229_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_229_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_230 Register USXGMII_PDI_INDIRECT_230 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_230 0x398
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_230 0x00D3DF98u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_230_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_230_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_230_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_230_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_230_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_230_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_230_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_231 Register USXGMII_PDI_INDIRECT_231 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_231 0x39C
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_231 0x00D3DF9Cu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_231_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_231_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_231_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_231_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_231_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_231_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_231_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_232 Register USXGMII_PDI_INDIRECT_232 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_232 0x3A0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_232 0x00D3DFA0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_232_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_232_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_232_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_232_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_232_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_232_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_232_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_233 Register USXGMII_PDI_INDIRECT_233 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_233 0x3A4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_233 0x00D3DFA4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_233_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_233_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_233_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_233_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_233_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_233_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_233_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_234 Register USXGMII_PDI_INDIRECT_234 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_234 0x3A8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_234 0x00D3DFA8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_234_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_234_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_234_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_234_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_234_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_234_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_234_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_235 Register USXGMII_PDI_INDIRECT_235 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_235 0x3AC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_235 0x00D3DFACu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_235_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_235_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_235_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_235_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_235_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_235_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_235_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_236 Register USXGMII_PDI_INDIRECT_236 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_236 0x3B0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_236 0x00D3DFB0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_236_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_236_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_236_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_236_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_236_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_236_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_236_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_237 Register USXGMII_PDI_INDIRECT_237 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_237 0x3B4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_237 0x00D3DFB4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_237_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_237_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_237_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_237_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_237_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_237_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_237_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_238 Register USXGMII_PDI_INDIRECT_238 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_238 0x3B8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_238 0x00D3DFB8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_238_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_238_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_238_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_238_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_238_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_238_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_238_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_239 Register USXGMII_PDI_INDIRECT_239 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_239 0x3BC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_239 0x00D3DFBCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_239_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_239_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_239_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_239_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_239_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_239_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_239_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_240 Register USXGMII_PDI_INDIRECT_240 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_240 0x3C0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_240 0x00D3DFC0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_240_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_240_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_240_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_240_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_240_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_240_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_240_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_241 Register USXGMII_PDI_INDIRECT_241 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_241 0x3C4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_241 0x00D3DFC4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_241_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_241_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_241_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_241_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_241_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_241_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_241_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_242 Register USXGMII_PDI_INDIRECT_242 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_242 0x3C8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_242 0x00D3DFC8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_242_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_242_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_242_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_242_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_242_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_242_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_242_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_243 Register USXGMII_PDI_INDIRECT_243 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_243 0x3CC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_243 0x00D3DFCCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_243_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_243_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_243_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_243_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_243_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_243_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_243_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_244 Register USXGMII_PDI_INDIRECT_244 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_244 0x3D0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_244 0x00D3DFD0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_244_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_244_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_244_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_244_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_244_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_244_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_244_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_245 Register USXGMII_PDI_INDIRECT_245 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_245 0x3D4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_245 0x00D3DFD4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_245_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_245_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_245_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_245_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_245_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_245_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_245_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_246 Register USXGMII_PDI_INDIRECT_246 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_246 0x3D8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_246 0x00D3DFD8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_246_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_246_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_246_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_246_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_246_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_246_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_246_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_247 Register USXGMII_PDI_INDIRECT_247 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_247 0x3DC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_247 0x00D3DFDCu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_247_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_247_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_247_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_247_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_247_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_247_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_247_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_248 Register USXGMII_PDI_INDIRECT_248 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_248 0x3E0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_248 0x00D3DFE0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_248_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_248_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_248_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_248_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_248_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_248_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_248_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_249 Register USXGMII_PDI_INDIRECT_249 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_249 0x3E4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_249 0x00D3DFE4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_249_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_249_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_249_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_249_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_249_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_249_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_249_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_250 Register USXGMII_PDI_INDIRECT_250 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_250 0x3E8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_250 0x00D3DFE8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_250_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_250_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_250_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_250_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_250_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_250_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_250_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_251 Register USXGMII_PDI_INDIRECT_251 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_251 0x3EC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_251 0x00D3DFECu

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_251_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_251_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_251_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_251_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_251_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_251_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_251_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_252 Register USXGMII_PDI_INDIRECT_252 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_252 0x3F0
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_252 0x00D3DFF0u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_252_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_252_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_252_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_252_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_252_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_252_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_252_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_253 Register USXGMII_PDI_INDIRECT_253 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_253 0x3F4
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_253 0x00D3DFF4u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_253_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_253_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_253_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_253_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_253_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_253_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_253_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_INDIRECT_254 Register USXGMII_PDI_INDIRECT_254 - USXGMII Interface Control Register
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_INDIRECT_254 0x3F8
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_INDIRECT_254 0x00D3DFF8u

//! Register Reset Value
#define USXGMII_PDI_INDIRECT_254_RST 0x00000000u

//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_254_BYTE0_POS 0
//! Field BYTE0 - Byte 0
#define USXGMII_PDI_INDIRECT_254_BYTE0_MASK 0xFu

//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_254_BYTE1_POS 4
//! Field BYTE1 - Byte 1
#define USXGMII_PDI_INDIRECT_254_BYTE1_MASK 0xF0u

//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_254_RES_POS 8
//! Field RES - Reserved
#define USXGMII_PDI_INDIRECT_254_RES_MASK 0xFF00u

//! @}

//! \defgroup USXGMII_PDI_BASEADRR Register USXGMII_PDI_BASEADRR - Base Address for XPCS register indirect access
//! @{

//! Register Offset (relative)
#define USXGMII_PDI_BASEADRR 0x3FC
//! Register Offset (absolute) for 1st Instance USXGMII_PDI_REGISTERS
#define USXGMII_PDI_REGISTERS_USXGMII_PDI_BASEADRR 0x00D3DFFCu

//! Register Reset Value
#define USXGMII_PDI_BASEADRR_RST 0x00000000u

//! Field BADDR - Base Address
#define USXGMII_PDI_BASEADRR_BADDR_POS 0
//! Field BADDR - Base Address
#define USXGMII_PDI_BASEADRR_BADDR_MASK 0xFFFFu

//! Field RES - Reserved
#define USXGMII_PDI_BASEADRR_RES_POS 16
//! Field RES - Reserved
#define USXGMII_PDI_BASEADRR_RES_MASK 0xFFFF0000u

//! @}

//! @}

#endif
