
*** Running vivado
    with args -log modulator_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modulator_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source modulator_wrapper.tcl -notrace
Command: synth_design -top modulator_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 864.941 ; gain = 234.676
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function get_board_info_f does not always return a value [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/sine_package_rtl.vhd:97]
WARNING: [Synth 8-1565] actual for formal port div_factor_freqhigh is neither a static name nor a globally static expression [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_rtl.vhd:66]
WARNING: [Synth 8-1565] actual for formal port div_factor_freqlow is neither a static name nor a globally static expression [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_rtl.vhd:67]
INFO: [Synth 8-638] synthesizing module 'modulator_wrapper' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_wrapper_rtl.vhd:32]
	Parameter this_module_is_top_g bound to: 1'b0 
	Parameter board_name_g bound to: "zedboard" - type: string 
	Parameter design_setting_g bound to: 174'b000000000000000000000000111111110011111111110000000000000000000000000000000000000000000000000000010000000000110000000000000000000000000000000000000000000000000000010000001100 
INFO: [Synth 8-638] synthesizing module 'modulator' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_rtl.vhd:22]
	Parameter design_setting_g bound to: 174'b000000000000000000000000111111110011111111110000000000000000000000000000000000000000000000000000010000000000110000000000000000000000000000000000000000000000000000010000001100 
INFO: [Synth 8-638] synthesizing module 'frequency_trigger' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/frequency_trigger_rtl.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'frequency_trigger' (1#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/frequency_trigger_rtl.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/counter_rtl.vhd:16]
	Parameter cnt_value_g bound to: 255 - type: integer 
	Parameter depth_g bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/counter_rtl.vhd:16]
INFO: [Synth 8-638] synthesizing module 'sine' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/digital_sine_rtl.vhd:18]
	Parameter depth_g bound to: 8 - type: integer 
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sine' (3#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/digital_sine_rtl.vhd:18]
INFO: [Synth 8-638] synthesizing module 'pwm' [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/pwm_rtl.vhd:20]
	Parameter width_g bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (4#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/pwm_rtl.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'modulator' (5#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_rtl.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'modulator_wrapper' (6#1) [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/sources_1/imports/tutorial code/modulator_wrapper_rtl.vhd:32]
WARNING: [Synth 8-3331] design modulator_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 935.738 ; gain = 305.473
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 935.738 ; gain = 305.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 935.738 ; gain = 305.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 935.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/constrs_1/new/modulator.xdc]
Finished Parsing XDC File [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/constrs_1/new/modulator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [S:/digital system design/Lab_D/part_1/modulator/modulator.srcs/constrs_1/new/modulator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/modulator_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/modulator_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1033.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1033.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register ampl_cnt_s_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pwm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           load_new_ampl |                               00 |                               00
                pwm_high |                               01 |                               01
                 pwm_low |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pwm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module frequency_trigger 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module sine 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register pwmmodulator/sine/ampl_cnt_s_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design modulator_wrapper has unconnected port clk_n
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------------------------+---------------+----------------+
|Module Name       | RTL Object                   | Depth x Width | Implemented As | 
+------------------+------------------------------+---------------+----------------+
|modulator_wrapper | pwmmodulator/sine/sine_s_reg | 256x12        | Block RAM      | 
+------------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1033.176 ; gain = 402.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1040.363 ; gain = 410.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance pwmmodulator/sine/sine_s_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1041.559 ; gain = 411.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.375 ; gain = 416.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.375 ; gain = 416.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.375 ; gain = 416.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.375 ; gain = 416.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.418 ; gain = 416.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.418 ; gain = 416.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    44|
|3     |LUT1     |     6|
|4     |LUT2     |   123|
|5     |LUT3     |     7|
|6     |LUT4     |    19|
|7     |LUT5     |     2|
|8     |LUT6     |    15|
|9     |RAMB18E1 |     1|
|10    |FDRE     |   108|
|11    |IBUF     |     2|
|12    |OBUF     |     1|
+------+---------+------+

Report Instance Areas: 
+------+----------------+--------------------+------+
|      |Instance        |Module              |Cells |
+------+----------------+--------------------+------+
|1     |top             |                    |   329|
|2     |  pwmmodulator  |modulator           |   325|
|3     |    counterampl |counter             |    18|
|4     |    freq_ce     |frequency_trigger   |   103|
|5     |    pwmmodule   |pwm                 |   179|
|6     |      fsm_ce    |frequency_trigger_0 |   119|
|7     |    sine        |sine                |    25|
+------+----------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.418 ; gain = 416.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1046.418 ; gain = 318.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1046.418 ; gain = 416.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1046.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1059.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1059.199 ; gain = 751.891
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1059.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'S:/digital system design/Lab_D/part_1/modulator/modulator.runs/synth_1/modulator_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modulator_wrapper_utilization_synth.rpt -pb modulator_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 23 17:46:08 2024...
