$date
	Mon Jun 16 21:55:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! y0_behav $end
$var wire 1 " y0_gate $end
$var wire 1 # y1_behav $end
$var wire 1 $ y1_gate $end
$var reg 1 % e $end
$var reg 1 & i $end
$var integer 32 ' ip [31:0] $end
$var reg 1 ( s $end
$scope module behav $end
$var wire 1 ) e $end
$var wire 1 * i $end
$var wire 1 + s $end
$var reg 1 , y0 $end
$var reg 1 - y1 $end
$upscope $end
$scope module gate $end
$var wire 1 ) e $end
$var wire 1 * i $end
$var wire 1 + s $end
$var wire 1 . s_not $end
$var wire 1 " y0 $end
$var wire 1 $ y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
0+
0*
0)
0(
b0 '
0&
0%
0$
0#
0"
0!
$end
#12
1&
1*
b1 '
#24
0.
1(
1+
0&
0*
b10 '
#36
1&
1*
b11 '
#48
1.
1%
1)
0(
0+
0&
0*
b100 '
#60
1,
1!
1"
1&
1*
b101 '
#72
0.
0,
0!
0"
1(
1+
0&
0*
b110 '
#84
1-
1#
1$
1&
1*
b111 '
#96
b1000 '
