Warning (10268): Verilog HDL information at counter_persona2_v1.v(12): always construct contains both blocking and non-blocking assignments File: /media/dloubach/data/sw-test-projects/cvsoc_board/cyclone-v-soc-partial-reconfig-hw/counter_persona2_v1.v Line: 12
