INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blocked_carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/improved_giulio_fast_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module improved_giulio_fast_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module partial_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
