#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr  8 15:07:10 2025
# Process ID         : 16575
# Current directory  : /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1
# Command line       : vivado -log lfsr_with_seed.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lfsr_with_seed.tcl
# Log file           : /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1/lfsr_with_seed.vds
# Journal file       : /home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1/vivado.jou
# Running On         : joshg-XPS-13-9340
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2498.784 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16187 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20482 MB
# Available Virtual  : 13624 MB
#-----------------------------------------------------------
source lfsr_with_seed.tcl -notrace
Command: synth_design -top lfsr_with_seed -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.953 ; gain = 418.828 ; free physical = 2725 ; free virtual = 11696
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'ready' is neither a static name nor a globally static expression [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/lfsr_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'lfsr_with_seed' [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/lfsr_top.vhd:37]
INFO: [Synth 8-638] synthesizing module 'bram_seed_generator' [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/bram_seed_generator.vhd:37]
INFO: [Synth 8-6157] synthesizing module 'bram' [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1/.Xil/Vivado-16575-joshg-XPS-13-9340/realtime/bram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bram' (0#1) [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1/.Xil/Vivado-16575-joshg-XPS-13-9340/realtime/bram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_seed_generator' (0#1) [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/bram_seed_generator.vhd:37]
INFO: [Synth 8-638] synthesizing module 'lfsr_4bit' [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/lfsr.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'lfsr_4bit' (0#1) [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/lfsr.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'lfsr_with_seed' (0#1) [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/sources_1/new/lfsr_top.vhd:37]
WARNING: [Synth 8-7129] Port row_select[3] in module bram_seed_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2202.922 ; gain = 493.797 ; free physical = 2644 ; free virtual = 11615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.734 ; gain = 511.609 ; free physical = 2640 ; free virtual = 11612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2220.734 ; gain = 511.609 ; free physical = 2640 ; free virtual = 11612
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.734 ; gain = 0.000 ; free physical = 2649 ; free virtual = 11620
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.gen/sources_1/ip/bram_1/bram/bram_in_context.xdc] for cell 'seed_passthroug/ram_inst'
Finished Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.gen/sources_1/ip/bram_1/bram/bram_in_context.xdc] for cell 'seed_passthroug/ram_inst'
Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/constrs_1/new/lfsr_constraints.xdc]
Finished Parsing XDC File [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/constrs_1/new/lfsr_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.srcs/constrs_1/new/lfsr_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lfsr_with_seed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lfsr_with_seed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.484 ; gain = 0.000 ; free physical = 2637 ; free virtual = 11609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2346.484 ; gain = 0.000 ; free physical = 2637 ; free virtual = 11609
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'seed_passthroug/ram_inst' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2346.484 ; gain = 637.359 ; free physical = 2653 ; free virtual = 11625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2354.488 ; gain = 645.363 ; free physical = 2653 ; free virtual = 11625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for seed_passthroug/ram_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2354.488 ; gain = 645.363 ; free physical = 2653 ; free virtual = 11625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2354.488 ; gain = 645.363 ; free physical = 2650 ; free virtual = 11623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port row_select[3] in module lfsr_with_seed is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2354.488 ; gain = 645.363 ; free physical = 2699 ; free virtual = 11676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2403.488 ; gain = 694.363 ; free physical = 2546 ; free virtual = 11524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.504 ; gain = 704.379 ; free physical = 2539 ; free virtual = 11516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2423.520 ; gain = 714.395 ; free physical = 2531 ; free virtual = 11508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |bram |     1|
|2     |BUFG |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     5|
|5     |LUT4 |     2|
|6     |FDRE |    14|
|7     |IBUF |     7|
|8     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.332 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2575.332 ; gain = 740.457 ; free physical = 2402 ; free virtual = 11380
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.340 ; gain = 866.207 ; free physical = 2402 ; free virtual = 11380
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2575.340 ; gain = 0.000 ; free physical = 2401 ; free virtual = 11379
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2631.359 ; gain = 0.000 ; free physical = 2566 ; free virtual = 11544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c4813023
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2631.359 ; gain = 1116.793 ; free physical = 2566 ; free virtual = 11544
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1772.301; main = 1772.301; forked = 268.373
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3263.543; main = 2631.363; forked = 917.055
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2655.371 ; gain = 0.000 ; free physical = 2566 ; free virtual = 11544
INFO: [Common 17-1381] The checkpoint '/home/joshg/Documents/hardware-security/final-project/BRAM-PUF/PUF_BRAM/PUF_BRAM.runs/synth_1/lfsr_with_seed.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lfsr_with_seed_utilization_synth.rpt -pb lfsr_with_seed_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  8 15:07:40 2025...
