// Seed: 2068852227
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    output tri0  id_3,
    input  uwire id_4,
    input  wire  id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  tri1  id_8,
    input  uwire id_9,
    input  uwire id_10,
    input  wor   id_11
);
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output logic id_3,
    input  tri1  id_4,
    output tri1  id_5
);
  always @(1 or posedge {id_0{id_1}}) begin
    id_3 <= 1;
  end
  module_0(
      id_2, id_0, id_5, id_5, id_0, id_2, id_5, id_4, id_2, id_1, id_4, id_1
  );
endmodule
