// Seed: 1713187156
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input uwire id_11,
    input wire id_12,
    input wand id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    output wand id_17,
    input wand id_18,
    input supply1 id_19,
    output supply1 id_20,
    input tri id_21,
    input uwire id_22,
    input tri0 id_23,
    input wire id_24,
    output tri1 id_25,
    input uwire id_26
);
  tri1 id_28 = id_5 * 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
);
  assign id_0 = 1'b0;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
