{"vcs1":{"timestamp_begin":1727604041.359883546, "rt":2.27, "ut":0.99, "st":0.47}}
{"vcselab":{"timestamp_begin":1727604043.721224885, "rt":0.90, "ut":0.29, "st":0.07}}
{"link":{"timestamp_begin":1727604044.708048334, "rt":0.53, "ut":0.26, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727604040.725399849}
{"VCS_COMP_START_TIME": 1727604040.725399849}
{"VCS_COMP_END_TIME": 1727604046.547700009}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 353832}}
{"stitch_vcselab": {"peak_mem": 242184}}
