#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 22 20:28:08 2022
# Process ID: 14280
# Current directory: F:/jisuanjizuchengyuanli/vivado2.2/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11148 F:\jisuanjizuchengyuanli\vivado2.2\lab5\lab5.xpr
# Log file: F:/jisuanjizuchengyuanli/vivado2.2/lab5/vivado.log
# Journal file: F:/jisuanjizuchengyuanli/vivado2.2/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 681.383 ; gain = 63.152
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v
update_compile_order -fileset sources_1
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v w ]
add_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new/Pdu_cpu.xdc w ]
add_files -fileset constrs_1 F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/constrs_1/new/Pdu_cpu.xdc
set_property -dict [list CONFIG.coefficient_file {D:/rars/zuyuan/lab5/hazards_test.coe}] [get_ips instrcution_memory]
generate_target all [get_files  F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instrcution_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instrcution_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instrcution_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instrcution_memory'...
catch { config_ip_cache -export [get_ips -all instrcution_memory] }
export_ip_user_files -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci] -no_script -sync -force -quiet
reset_run instrcution_memory_synth_1
launch_runs -jobs 4 instrcution_memory_synth_1
[Sat Apr 23 16:18:52 2022] Launched instrcution_memory_synth_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/instrcution_memory_synth_1/runme.log
export_simulation -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/instrcution_memory.xci] -directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files -ipstatic_source_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/modelsim} {questa=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/questa} {riviera=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/riviera} {activehdl=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {D:/rars/zuyuan/lab5/data.coe}] [get_ips data_memory]
generate_target all [get_files  F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_memory'...
catch { config_ip_cache -export [get_ips -all data_memory] }
export_ip_user_files -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci] -no_script -sync -force -quiet
reset_run data_memory_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/data_memory_synth_1

launch_runs -jobs 4 data_memory_synth_1
[Sat Apr 23 16:19:15 2022] Launched data_memory_synth_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/data_memory_synth_1/runme.log
export_simulation -of_objects [get_files F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/data_memory.xci] -directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files -ipstatic_source_dir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/modelsim} {questa=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/questa} {riviera=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/riviera} {activehdl=F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 23 16:23:16 2022] Launched synth_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/synth_1/runme.log
[Sat Apr 23 16:23:16 2022] Launched impl_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1988.133 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 23 16:49:11 2022] Launched synth_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/synth_1/runme.log
[Sat Apr 23 16:49:11 2022] Launched impl_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
file mkdir F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v w ]
add_files -fileset sim_1 F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_behav xil_defaultlib.pdu_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_behav xil_defaultlib.pdu_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/pdu_cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 91.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 23 18:16:08 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2185.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pdu_cpu_tb_behav -key {Behavioral:sim_1:Functional:pdu_cpu_tb} -tclbatch {pdu_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pdu_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pdu_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2341.781 ; gain = 156.320
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.238 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pdu_cpu_tb_behav -key {Behavioral:sim_1:Functional:pdu_cpu_tb} -tclbatch {pdu_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source pdu_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pdu_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
report_drivers {/pdu_cpu_tb/p4/ir}
Drivers for /pdu_cpu_tb/p4/ir[31:0]
WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF] WARNING: [#UNDEF]   0 : Net /pdu_cpu_tb/p4/ir[31]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[30]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[29]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[28]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[27]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[26]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[25]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[24]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[23]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[22]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[21]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[20]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[19]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[18]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[17]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[16]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[15]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[14]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[13]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[12]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[11]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[10]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[9]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[8]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[7]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[6]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[5]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[4]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[3]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  0 : Net /pdu_cpu_tb/p4/ir[2]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[1]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
  1 : Net /pdu_cpu_tb/p4/ir[0]
     : Driver Implicit process at F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:41
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               230000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               250000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               270000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               270000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               265000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               235000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               235000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'control' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:112]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               165000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               965000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               405000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               685000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.i1.inst at time               765000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.i1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               805000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:185]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               405000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               685000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.i1.inst at time               765000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.i1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               805000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrcution_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/Hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_2_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/mux_3_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_3_32
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/pdu_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sim_1/new/pdu_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pdu
Compiling module xil_defaultlib.pc
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instrcution_memory
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.Hazard_detection_unit
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.mux_2_32
Compiling module xil_defaultlib.Forwarding_unit
Compiling module xil_defaultlib.mux_3_32
Compiling module xil_defaultlib.alu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.cpu_pl
Compiling module xil_defaultlib.pdu_cpu
Compiling module xil_defaultlib.pdu_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pdu_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               405000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               685000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.i1.inst at time               765000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.i1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               805000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: Too many words specified in data file data_memory.mif
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               205000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               405000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               685000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.i1.inst at time               765000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.i1.inst is         255
WARNING in pdu_cpu_tb.p4.c1.d1.inst at time               805000 ns: 
Reading from out-of-range address. Max address in pdu_cpu_tb.p4.c1.d1.inst is         255
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Apr 23 21:13:38 2022] Launched synth_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/synth_1/runme.log
[Sat Apr 23 21:13:38 2022] Launched impl_1...
Run output will be captured here: F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.runs/impl_1/pdu_cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6ED46A
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.238 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys4DDR-210292A6ED46A" may be locked by another hw_server.
close_hw
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pdu_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/data_memory.mif'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/hazards_test.coe'
INFO: [SIM-utils-43] Exported 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim/instrcution_memory.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pdu_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9d6eb58619af4e29ac0b3a9d2303dc13 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pdu_cpu_tb_behav xil_defaultlib.pdu_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:79]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'ra2' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:109]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [F:/jisuanjizuchengyuanli/vivado2.2/lab5/lab5.srcs/sources_1/new/cpu_pl.v:187]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
