{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686327236184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686327236188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 09:13:56 2023 " "Processing started: Fri Jun 09 09:13:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686327236188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686327236188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off address_flash_sim -c address_flash_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off address_flash_sim -c address_flash_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686327236193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686327236585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686327236585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_flash_sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_flash_sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_flash_sim " "Found entity 1: address_flash_sim" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686327246846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686327246846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "address_flash_sim " "Elaborating entity \"address_flash_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686327246862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "byteenable\[0\] VCC " "Pin \"byteenable\[0\]\" is stuck at VCC" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686327247351 "|address_flash_sim|byteenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "byteenable\[1\] VCC " "Pin \"byteenable\[1\]\" is stuck at VCC" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686327247351 "|address_flash_sim|byteenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "byteenable\[2\] VCC " "Pin \"byteenable\[2\]\" is stuck at VCC" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686327247351 "|address_flash_sim|byteenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "byteenable\[3\] VCC " "Pin \"byteenable\[3\]\" is stuck at VCC" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686327247351 "|address_flash_sim|byteenable[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686327247351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686327247416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686327247688 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686327247688 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[8\] " "No output dependent on input pin \"in_data\[8\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[9\] " "No output dependent on input pin \"in_data\[9\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[10\] " "No output dependent on input pin \"in_data\[10\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[11\] " "No output dependent on input pin \"in_data\[11\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[12\] " "No output dependent on input pin \"in_data\[12\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[13\] " "No output dependent on input pin \"in_data\[13\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[14\] " "No output dependent on input pin \"in_data\[14\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[15\] " "No output dependent on input pin \"in_data\[15\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[16\] " "No output dependent on input pin \"in_data\[16\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[17\] " "No output dependent on input pin \"in_data\[17\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[18\] " "No output dependent on input pin \"in_data\[18\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[19\] " "No output dependent on input pin \"in_data\[19\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[20\] " "No output dependent on input pin \"in_data\[20\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[21\] " "No output dependent on input pin \"in_data\[21\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[22\] " "No output dependent on input pin \"in_data\[22\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[23\] " "No output dependent on input pin \"in_data\[23\]\"" {  } { { "address_flash_sim.sv" "" { Text "D:/cpen311/lab2_template_de1soc/template_de1soc/simulation_wave/address_flash_sim/address_flash_sim.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686327247720 "|address_flash_sim|in_data[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686327247720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686327247720 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686327247720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686327247720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686327247720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686327247757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 09:14:07 2023 " "Processing ended: Fri Jun 09 09:14:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686327247757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686327247757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686327247757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686327247757 ""}
