
////////////////////////////////////////////////////////////////////////////////////////
                                       CELLO V2.1                                       
                                 and.v + Bth1C1G1T1.UCF                                 
////////////////////////////////////////////////////////////////////////////////////////

new_out: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/temp_out/and.v
verilog: and.v
v_loc: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs/and.v
new_in: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/library/verilogs
new_out: /home/lexo/Desktop/practica-repos/Cello-v2-1-Core/temp_out/and.v



////////////////////////////////////////////////////////////////////////////////////////
                                 End of Logic Synthesis                                 
////////////////////////////////////////////////////////////////////////////////////////




////////////////////////////////////////////////////////////////////////////////////////
                            condition checks for valid input                            
////////////////////////////////////////////////////////////////////////////////////////


NETLIST:
isvalid: True

INPUTS (including the communication devices): 
num IN-SENSORS in Bth1C1G1T1.UCF in-UCF: 3
num IN-STRUCTURES in Bth1C1G1T1.UCF in-UCF: 3
num IN-MODELS in Bth1C1G1T1.UCF in-UCF: 3
num IN-PARTS in Bth1C1G1T1.UCF in-UCF: 3
num IN-NODES in and.v netlist: 2
['BA_sensor', 'IPTG_sensor', 'aTc_sensor']
Valid input match!

OUTPUTS: 
num OUT-SENSORS in Bth1C1G1T1.UCF out-UCF: 2
num OUT-STRUCTURES in Bth1C1G1T1.UCF out-UCF: 2
num OUT-MODELS in Bth1C1G1T1.UCF out-UCF: 2
num OUT-PARTS in Bth1C1G1T1.UCF out-UCF: 2
num OUT-NODES in and.v netlist: 1
['nanoluc_reporter', 'nanoluc_reporter_2']
Valid output match!

GATES: 
num PARTS in Bth1C1G1T1.UCF UCF: 36
num STRUCTURES in Bth1C1G1T1.UCF UCF: 7
num MODELS in Bth1C1G1T1.UCF UCF: 7
num GATES in Bth1C1G1T1.UCF UCF: 7
num GATE USES: [7, True]
num GATES in and.v netlist: 3
['M1', 'M2', 'M3', 'M4', 'M5', 'M6', 'M7']
['Gate1', 'Gate2', 'Gate3', 'Gate4', 'Gate5', 'Gate6', 'Gate7']
Valid intermediate match!

#2,520 possible permutations for and.v.v+Bth1C1G1T1.UCF...
(#2,520.0 permutations of UCF gate groups confirmed.)

////////////////////////////////////////////////////////////////////////////////////////
                                End of condition checks                                 
////////////////////////////////////////////////////////////////////////////////////////


Condition check passed? True


////////////////////////////////////////////////////////////////////////////////////////
                               Beginning GATE ASSIGNMENT                                
////////////////////////////////////////////////////////////////////////////////////////


Listing available assignments from UCF: 
['BA_sensor', 'IPTG_sensor', 'aTc_sensor']
['nanoluc_reporter', 'nanoluc_reporter_2']
['M7', 'M4', 'M1', 'M6', 'M3', 'M5', 'M2']

Netlist de-construction: 
[a, b]
[81, 82, 83]
[out]

Netlist requirements: 
need 2 inputs
need 1 outputs
need 3 gates

////////////////////////////////////////////////////////////////////////////////////////
                Running SIMULATED ANNEALING gate-assignment algorithm...                
////////////////////////////////////////////////////////////////////////////////////////



∫ *** DEBUG *** ∫ ERROR calculating input score for input IPTG_sensor 2 with ymax: 4.29668167 and ymin: 0.02731338, with function STATE * (ymax - ymin) + ymin
name 'ymax' is not defined



∫ *** DEBUG *** ∫ ERROR calculating input score for input BA_sensor 3 with ymax: 1.4801473 and ymin: 0.01346367, with function STATE * (ymax - ymin) + ymin
name 'ymax' is not defined

Cello object deleted...

Exiting Cello...
