
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000159                       # Number of seconds simulated
sim_ticks                                   159195500                       # Number of ticks simulated
final_tick                                  159195500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 233855                       # Simulator instruction rate (inst/s)
host_op_rate                                   235665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7927295                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741152                       # Number of bytes of host memory used
host_seconds                                    20.08                       # Real time elapsed on the host
sim_insts                                     4696264                       # Number of instructions simulated
sim_ops                                       4732598                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         34880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        118080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             159360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu00.inst            545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2490                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        219101671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        741729509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          4824257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          2814150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2010107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          2010107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1206064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          2010107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2010107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           402021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1608086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1001033321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    219101671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      4824257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      2814150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2010107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1206064                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst      1608086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       402021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233976463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       219101671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       741729509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         4824257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         2814150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2010107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         2010107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1206064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         2010107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2010107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          402021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1608086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1001033321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 159360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  159360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           27                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     159155500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2490                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          378                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.015873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.210627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.792061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          144     38.10%     38.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     14.02%     52.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           36      9.52%     61.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      3.44%     65.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      2.12%     67.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.12%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.38%     71.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.85%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          100     26.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          378                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     24432000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                71119500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9812.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28562.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1001.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1001.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2102                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63917.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2094120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1142625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10639200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             10171200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61463385                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             39675750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              125186280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            802.553322                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     65748250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85265750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   718200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   391875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8377200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             10171200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             63830880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             37590750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              121080105                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            776.297587                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     63103750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      88824750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 40546                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           37797                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1451                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              36932                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 33171                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           89.816419                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1034                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                110                       # Number of system calls
system.cpu00.numCycles                         318392                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            63573                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       428571                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     40546                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            34205                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      209159                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  3073                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   49156                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 815                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           274273                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.683177                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.020160                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 201584     73.50%     73.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3241      1.18%     74.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   5726      2.09%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   1346      0.49%     77.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   6031      2.20%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   1089      0.40%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   5440      1.98%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  17818      6.50%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  31998     11.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             274273                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.127346                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.346048                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  57457                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              151229                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   56180                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                8215                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1192                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1252                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 355                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               450732                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1318                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1192                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  61238                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  4296                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        13477                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   60474                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              133596                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               447158                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 3407                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 3689                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               124252                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            544127                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             2225395                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         721719                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              509223                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  34904                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              147                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          147                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   43684                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              76652                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             48154                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads            1045                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            512                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   441150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               284                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  427602                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             857                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         24396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        77086                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       274273                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.559038                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.820484                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            146838     53.54%     53.54% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             15497      5.65%     59.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              9327      3.40%     62.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             16993      6.20%     68.78% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             85618     31.22%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        274273                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 1459    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              248091     58.02%     58.02% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              57614     13.47%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.49% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              75053     17.55%     89.05% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             46841     10.95%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               427602                       # Type of FU issued
system.cpu00.iq.rate                         1.343005                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      1459                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.003412                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          1131737                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          465868                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       424441                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               429033                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            129                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         5127                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1934                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          153                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1192                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  3469                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 344                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            441441                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             202                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               76652                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              48154                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              140                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 290                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          522                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          648                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1170                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              426207                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               74365                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1395                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                     121056                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  35292                       # Number of branches executed
system.cpu00.iew.exec_stores                    46691                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.338623                       # Inst execution rate
system.cpu00.iew.wb_sent                       424884                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      424469                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  321464                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  628822                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.333165                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.511216                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         24409                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1107                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       270606                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.541126                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.505307                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       161715     59.76%     59.76% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        33455     12.36%     72.12% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        13756      5.08%     77.21% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         6061      2.24%     79.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        13160      4.86%     84.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        11648      4.30%     88.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         8343      3.08%     91.70% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2794      1.03%     92.73% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        19674      7.27%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       270606                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             387794                       # Number of instructions committed
system.cpu00.commit.committedOps               417038                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       117745                       # Number of memory references committed
system.cpu00.commit.loads                       71525                       # Number of loads committed
system.cpu00.commit.membars                       113                       # Number of memory barriers committed
system.cpu00.commit.branches                    34141                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  383574                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                373                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         241881     58.00%     58.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         57409     13.77%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.77% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         71525     17.15%     88.92% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46220     11.08%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          417038                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               19674                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     691819                       # The number of ROB reads
system.cpu00.rob.rob_writes                    886577                       # The number of ROB writes
system.cpu00.timesIdled                           446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         44119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    387794                       # Number of Instructions Simulated
system.cpu00.committedOps                      417038                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.821034                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.821034                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             1.217977                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.217977                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 669809                       # number of integer regfile reads
system.cpu00.int_regfile_writes                328354                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1497759                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 189503                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                125464                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2522                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         753.578309                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             75366                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3542                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.277809                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70801250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   753.578309                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.735916                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.735916                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          966                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          243407                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         243407                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        69758                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         69758                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         5446                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5446                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        75204                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          75204                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        75209                       # number of overall hits
system.cpu00.dcache.overall_hits::total         75209                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         3983                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         3983                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        40621                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        40621                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        44604                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        44604                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        44604                       # number of overall misses
system.cpu00.dcache.overall_misses::total        44604                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     55307195                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     55307195                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2084277300                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2084277300                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       180000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       180000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        21500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        21500                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2139584495                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2139584495                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2139584495                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2139584495                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        73741                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        73741                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46067                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46067                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       119808                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       119808                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       119813                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       119813                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.054013                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.054013                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.881781                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.881781                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.372296                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.372296                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.372280                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.372280                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 13885.813457                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 13885.813457                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 51310.339480                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 51310.339480                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        45000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        45000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7166.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7166.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 47968.444422                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 47968.444422                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 47968.444422                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 47968.444422                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          967                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              29                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.344828                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2279                       # number of writebacks
system.cpu00.dcache.writebacks::total            2279                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3288                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3288                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37725                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37725                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        41013                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        41013                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        41013                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        41013                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          695                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          695                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2896                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2896                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3591                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3591                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3591                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3591                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     18640780                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     18640780                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    144582970                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    144582970                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       173000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    163223750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    163223750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    163223750                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    163223750                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.062865                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.062865                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.029973                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.029973                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.029972                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.029972                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 26821.266187                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 26821.266187                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 49925.058702                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 49925.058702                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        43250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43250                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  5666.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 45453.564467                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 45453.564467                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 45453.564467                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 45453.564467                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             260                       # number of replacements
system.cpu00.icache.tags.tagsinuse         313.280498                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             48276                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             652                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           74.042945                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   313.280498                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.611876                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.611876                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          392                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           98964                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          98964                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        48276                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         48276                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        48276                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          48276                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        48276                       # number of overall hits
system.cpu00.icache.overall_hits::total         48276                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          880                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          880                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          880                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          880                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          880                       # number of overall misses
system.cpu00.icache.overall_misses::total          880                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     56970687                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     56970687                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     56970687                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     56970687                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     56970687                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     56970687                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        49156                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        49156                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        49156                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        49156                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        49156                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        49156                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.017902                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.017902                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.017902                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.017902                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.017902                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.017902                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 64739.417045                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 64739.417045                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 64739.417045                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 64739.417045                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 64739.417045                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 64739.417045                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          226                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          226                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          226                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          226                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          226                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          654                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          654                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          654                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          654                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          654                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          654                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     44132296                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     44132296                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     44132296                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     44132296                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     44132296                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     44132296                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.013305                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.013305                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.013305                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.013305                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.013305                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.013305                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 67480.574924                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 67480.574924                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 67480.574924                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 67480.574924                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 67480.574924                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 67480.574924                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 28468                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           28152                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             364                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              25619                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 22709                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           88.641243                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          89716                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            36403                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       304012                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     28468                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            22813                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       49701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   757                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   35028                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 161                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            86490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.530454                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.754537                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  44744     51.73%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    881      1.02%     52.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    204      0.24%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    235      0.27%     53.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    428      0.49%     53.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    233      0.27%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    201      0.23%     54.26% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  17240     19.93%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  22324     25.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              86490                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.317312                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.388604                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  35864                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                9893                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   35515                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                4868                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  349                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                160                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               303418                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  349                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  37078                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  2216                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles          780                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   39123                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                6943                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               301983                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 5126                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1096                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            422629                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1486628                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         488205                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              410455                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  12173                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               32                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   16978                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              74101                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1363                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             619                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores             99                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   299627                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                48                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  300688                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             614                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          7487                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        27859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        86490                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.476564                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.100889                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              4987      5.77%      5.77% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              3223      3.73%      9.49% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              2032      2.35%     11.84% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             11591     13.40%     25.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             64657     74.76%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         86490                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                  784    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              171524     57.04%     57.04% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              49156     16.35%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.39% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              78918     26.25%     99.64% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1090      0.36%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               300688                       # Type of FU issued
system.cpu01.iq.rate                         3.351554                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                       784                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.002607                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           689264                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          307174                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       293919                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               301472                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2052                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          401                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         5582                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  349                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   997                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 286                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            299678                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               74101                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1363                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 223                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                339                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              300174                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               78553                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             514                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      79611                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  27443                       # Number of branches executed
system.cpu01.iew.exec_stores                     1058                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.345825                       # Inst execution rate
system.cpu01.iew.wb_sent                       294072                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      293919                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  250527                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  404169                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     3.276105                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.619857                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          7425                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             335                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        85473                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.418483                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.063925                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        10843     12.69%     12.69% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        33122     38.75%     51.44% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         2838      3.32%     54.76% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1294      1.51%     56.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          766      0.90%     57.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        13824     16.17%     73.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         1700      1.99%     75.33% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         1564      1.83%     77.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        19522     22.84%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        85473                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             291690                       # Number of instructions committed
system.cpu01.commit.committedOps               292188                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        73011                       # Number of memory references committed
system.cpu01.commit.loads                       72049                       # Number of loads committed
system.cpu01.commit.membars                        15                       # Number of memory barriers committed
system.cpu01.commit.branches                    27305                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  264926                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 29                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         170022     58.19%     58.19% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         49155     16.82%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         72049     24.66%     99.67% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          962      0.33%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          292188                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               19522                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     365486                       # The number of ROB reads
system.cpu01.rob.rob_writes                    600310                       # The number of ROB writes
system.cpu01.timesIdled                            33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     228675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    291690                       # Number of Instructions Simulated
system.cpu01.committedOps                      292188                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.307573                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.307573                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.251260                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.251260                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 483178                       # number of integer regfile reads
system.cpu01.int_regfile_writes                249539                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                 1117869                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 163055                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 80374                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             569                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         126.259195                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             70528                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1142                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           61.758319                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   126.259195                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.123300                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.123300                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          148940                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         148940                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        69952                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         69952                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          567                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          567                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data        70519                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          70519                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        70521                       # number of overall hits
system.cpu01.dcache.overall_hits::total         70521                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2972                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2972                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          384                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         3356                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         3356                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         3359                       # number of overall misses
system.cpu01.dcache.overall_misses::total         3359                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     34906670                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     34906670                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      8312500                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      8312500                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        35998                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        35998                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     43219170                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     43219170                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     43219170                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     43219170                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        72924                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        72924                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          951                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          951                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        73875                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        73875                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        73880                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        73880                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.040755                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.040755                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.403785                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.403785                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.045428                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.045428                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.045466                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.045466                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 11745.178331                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 11745.178331                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 21647.135417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 21647.135417                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  4499.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  4499.750000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 12878.179380                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 12878.179380                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 12866.677583                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 12866.677583                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3668                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          298                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             481                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     7.625780                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          298                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          263                       # number of writebacks
system.cpu01.dcache.writebacks::total             263                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         2012                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         2012                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          194                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          194                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2206                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2206                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2206                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2206                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          960                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          960                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          190                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          190                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1150                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1150                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1152                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1152                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     11793533                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     11793533                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      3188250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      3188250                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        23002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        23002                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     14981783                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     14981783                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     14995783                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     14995783                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.013164                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.013164                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.199790                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.199790                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.015567                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.015567                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.015593                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.015593                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 12284.930208                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 12284.930208                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 16780.263158                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 16780.263158                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  2875.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2875.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 13027.637391                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 13027.637391                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 13017.172743                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 13017.172743                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          12.767573                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             34950                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          613.157895                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    12.767573                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.024937                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.024937                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           70113                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          70113                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        34950                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         34950                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        34950                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          34950                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        34950                       # number of overall hits
system.cpu01.icache.overall_hits::total         34950                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           78                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           78                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           78                       # number of overall misses
system.cpu01.icache.overall_misses::total           78                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5409141                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5409141                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5409141                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5409141                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5409141                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5409141                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        35028                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        35028                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        35028                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        35028                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        35028                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        35028                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.002227                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.002227                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.002227                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.002227                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.002227                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.002227                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 69347.961538                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 69347.961538                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 69347.961538                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 69347.961538                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 69347.961538                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 69347.961538                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           21                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           21                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           57                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           57                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           57                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3697326                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3697326                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3697326                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3697326                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3697326                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3697326                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.001627                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.001627                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.001627                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.001627                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.001627                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 64865.368421                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 64865.368421                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 64865.368421                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 64865.368421                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 64865.368421                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 64865.368421                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 29316                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           29007                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             364                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              26003                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 23121                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           88.916663                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                    94                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          89166                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            36164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       306882                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     29316                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            23215                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       49921                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   757                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   34914                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 162                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            86471                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.564247                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.764495                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  44547     51.52%     51.52% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    832      0.96%     52.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    144      0.17%     52.65% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    171      0.20%     52.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    379      0.44%     53.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    176      0.20%     53.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    157      0.18%     53.67% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  17287     19.99%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  22778     26.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              86471                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.328780                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.441693                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  36427                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                8954                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   35620                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                5120                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  349                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                152                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               306267                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 105                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  349                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  37508                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1914                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles          914                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   39614                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                6171                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               304874                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 4888                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  569                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            428426                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1500685                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         492014                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              416911                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  11511                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   15361                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              74385                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1386                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             615                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            119                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   302556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                50                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  302598                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             641                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          6970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        25033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        86471                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.499416                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.078602                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              4764      5.51%      5.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3016      3.49%      9.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1858      2.15%     11.15% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             11466     13.26%     24.41% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             65367     75.59%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         86471                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                  653    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              174610     57.70%     57.70% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              49156     16.24%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.95% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              77743     25.69%     99.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1089      0.36%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               302598                       # Type of FU issued
system.cpu02.iq.rate                         3.393648                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                       653                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.002158                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           692961                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          309591                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       297417                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               303251                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1902                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          424                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         3976                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  349                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   896                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 100                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            302609                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              29                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               74385                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1386                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               25                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   53                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                  10                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          273                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                343                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              302074                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               77387                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             524                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      78441                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  28328                       # Number of branches executed
system.cpu02.iew.exec_stores                     1054                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.387771                       # Inst execution rate
system.cpu02.iew.wb_sent                       297585                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      297417                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  253064                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  409786                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     3.335543                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.617552                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          6907                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             335                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        85526                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.456680                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.058282                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        10017     11.71%     11.71% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        33247     38.87%     50.59% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         3120      3.65%     54.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1489      1.74%     55.97% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          865      1.01%     56.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        13688     16.00%     72.99% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         1772      2.07%     75.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         1474      1.72%     76.79% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        19854     23.21%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        85526                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             295142                       # Number of instructions committed
system.cpu02.commit.committedOps               295636                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        73445                       # Number of memory references committed
system.cpu02.commit.loads                       72483                       # Number of loads committed
system.cpu02.commit.membars                        15                       # Number of memory barriers committed
system.cpu02.commit.branches                    28170                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  267509                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 29                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         173036     58.53%     58.53% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         49155     16.63%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         72483     24.52%     99.67% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          962      0.33%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          295636                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               19854                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     368150                       # The number of ROB reads
system.cpu02.rob.rob_writes                    606103                       # The number of ROB writes
system.cpu02.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     229225                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    295142                       # Number of Instructions Simulated
system.cpu02.committedOps                      295636                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.302112                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.302112                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.310028                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.310028                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 486048                       # number of integer regfile reads
system.cpu02.int_regfile_writes                250844                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                 1124934                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 168381                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 80756                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             717                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         127.342371                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             71144                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs            1286                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           55.321928                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   127.342371                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.124358                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.124358                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.555664                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          149972                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         149972                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        70715                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         70715                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          427                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          427                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        71142                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          71142                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        71144                       # number of overall hits
system.cpu02.dcache.overall_hits::total         71144                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2647                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2647                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          519                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          519                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           13                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         3166                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         3166                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         3169                       # number of overall misses
system.cpu02.dcache.overall_misses::total         3169                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     28347364                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     28347364                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      9960248                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      9960248                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        53500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        53500                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data         9000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total         9000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     38307612                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     38307612                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     38307612                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     38307612                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        73362                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        73362                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          946                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          946                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        74308                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        74308                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        74313                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        74313                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.036081                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.036081                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.548626                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.548626                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.042606                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.042606                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.042644                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.042644                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 10709.242161                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 10709.242161                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 19191.229287                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 19191.229287                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  4115.384615                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  4115.384615                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         3000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 12099.687934                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 12099.687934                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 12088.233512                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 12088.233512                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         2795                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          390                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             333                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     8.393393                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          390                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          284                       # number of writebacks
system.cpu02.dcache.writebacks::total             284                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1609                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1609                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          262                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          262                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1871                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1871                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1871                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1871                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data         1038                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total         1038                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          257                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          257                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1295                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1295                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1297                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1297                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      9842559                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      9842559                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      3885001                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      3885001                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        34000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     13727560                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     13727560                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     13732560                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     13732560                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014149                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014149                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.271670                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.271670                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.017427                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.017427                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.017453                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.017453                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data  9482.234104                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total  9482.234104                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 15116.735409                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 15116.735409                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  2615.384615                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2615.384615                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         1875                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 10600.432432                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 10600.432432                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 10587.941403                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 10587.941403                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          13.383128                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             34842                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          645.222222                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    13.383128                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.026139                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.026139                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           69882                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          69882                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        34842                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         34842                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        34842                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          34842                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        34842                       # number of overall hits
system.cpu02.icache.overall_hits::total         34842                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           72                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           72                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           72                       # number of overall misses
system.cpu02.icache.overall_misses::total           72                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4326905                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4326905                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4326905                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4326905                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4326905                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4326905                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        34914                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        34914                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        34914                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        34914                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        34914                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        34914                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.002062                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002062                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.002062                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.002062                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 60095.902778                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 60095.902778                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 60095.902778                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 60095.902778                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 60095.902778                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 60095.902778                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           18                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           18                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           18                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           54                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           54                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      3029334                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      3029334                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      3029334                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      3029334                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      3029334                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      3029334                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.001547                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.001547                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.001547                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 56098.777778                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 56098.777778                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 56098.777778                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 56098.777778                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 56098.777778                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 56098.777778                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 29375                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           29042                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             370                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              26122                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 23154                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           88.637930                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          88826                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            36116                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       307147                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     29375                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            23258                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       50001                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   765                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   34962                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 152                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            86507                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.566463                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.763389                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  44501     51.44%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    851      0.98%     52.43% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    149      0.17%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    180      0.21%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    384      0.44%     53.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    211      0.24%     53.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    161      0.19%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  17282     19.98%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  22788     26.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              86507                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.330703                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.457850                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  36769                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                8582                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   35960                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                4841                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  354                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                162                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               306546                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  354                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  37844                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  1696                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles          896                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   39689                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                6027                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               305036                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 4765                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  636                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            428569                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1501439                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         492158                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              416989                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  11577                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   14795                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              74350                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1372                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             603                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            102                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   302599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                58                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  303005                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             582                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          6978                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        24724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        86507                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.502665                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.062919                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              4551      5.26%      5.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              2929      3.39%      8.65% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1961      2.27%     10.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             12110     14.00%     24.91% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             64956     75.09%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         86507                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                  617    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              174681     57.65%     57.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              49156     16.22%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              78078     25.77%     99.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1090      0.36%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               303005                       # Type of FU issued
system.cpu03.iq.rate                         3.411220                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                       617                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.002036                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           693716                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          309646                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       297533                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               303622                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1862                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          409                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         4283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  354                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   811                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 115                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            302660                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              60                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               74350                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1372                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  54                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                349                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              302472                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               77697                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             533                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      78751                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  28351                       # Number of branches executed
system.cpu03.iew.exec_stores                     1054                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.405219                       # Inst execution rate
system.cpu03.iew.wb_sent                       297707                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      297533                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  252385                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  408016                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     3.349616                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.618566                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          6915                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             342                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        85556                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.455970                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.052378                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         9711     11.35%     11.35% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        33601     39.27%     50.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3090      3.61%     54.24% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1554      1.82%     56.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          750      0.88%     56.93% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        13982     16.34%     73.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         1598      1.87%     75.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         1422      1.66%     76.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        19848     23.20%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        85556                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             295185                       # Number of instructions committed
system.cpu03.commit.committedOps               295679                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        73451                       # Number of memory references committed
system.cpu03.commit.loads                       72488                       # Number of loads committed
system.cpu03.commit.membars                        15                       # Number of memory barriers committed
system.cpu03.commit.branches                    28180                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  267542                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 29                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         173073     58.53%     58.53% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         49155     16.62%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         72488     24.52%     99.67% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          963      0.33%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          295679                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               19848                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     368237                       # The number of ROB reads
system.cpu03.rob.rob_writes                    606214                       # The number of ROB writes
system.cpu03.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     229565                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    295185                       # Number of Instructions Simulated
system.cpu03.committedOps                      295679                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.300916                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.300916                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.323182                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.323182                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 486544                       # number of integer regfile reads
system.cpu03.int_regfile_writes                250938                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                 1126227                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 168450                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 80785                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   58                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             694                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         127.176955                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             71294                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            1265                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           56.358893                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   127.176955                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.124196                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.124196                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          149952                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         149952                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        70863                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         70863                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          422                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          422                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data            1                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        71285                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          71285                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        71287                       # number of overall hits
system.cpu03.dcache.overall_hits::total         71287                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2497                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2497                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          524                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          524                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           12                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3021                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3021                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3024                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3024                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     26169649                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     26169649                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      9943248                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      9943248                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        58499                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        58499                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data         8000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     36112897                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     36112897                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     36112897                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     36112897                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        73360                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        73360                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          946                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          946                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        74306                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        74306                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        74311                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        74311                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.034038                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.034038                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.553911                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.553911                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.833333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.040656                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040656                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.040694                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040694                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 10480.436123                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 10480.436123                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 18975.664122                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 18975.664122                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  4874.916667                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  4874.916667                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         1600                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         1600                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 11953.954651                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 11953.954651                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 11942.095569                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 11942.095569                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2978                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          200                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             357                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     8.341737                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          200                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu03.dcache.writebacks::total             266                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1483                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1483                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          266                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1749                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1749                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1749                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1749                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data         1014                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          258                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          258                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1272                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1272                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1274                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1274                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      9975049                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      9975049                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      3868001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      3868001                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        39501                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        39501                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        11000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     13843050                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     13843050                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     13848050                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     13848050                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.013822                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.013822                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.272727                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.272727                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.017118                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.017118                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.017144                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.017144                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data  9837.326430                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total  9837.326430                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 14992.251938                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 14992.251938                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  3291.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3291.750000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 10882.900943                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 10882.900943                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 10869.740973                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 10869.740973                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          13.168082                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             34888                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          646.074074                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    13.168082                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.025719                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.025719                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           69978                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          69978                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        34888                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         34888                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        34888                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          34888                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        34888                       # number of overall hits
system.cpu03.icache.overall_hits::total         34888                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           74                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           74                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           74                       # number of overall misses
system.cpu03.icache.overall_misses::total           74                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4265895                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4265895                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4265895                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4265895                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4265895                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4265895                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        34962                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        34962                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        34962                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        34962                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        34962                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        34962                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.002117                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.002117                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.002117                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.002117                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.002117                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.002117                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 57647.229730                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 57647.229730                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 57647.229730                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 57647.229730                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 57647.229730                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 57647.229730                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           54                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           54                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2794079                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2794079                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2794079                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2794079                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2794079                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2794079                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.001545                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.001545                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.001545                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.001545                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.001545                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.001545                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 51742.203704                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 51742.203704                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 51742.203704                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 51742.203704                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 51742.203704                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 51742.203704                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 29478                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           29158                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             366                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              26217                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 23193                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           88.465499                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   100                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          88248                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            35914                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       307347                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     29478                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            23293                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       50170                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   757                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   34905                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 128                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            86470                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.570024                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.763513                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  44425     51.38%     51.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    871      1.01%     52.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    149      0.17%     52.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    180      0.21%     52.76% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    389      0.45%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    197      0.23%     53.44% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    167      0.19%     53.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  17288     19.99%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  22804     26.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              86470                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.334036                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.482764                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  36735                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                8526                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   36042                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                4817                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  349                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                158                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               306873                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  349                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  37847                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  1697                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles          831                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   39704                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                6041                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               305261                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 4930                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  529                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            429171                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1502577                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         492428                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              417970                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  11186                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   14994                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              74333                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1388                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             608                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            112                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   302887                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                47                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  303894                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             505                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          6739                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        24133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        86470                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.514444                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.042369                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              4321      5.00%      5.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              2775      3.21%      8.21% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1925      2.23%     10.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3             12527     14.49%     24.92% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4             64922     75.08%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         86470                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                  564    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              175053     57.60%     57.60% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              49157     16.18%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              78596     25.86%     99.64% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1088      0.36%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               303894                       # Type of FU issued
system.cpu04.iq.rate                         3.443636                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                       564                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.001856                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           695327                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          309683                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       297951                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               304458                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1783                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          432                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         4750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  349                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   778                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 199                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            302937                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              37                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               74333                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1388                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 129                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                344                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              303348                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               78184                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             546                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      79239                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  28468                       # Number of branches executed
system.cpu04.iew.exec_stores                     1055                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.437449                       # Inst execution rate
system.cpu04.iew.wb_sent                       298128                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      297951                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  252209                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  407435                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     3.376292                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.619017                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          6675                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             337                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        85553                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.462123                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.041772                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         9176     10.73%     10.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        34054     39.80%     50.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         3049      3.56%     54.09% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         1593      1.86%     55.96% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          750      0.88%     56.83% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        14281     16.69%     73.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         1463      1.71%     75.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         1415      1.65%     76.89% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        19772     23.11%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        85553                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             295701                       # Number of instructions committed
system.cpu04.commit.committedOps               296195                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        73506                       # Number of memory references committed
system.cpu04.commit.loads                       72550                       # Number of loads committed
system.cpu04.commit.membars                        15                       # Number of memory barriers committed
system.cpu04.commit.branches                    28311                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  267927                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 29                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         173534     58.59%     58.59% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         49155     16.60%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         72550     24.49%     99.68% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          956      0.32%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          296195                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               19772                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     368586                       # The number of ROB reads
system.cpu04.rob.rob_writes                    606730                       # The number of ROB writes
system.cpu04.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     230143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    295701                       # Number of Instructions Simulated
system.cpu04.committedOps                      296195                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.298437                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.298437                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.350795                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.350795                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 487719                       # number of integer regfile reads
system.cpu04.int_regfile_writes                251072                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                 1128930                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 169116                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 80814                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             708                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         126.985908                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             71470                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1279                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           55.879593                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   126.985908                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.124010                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.124010                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          149999                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         149999                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        71054                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         71054                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          414                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          414                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        71468                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          71468                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        71470                       # number of overall hits
system.cpu04.dcache.overall_hits::total         71470                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2335                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2335                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          532                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            7                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2867                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2867                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2870                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2870                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     24336353                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     24336353                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      9894246                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      9894246                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        38000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        38000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     34230599                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     34230599                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     34230599                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     34230599                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        73389                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        73389                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          946                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          946                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        74335                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        74335                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        74340                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        74340                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.031817                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.031817                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.562368                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.562368                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.038569                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.038569                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.038606                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.038606                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 10422.420985                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 10422.420985                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 18598.206767                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 18598.206767                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  5428.571429                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  5428.571429                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  4166.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 11939.518312                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 11939.518312                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 11927.037979                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 11927.037979                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3181                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             388                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     8.198454                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu04.dcache.writebacks::total             256                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1308                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1308                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          270                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1578                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1578                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1578                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1578                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1027                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1027                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          262                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1289                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1289                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1291                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1291                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     10250562                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     10250562                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      3887252                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      3887252                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        27500                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     14137814                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     14137814                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     14142814                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     14142814                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.013994                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.013994                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.276956                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.276956                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.017340                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.017340                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.017366                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.017366                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data  9981.073028                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total  9981.073028                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 14836.839695                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 14836.839695                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  3928.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3928.571429                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 10968.048099                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 10968.048099                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 10954.929512                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 10954.929512                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          13.145802                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             34834                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          645.074074                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    13.145802                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.025675                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.025675                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           69864                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          69864                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        34834                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         34834                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        34834                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          34834                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        34834                       # number of overall hits
system.cpu04.icache.overall_hits::total         34834                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           71                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           71                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           71                       # number of overall misses
system.cpu04.icache.overall_misses::total           71                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3763672                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3763672                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3763672                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3763672                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3763672                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3763672                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        34905                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        34905                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        34905                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        34905                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        34905                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        34905                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.002034                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.002034                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.002034                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.002034                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.002034                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.002034                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 53009.464789                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 53009.464789                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 53009.464789                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 53009.464789                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 53009.464789                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 53009.464789                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           17                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           17                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           54                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           54                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2488074                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2488074                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2488074                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2488074                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2488074                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2488074                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.001547                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.001547                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.001547                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.001547                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 46075.444444                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 46075.444444                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 46075.444444                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 46075.444444                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 46075.444444                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 46075.444444                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 30548                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           30205                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             376                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              26567                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 23723                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           89.294990                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                    93                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          87704                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            36042                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       311888                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     30548                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            23816                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       49831                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   783                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   34965                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 146                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            86272                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.632627                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.775278                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  43813     50.78%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    819      0.95%     51.73% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     75      0.09%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    153      0.18%     52.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    348      0.40%     52.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    120      0.14%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    115      0.13%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  17348     20.11%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  23481     27.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              86272                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.348308                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.556143                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  37141                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                7321                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   36653                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                4795                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  361                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                166                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               311461                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 123                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  361                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  38279                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  1161                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles          877                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   40273                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                5320                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               309874                       # Number of instructions processed by rename
system.cpu05.rename.IQFullEvents                 4128                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  374                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            437464                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1525076                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         498895                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              425592                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  11861                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               31                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           31                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   14564                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              74965                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1415                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             613                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            155                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   307410                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                39                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  305364                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             587                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          7155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        25791                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        86272                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.539549                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.019447                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4146      4.81%      4.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2495      2.89%      7.70% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1752      2.03%      9.73% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             12151     14.08%     23.81% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             65728     76.19%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         86272                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                  569    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              178710     58.52%     58.52% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              49156     16.10%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.62% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              76393     25.02%     99.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1105      0.36%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               305364                       # Type of FU issued
system.cpu05.iq.rate                         3.481757                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                       569                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.001863                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           698156                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          314616                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       302123                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               305933                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1893                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          444                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         2015                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  361                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   722                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                  55                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            307452                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               74965                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1415                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          276                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                353                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              304820                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               76000                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             544                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      77069                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  29502                       # Number of branches executed
system.cpu05.iew.exec_stores                     1069                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.475554                       # Inst execution rate
system.cpu05.iew.wb_sent                       302284                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      302123                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  255926                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  414826                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     3.444803                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.616948                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          7092                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             346                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        85298                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.520528                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.057891                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         8622     10.11%     10.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        34005     39.87%     49.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         2948      3.46%     53.43% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1382      1.62%     55.05% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         1011      1.19%     56.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        14154     16.59%     72.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         1440      1.69%     74.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         1095      1.28%     75.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        20641     24.20%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        85298                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             299771                       # Number of instructions committed
system.cpu05.commit.committedOps               300294                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        74043                       # Number of memory references committed
system.cpu05.commit.loads                       73072                       # Number of loads committed
system.cpu05.commit.membars                        16                       # Number of memory barriers committed
system.cpu05.commit.branches                    29326                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  271016                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 32                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         177096     58.97%     58.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         49155     16.37%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.34% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         73072     24.33%     99.68% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          971      0.32%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          300294                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               20641                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     371965                       # The number of ROB reads
system.cpu05.rob.rob_writes                    615814                       # The number of ROB writes
system.cpu05.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     230687                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    299771                       # Number of Instructions Simulated
system.cpu05.committedOps                      300294                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.292570                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.292570                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.417985                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.417985                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 490107                       # number of integer regfile reads
system.cpu05.int_regfile_writes                252631                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                 1134855                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 175354                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 81335                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             698                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         129.008618                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             71851                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1271                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           56.531078                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   129.008618                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.125985                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.125985                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          151158                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         151158                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        71417                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         71417                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          432                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          432                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data        71849                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          71849                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        71851                       # number of overall hits
system.cpu05.dcache.overall_hits::total         71851                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2531                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2531                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          532                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            4                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         3063                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         3063                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         3066                       # number of overall misses
system.cpu05.dcache.overall_misses::total         3066                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     20804334                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     20804334                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      9140498                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      9140498                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        16500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        16500                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        13000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     29944832                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     29944832                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     29944832                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     29944832                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        73948                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        73948                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          964                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          964                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        74912                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        74912                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        74917                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        74917                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.034227                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.034227                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.551867                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.551867                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.040888                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.040888                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.040925                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.040925                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data  8219.807981                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total  8219.807981                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 17181.387218                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 17181.387218                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         4125                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         4125                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  4333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data  9776.308195                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total  9776.308195                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data  9766.742335                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total  9766.742335                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         1385                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          209                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             185                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     7.486486                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          209                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu05.dcache.writebacks::total             262                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1488                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1488                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          270                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1758                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1758                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1758                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1758                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data         1043                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          262                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1305                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1305                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1307                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1307                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      7113561                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      7113561                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      3622001                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      3622001                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     10735562                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     10735562                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     10740562                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     10740562                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.014105                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.014105                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.271784                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.271784                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.017420                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.017420                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.017446                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.017446                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data  6820.288591                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total  6820.288591                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 13824.431298                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 13824.431298                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         2625                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2625                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data  8226.484291                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total  8226.484291                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data  8217.721500                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total  8217.721500                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          13.422190                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             34894                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          612.175439                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    13.422190                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.026215                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.026215                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           69987                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          69987                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        34894                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         34894                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        34894                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          34894                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        34894                       # number of overall hits
system.cpu05.icache.overall_hits::total         34894                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           71                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           71                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           71                       # number of overall misses
system.cpu05.icache.overall_misses::total           71                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2212702                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2212702                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2212702                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2212702                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2212702                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2212702                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        34965                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        34965                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        34965                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        34965                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        34965                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        34965                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.002031                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002031                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.002031                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002031                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.002031                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002031                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 31164.816901                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 31164.816901                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 31164.816901                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 31164.816901                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 31164.816901                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 31164.816901                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           14                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           14                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           14                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           57                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           57                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1846298                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1846298                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1846298                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1846298                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1846298                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1846298                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.001630                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.001630                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.001630                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.001630                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.001630                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 32391.192982                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 32391.192982                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 32391.192982                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 32391.192982                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 32391.192982                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 32391.192982                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 29931                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           29587                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             378                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              26012                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 23421                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           90.039213                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                    95                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          87160                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            36050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       309244                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     29931                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            23516                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       49272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   787                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   34951                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 139                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            85723                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.624873                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.772960                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  43599     50.86%     50.86% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    799      0.93%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     89      0.10%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    151      0.18%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    359      0.42%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    129      0.15%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    118      0.14%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  17316     20.20%     72.98% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  23163     27.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              85723                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.343403                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.548004                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  37058                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                7179                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   36421                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                4702                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  362                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                164                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               308799                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 123                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  362                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  38128                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  1059                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         1000                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   40027                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                5146                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               307170                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 4047                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  397                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            432475                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1511884                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         495069                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              420974                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  11486                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   13906                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              74581                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1404                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             613                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            141                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   304676                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                48                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  302814                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             531                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          6881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        24549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        85723                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.532471                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.026676                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4209      4.91%      4.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              2476      2.89%      7.80% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1826      2.13%      9.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             12162     14.19%     24.12% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             65050     75.88%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         85723                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                  582    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              176522     58.29%     58.29% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              49157     16.23%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              76021     25.10%     99.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1114      0.37%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               302814                       # Type of FU issued
system.cpu06.iq.rate                         3.474231                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                       582                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.001922                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           692464                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          311620                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       299650                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               303396                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1813                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         1945                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  362                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   717                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                  44                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            304727                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               74581                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1404                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                   6                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          277                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                353                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              302261                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               75618                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             553                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      76693                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  28874                       # Number of branches executed
system.cpu06.iew.exec_stores                     1075                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.467887                       # Inst execution rate
system.cpu06.iew.wb_sent                       299826                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      299650                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  254109                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  411174                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     3.437930                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.618008                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          6817                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             347                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        84783                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.513004                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.057900                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         8696     10.26%     10.26% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        33763     39.82%     50.08% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2925      3.45%     53.53% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1358      1.60%     55.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         1016      1.20%     56.33% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        14059     16.58%     72.91% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         1412      1.67%     74.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         1107      1.31%     75.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        20447     24.12%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        84783                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             297320                       # Number of instructions committed
system.cpu06.commit.committedOps               297843                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        73745                       # Number of memory references committed
system.cpu06.commit.loads                       72768                       # Number of loads committed
system.cpu06.commit.membars                        16                       # Number of memory barriers committed
system.cpu06.commit.branches                    28712                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  269179                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 32                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         174943     58.74%     58.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         49155     16.50%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.24% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         72768     24.43%     99.67% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          977      0.33%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          297843                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               20447                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     368918                       # The number of ROB reads
system.cpu06.rob.rob_writes                    610333                       # The number of ROB writes
system.cpu06.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     231231                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    297320                       # Number of Instructions Simulated
system.cpu06.committedOps                      297843                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.293152                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.293152                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.411198                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.411198                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 486625                       # number of integer regfile reads
system.cpu06.int_regfile_writes                251740                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                 1126341                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 171574                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 81065                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             702                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         129.136046                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             71458                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            1275                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           56.045490                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   129.136046                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.126109                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.126109                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          573                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.559570                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          150541                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         150541                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        71022                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         71022                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          434                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data            1                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        71456                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          71456                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        71458                       # number of overall hits
system.cpu06.dcache.overall_hits::total         71458                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2603                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2603                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          530                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           10                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3133                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3133                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3136                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3136                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     21531606                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     21531606                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      9413750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      9413750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        56496                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        56496                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data         8000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     30945356                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     30945356                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     30945356                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     30945356                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        73625                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        73625                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          964                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        74589                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        74589                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        74594                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        74594                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.035355                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.035355                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.549793                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.549793                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.042004                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.042004                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.042041                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.042041                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data  8271.842489                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total  8271.842489                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 17761.792453                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 17761.792453                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  5649.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  5649.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data  2666.666667                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total  2666.666667                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data  9877.228216                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total  9877.228216                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data  9867.779337                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total  9867.779337                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         1376                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             176                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     7.818182                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          270                       # number of writebacks
system.cpu06.dcache.writebacks::total             270                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1553                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1553                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          269                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1822                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1822                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1822                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1822                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data         1050                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total         1050                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          261                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           10                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1311                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1311                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1313                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1313                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      7137564                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      7137564                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      3735500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      3735500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        40504                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        40504                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total         4000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     10873064                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     10873064                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     10878064                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     10878064                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.014261                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.014261                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.270747                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.017576                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.017576                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.017602                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.017602                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data  6797.680000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total  6797.680000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 14312.260536                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 14312.260536                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  4050.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4050.400000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total  1666.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data  8293.717773                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total  8293.717773                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data  8284.892612                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total  8284.892612                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          13.382575                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             34876                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          601.310345                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    13.382575                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.026138                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.026138                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           69960                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          69960                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        34876                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         34876                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        34876                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          34876                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        34876                       # number of overall hits
system.cpu06.icache.overall_hits::total         34876                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           75                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           75                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           75                       # number of overall misses
system.cpu06.icache.overall_misses::total           75                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2389929                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2389929                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2389929                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2389929                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2389929                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2389929                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        34951                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        34951                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        34951                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        34951                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        34951                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        34951                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.002146                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002146                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.002146                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002146                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.002146                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002146                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31865.720000                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31865.720000                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31865.720000                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31865.720000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31865.720000                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31865.720000                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           17                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           17                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           17                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           58                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           58                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1792806                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1792806                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1792806                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1792806                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1792806                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1792806                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.001659                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.001659                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.001659                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.001659                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.001659                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 30910.448276                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 30910.448276                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 30910.448276                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 30910.448276                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 30910.448276                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 30910.448276                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 29114                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           28805                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             373                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              26229                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 22989                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           87.647261                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                    86                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          86442                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            35962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       306222                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     29114                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            23075                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       48609                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   773                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   34910                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 134                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            84965                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.620350                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.770558                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  43220     50.87%     50.87% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    817      0.96%     51.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     99      0.12%     51.95% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    128      0.15%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    364      0.43%     52.53% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    133      0.16%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    119      0.14%     52.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  17311     20.37%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  22774     26.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              84965                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.336804                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.542514                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  36414                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                7464                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   36708                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                4021                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  357                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                147                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               305826                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  357                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  37692                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1250                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles          779                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   39416                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                5470                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               304093                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 4075                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  495                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            426804                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1496951                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         490992                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              415488                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  11301                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   15406                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              74200                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1381                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             596                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores             26                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   301579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                38                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  300338                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             529                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          6763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        24581                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        84965                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.534844                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.023522                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4069      4.79%      4.79% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              2556      3.01%      7.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1853      2.18%      9.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3             11872     13.97%     23.95% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             64615     76.05%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         84965                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                  650    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              173856     57.89%     57.89% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              49156     16.37%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              76225     25.38%     99.63% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1101      0.37%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               300338                       # Type of FU issued
system.cpu07.iq.rate                         3.474445                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                       650                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.002164                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           686820                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          308391                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       296537                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               300988                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1826                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          431                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         2546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  357                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   715                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                  55                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            301620                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               74200                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1381                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                   7                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          270                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                349                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              299766                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               75817                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      76873                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  28116                       # Number of branches executed
system.cpu07.iew.exec_stores                     1056                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.467828                       # Inst execution rate
system.cpu07.iew.wb_sent                       296702                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      296537                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  252124                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  407369                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     3.430474                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.618908                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          6708                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             344                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        84038                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.508579                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.062050                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         8965     10.67%     10.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        33350     39.68%     50.35% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         2591      3.08%     53.44% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         1428      1.70%     55.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          735      0.87%     56.01% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        14115     16.80%     72.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         1620      1.93%     74.73% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         1069      1.27%     76.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        20165     24.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        84038                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             294369                       # Number of instructions committed
system.cpu07.commit.committedOps               294854                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        73324                       # Number of memory references committed
system.cpu07.commit.loads                       72374                       # Number of loads committed
system.cpu07.commit.membars                        14                       # Number of memory barriers committed
system.cpu07.commit.branches                    27979                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  266917                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 28                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         172375     58.46%     58.46% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         49155     16.67%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.13% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         72374     24.55%     99.68% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          950      0.32%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          294854                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               20165                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     365370                       # The number of ROB reads
system.cpu07.rob.rob_writes                    604117                       # The number of ROB writes
system.cpu07.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     231949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    294369                       # Number of Instructions Simulated
system.cpu07.committedOps                      294854                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.293652                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.293652                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.405393                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.405393                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 483166                       # number of integer regfile reads
system.cpu07.int_regfile_writes                250472                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                 1117566                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 167142                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 80580                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   28                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             695                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         128.268170                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             71006                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1265                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           56.131225                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   128.268170                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.125262                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.125262                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          149664                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         149664                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        70590                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         70590                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          411                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          411                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data        71001                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          71001                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        71003                       # number of overall hits
system.cpu07.dcache.overall_hits::total         71003                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2637                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2637                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          530                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            6                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         3167                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         3167                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         3170                       # number of overall misses
system.cpu07.dcache.overall_misses::total         3170                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     22873919                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     22873919                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      8980998                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      8980998                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        27998                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        27998                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     31854917                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     31854917                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     31854917                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     31854917                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        73227                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        73227                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        74168                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        74168                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        74173                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        74173                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.036011                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.036011                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.563231                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.563231                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.042700                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.042700                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.042738                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.042738                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data  8674.220326                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total  8674.220326                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 16945.279245                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 16945.279245                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  4666.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  4666.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 10058.388696                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 10058.388696                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 10048.869716                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 10048.869716                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         1729                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             219                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     7.894977                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          220                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          276                       # number of writebacks
system.cpu07.dcache.writebacks::total             276                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1605                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1605                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          269                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1874                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1874                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1874                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1874                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data         1032                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total         1032                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          261                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            6                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data         1293                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total         1293                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data         1295                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total         1295                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      7944542                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      7944542                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3583001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3583001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        18002                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        18002                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     11527543                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     11527543                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     11532543                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     11532543                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.014093                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.014093                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.277365                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.277365                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.017433                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.017433                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017459                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017459                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data  7698.199612                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total  7698.199612                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 13727.973180                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 13727.973180                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  3000.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data  8915.346481                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total  8915.346481                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data  8905.438610                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total  8905.438610                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          13.247187                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             34840                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          633.454545                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.247187                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.025873                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.025873                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           69875                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          69875                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        34840                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         34840                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        34840                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          34840                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        34840                       # number of overall hits
system.cpu07.icache.overall_hits::total         34840                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           70                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           70                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           70                       # number of overall misses
system.cpu07.icache.overall_misses::total           70                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2273946                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2273946                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2273946                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2273946                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2273946                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2273946                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        34910                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        34910                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        34910                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        34910                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        34910                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        34910                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.002005                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002005                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.002005                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002005                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.002005                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002005                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 32484.942857                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 32484.942857                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 32484.942857                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 32484.942857                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 32484.942857                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 32484.942857                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           15                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           15                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           55                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           55                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1704042                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1704042                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1704042                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1704042                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1704042                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1704042                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.001575                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.001575                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.001575                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.001575                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30982.581818                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30982.581818                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30982.581818                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30982.581818                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30982.581818                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30982.581818                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 27977                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           27712                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             367                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              24510                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 22467                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           91.664627                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                    85                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          85909                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            35957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       301983                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     27977                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            22552                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       48131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   757                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   34928                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 161                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            84474                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.589128                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.763418                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  43213     51.16%     51.16% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    821      0.97%     52.13% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    124      0.15%     52.27% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    164      0.19%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    389      0.46%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    162      0.19%     53.12% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    136      0.16%     53.28% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  17275     20.45%     73.73% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  22190     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              84474                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.325659                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.515150                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  36153                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                7854                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   35673                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                4444                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  349                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                118                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               301273                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  349                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  37204                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  1396                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles          899                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   39026                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                5599                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               299835                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   1                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 4222                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  735                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            418929                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1476286                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         485339                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              407075                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  11839                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               30                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           30                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   14259                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              73749                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1286                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             593                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   297352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                45                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  296648                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             588                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          7040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        26095                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        84474                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.511708                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.050763                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4211      4.98%      4.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2967      3.51%      8.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1913      2.26%     10.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             11677     13.82%     24.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4             63706     75.41%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         84474                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                  646    100.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              169910     57.28%     57.28% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              49157     16.57%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              76524     25.80%     99.64% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1057      0.36%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               296648                       # Type of FU issued
system.cpu08.iq.rate                         3.453049                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                       646                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.002178                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           679004                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          304445                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       292006                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               297294                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1938                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         3430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  349                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   783                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                  49                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            297400                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              33                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               73749                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1286                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               22                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   4                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                344                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              296126                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               76157                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             522                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      77181                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  26983                       # Number of branches executed
system.cpu08.iew.exec_stores                     1024                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.446973                       # Inst execution rate
system.cpu08.iew.wb_sent                       292193                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      292006                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  248902                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  401096                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     3.399015                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.620555                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          6985                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        83510                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.476913                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.066993                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         9500     11.38%     11.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        32744     39.21%     50.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2911      3.49%     54.07% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1306      1.56%     55.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          905      1.08%     56.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        13643     16.34%     73.06% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         1429      1.71%     74.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1112      1.33%     76.10% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        19960     23.90%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        83510                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             289892                       # Number of instructions committed
system.cpu08.commit.committedOps               290357                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        72755                       # Number of memory references committed
system.cpu08.commit.loads                       71811                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                    26860                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  263535                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 26                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         168447     58.01%     58.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         49155     16.93%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.94% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         71811     24.73%     99.67% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          944      0.33%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          290357                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               19960                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     360840                       # The number of ROB reads
system.cpu08.rob.rob_writes                    595714                       # The number of ROB writes
system.cpu08.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     232482                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    289892                       # Number of Instructions Simulated
system.cpu08.committedOps                      290357                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.296348                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.296348                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.374408                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.374408                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 478100                       # number of integer regfile reads
system.cpu08.int_regfile_writes                248755                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                 1105068                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 160509                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 80039                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             696                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         127.284532                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             70341                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            1266                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           55.561611                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   127.284532                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.124301                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.124301                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          148561                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         148561                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        69941                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         69941                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          398                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        70339                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          70339                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        70341                       # number of overall hits
system.cpu08.dcache.overall_hits::total         70341                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2740                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2740                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          530                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           11                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            5                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         3270                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3270                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         3273                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3273                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     26607602                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     26607602                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      9523750                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      9523750                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        49498                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        49498                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     36131352                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     36131352                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     36131352                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     36131352                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        72681                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        72681                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          928                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          928                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        73609                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        73609                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        73614                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        73614                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.037699                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.037699                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.571121                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.571121                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.785714                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.044424                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.044424                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.044462                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.044462                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data  9710.803650                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total  9710.803650                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 17969.339623                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 17969.339623                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  4499.818182                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  4499.818182                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         2400                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 11049.343119                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 11049.343119                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 11039.215399                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 11039.215399                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2407                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             326                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     7.383436                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          132                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          292                       # number of writebacks
system.cpu08.dcache.writebacks::total             292                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1720                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1720                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          269                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1989                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1989                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1989                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1989                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data         1020                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total         1020                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          261                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           11                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            5                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data         1281                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total         1281                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data         1283                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total         1283                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      9290066                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      9290066                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      3772750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      3772750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        31002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        31002                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     13062816                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     13062816                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     13067816                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     13067816                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.014034                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.014034                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.785714                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.017403                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.017403                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.017429                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.017429                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data  9107.907843                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total  9107.907843                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 14454.980843                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 14454.980843                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  2818.363636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2818.363636                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 10197.358314                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 10197.358314                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 10185.359314                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 10185.359314                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          12.929648                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             34859                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          645.537037                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    12.929648                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.025253                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.025253                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           69910                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          69910                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        34859                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         34859                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        34859                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          34859                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        34859                       # number of overall hits
system.cpu08.icache.overall_hits::total         34859                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           69                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           69                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           69                       # number of overall misses
system.cpu08.icache.overall_misses::total           69                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      1924178                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      1924178                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      1924178                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      1924178                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      1924178                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      1924178                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        34928                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        34928                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        34928                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        34928                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        34928                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        34928                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.001975                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.001975                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.001975                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.001975                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.001975                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.001975                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 27886.637681                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 27886.637681                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 27886.637681                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 27886.637681                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 27886.637681                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 27886.637681                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           15                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           15                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           15                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           54                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           54                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1501805                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1501805                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1501805                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1501805                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1501805                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1501805                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.001546                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.001546                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.001546                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.001546                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 27811.203704                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 27811.203704                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 27811.203704                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 27811.203704                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 27811.203704                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 27811.203704                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 27495                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           27229                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             369                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              23876                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 22228                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           93.097671                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                    88                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          85366                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            35991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       300035                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     27495                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            22316                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       47554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   761                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   34937                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 159                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            83933                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.588982                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.763300                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  42950     51.17%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    827      0.99%     52.16% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    112      0.13%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    130      0.15%     52.45% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    377      0.45%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    145      0.17%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    127      0.15%     53.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  17322     20.64%     73.86% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  21943     26.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              83933                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.322084                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.514690                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  36528                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                7171                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   35666                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                4217                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  350                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                116                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               299320                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 128                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  350                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  37419                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  1528                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles          815                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   38953                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                4867                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               297869                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 3784                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  517                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            415284                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1466735                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         482641                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              403355                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  11917                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               23                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           23                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   12241                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              73503                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1268                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             604                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores             45                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   295350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  294300                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             553                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          7029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        26068                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        83933                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.506368                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.052894                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4290      5.11%      5.11% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              2809      3.35%      8.46% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1866      2.22%     10.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3             12113     14.43%     25.11% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             62855     74.89%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         83933                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                  584    100.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              168184     57.15%     57.15% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              49156     16.70%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              75918     25.80%     99.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1042      0.35%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               294300                       # Type of FU issued
system.cpu09.iq.rate                         3.447508                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                       584                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.001984                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           673670                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          302427                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       290019                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               294884                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1943                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          329                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         3078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  350                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   745                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                  46                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            295394                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              30                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               73503                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1268                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                   1                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          273                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                345                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              293760                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               75521                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             540                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      76532                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  26498                       # Number of branches executed
system.cpu09.iew.exec_stores                     1011                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.441183                       # Inst execution rate
system.cpu09.iew.wb_sent                       290202                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      290019                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  246939                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  396884                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     3.397360                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.622194                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          6972                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             339                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        82972                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.475413                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.060558                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         9114     10.98%     10.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        32863     39.61%     50.59% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         2955      3.56%     54.15% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         1247      1.50%     55.66% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          916      1.10%     56.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        13792     16.62%     73.38% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         1203      1.45%     74.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1050      1.27%     76.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        19832     23.90%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        82972                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             287897                       # Number of instructions committed
system.cpu09.commit.committedOps               288362                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        72499                       # Number of memory references committed
system.cpu09.commit.loads                       71560                       # Number of loads committed
system.cpu09.commit.membars                        14                       # Number of memory barriers committed
system.cpu09.commit.branches                    26363                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  262037                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 26                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         166708     57.81%     57.81% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         49155     17.05%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.86% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         71560     24.82%     99.67% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          939      0.33%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          288362                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               19832                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     358422                       # The number of ROB reads
system.cpu09.rob.rob_writes                    591697                       # The number of ROB writes
system.cpu09.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     233025                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    287897                       # Number of Instructions Simulated
system.cpu09.committedOps                      288362                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.296516                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.296516                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.372502                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.372502                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 474884                       # number of integer regfile reads
system.cpu09.int_regfile_writes                247999                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                 1097184                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 157575                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 79763                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             692                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         127.758611                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             70257                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            1262                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           55.671157                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   127.758611                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.124764                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.124764                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          570                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          147998                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         147998                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        69856                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         69856                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          398                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data        70254                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          70254                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        70256                       # number of overall hits
system.cpu09.dcache.overall_hits::total         70256                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2551                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2551                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          530                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            5                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         3081                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         3081                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         3084                       # number of overall misses
system.cpu09.dcache.overall_misses::total         3084                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     25149637                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     25149637                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      9667498                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      9667498                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        36999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        36999                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        14499                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        14499                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     34817135                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     34817135                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     34817135                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     34817135                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        72407                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        72407                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          928                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          928                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        73335                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        73335                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        73340                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        73340                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.035231                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.035231                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.571121                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.571121                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.042013                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.042013                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.042051                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.042051                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data  9858.736574                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total  9858.736574                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 18240.562264                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 18240.562264                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  4624.875000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  4624.875000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         2400                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 11300.595586                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 11300.595586                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 11289.602789                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 11289.602789                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2120                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          382                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             277                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     7.653430                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          382                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          269                       # number of writebacks
system.cpu09.dcache.writebacks::total             269                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1533                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1533                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          269                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1802                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1802                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1802                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1802                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data         1018                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total         1018                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          261                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            5                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data         1279                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total         1279                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data         1281                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total         1281                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      8611055                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      8611055                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      3730001                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      3730001                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        24001                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        10501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        10501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     12341056                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     12341056                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     12346056                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     12346056                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.014059                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.014059                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017441                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017441                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017467                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017467                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data  8458.796660                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total  8458.796660                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 14291.191571                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 14291.191571                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  3000.125000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.125000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         1500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data  9648.988272                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total  9648.988272                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data  9637.826698                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total  9637.826698                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          12.906571                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             34867                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          622.625000                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    12.906571                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.025208                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.025208                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           69930                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          69930                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        34867                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         34867                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        34867                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          34867                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        34867                       # number of overall hits
system.cpu09.icache.overall_hits::total         34867                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           70                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           70                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           70                       # number of overall misses
system.cpu09.icache.overall_misses::total           70                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2057445                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2057445                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2057445                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2057445                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2057445                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2057445                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        34937                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        34937                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        34937                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        34937                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        34937                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        34937                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.002004                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002004                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.002004                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002004                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.002004                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002004                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 29392.071429                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 29392.071429                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 29392.071429                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 29392.071429                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 29392.071429                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 29392.071429                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           14                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           14                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           56                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           56                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           56                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1651047                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1651047                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1651047                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1651047                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1651047                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1651047                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.001603                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.001603                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.001603                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.001603                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.001603                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.001603                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 29482.982143                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 29482.982143                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 29482.982143                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 29482.982143                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 29482.982143                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 29482.982143                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 26621                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           26358                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             367                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              23155                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 21791                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           94.109264                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                    84                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          84833                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            35919                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       296651                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     26621                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            21875                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       47057                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   759                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   34926                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 158                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            83363                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.572820                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.757913                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  42745     51.28%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    839      1.01%     52.28% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    127      0.15%     52.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    167      0.20%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    391      0.47%     53.10% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    166      0.20%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    140      0.17%     53.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  17291     20.74%     74.21% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  21497     25.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              83363                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.313805                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.496882                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  35571                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                7995                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   35104                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                4342                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  350                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                117                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               295947                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  350                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  36511                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  1495                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         1066                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   38452                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                5488                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               294493                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 4008                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  899                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            408915                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1450263                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         478058                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              396858                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  12046                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               24                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           24                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   13626                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              73125                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1277                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             592                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores             34                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   292022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                39                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  291381                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             541                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          7166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        26593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        83363                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.495328                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.076437                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4329      5.19%      5.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              3338      4.00%      9.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1889      2.27%     11.46% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             10963     13.15%     24.61% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             62844     75.39%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         83363                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                  895    100.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              165157     56.68%     56.68% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              49161     16.87%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.55% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              76012     26.09%     99.64% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1051      0.36%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               291381                       # Type of FU issued
system.cpu10.iq.rate                         3.434760                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                       895                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.003072                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           667561                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          299239                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       286560                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               292276                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1999                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         3593                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  350                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   808                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                  88                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            292064                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               73125                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1277                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                  24                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                345                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              290821                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               75624                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             560                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      76638                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  25628                       # Number of branches executed
system.cpu10.iew.exec_stores                     1014                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.428159                       # Inst execution rate
system.cpu10.iew.wb_sent                       286720                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      286560                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  245684                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  394957                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     3.377931                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.622053                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          7103                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             338                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        82384                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.458135                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.087655                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        10489     12.73%     12.73% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        31453     38.18%     50.91% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2908      3.53%     54.44% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         1159      1.41%     55.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          944      1.15%     56.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        12916     15.68%     72.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         1519      1.84%     74.51% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         1289      1.56%     76.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        19707     23.92%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        82384                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             284430                       # Number of instructions committed
system.cpu10.commit.committedOps               284895                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        72064                       # Number of memory references committed
system.cpu10.commit.loads                       71126                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                    25496                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  259437                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 26                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         163676     57.45%     57.45% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         49155     17.25%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.71% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         71126     24.97%     99.67% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          938      0.33%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          284895                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               19707                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     354623                       # The number of ROB reads
system.cpu10.rob.rob_writes                    585041                       # The number of ROB writes
system.cpu10.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     233558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    284430                       # Number of Instructions Simulated
system.cpu10.committedOps                      284895                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.298256                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.298256                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.352823                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.352823                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 470755                       # number of integer regfile reads
system.cpu10.int_regfile_writes                246689                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                 1087035                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 152340                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 79317                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             691                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         127.751420                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             69252                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1263                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           54.831354                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   127.751420                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.124757                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.124757                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          554                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          147172                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         147172                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        68852                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         68852                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          398                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          398                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        69250                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          69250                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        69252                       # number of overall hits
system.cpu10.dcache.overall_hits::total         69252                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         3146                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         3146                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          530                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            6                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         3676                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3676                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         3679                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3679                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     30652886                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     30652886                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      9738500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      9738500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        27997                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        27997                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        12999                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        12999                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     40391386                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     40391386                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     40391386                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     40391386                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        71998                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        71998                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          928                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          928                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        72926                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        72926                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        72931                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        72931                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.043696                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.043696                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.571121                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.571121                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.050407                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050407                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.050445                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050445                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data  9743.447552                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total  9743.447552                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 18374.528302                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 18374.528302                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  4666.166667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  4666.166667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         2500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 10987.863439                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 10987.863439                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 10978.903506                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 10978.903506                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2564                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             327                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     7.840979                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          325                       # number of writebacks
system.cpu10.dcache.writebacks::total             325                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         2132                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         2132                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          269                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         2401                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         2401                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         2401                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         2401                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data         1014                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total         1014                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          261                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data         1275                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data         1277                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     10047046                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     10047046                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      3798250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      3798250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        18003                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        18003                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         9001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         9001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     13845296                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     13845296                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     13850296                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     13850296                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.014084                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.014084                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.017483                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.017483                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.017510                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.017510                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data  9908.329389                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total  9908.329389                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 14552.681992                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 14552.681992                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  3000.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3000.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         1600                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 10859.055686                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 10859.055686                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 10845.963978                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 10845.963978                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          12.787126                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             34856                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          645.481481                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    12.787126                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.024975                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.024975                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           69906                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          69906                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        34856                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         34856                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        34856                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          34856                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        34856                       # number of overall hits
system.cpu10.icache.overall_hits::total         34856                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           70                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           70                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           70                       # number of overall misses
system.cpu10.icache.overall_misses::total           70                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      2105440                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      2105440                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      2105440                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      2105440                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      2105440                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      2105440                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        34926                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        34926                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        34926                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        34926                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        34926                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        34926                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.002004                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002004                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.002004                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002004                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.002004                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002004                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 30077.714286                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 30077.714286                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 30077.714286                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 30077.714286                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 30077.714286                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 30077.714286                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           16                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           16                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           16                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           54                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           54                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1517555                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1517555                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1517555                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1517555                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1517555                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1517555                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.001546                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.001546                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.001546                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.001546                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 28102.870370                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 28102.870370                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 28102.870370                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 28102.870370                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 28102.870370                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 28102.870370                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 25090                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           24874                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             374                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              22094                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 21012                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.102743                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                    66                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          83686                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            35856                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       291134                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     25090                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            21078                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       45934                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   769                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   34917                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 160                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            82182                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.555280                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.760376                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  42635     51.88%     51.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    419      0.51%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    177      0.22%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    159      0.19%     52.80% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    437      0.53%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    188      0.23%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    164      0.20%     53.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  16766     20.40%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  21237     25.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              82182                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.299811                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.478885                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  35584                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                7544                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   34185                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                4512                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  356                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                 95                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               290208                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  356                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  36277                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  2142                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles          536                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   37933                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                4937                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               288683                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 3787                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  900                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            397924                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1422066                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         470288                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              385554                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  12366                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts                9                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   10730                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              72486                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1249                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             657                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores             35                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   286131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                23                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  286777                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             633                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          7337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        27750                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        82182                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.489535                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.077533                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              4359      5.30%      5.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              3109      3.78%      9.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1960      2.38%     11.47% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             11268     13.71%     25.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             61486     74.82%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         82182                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                  806    100.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              159853     55.74%     55.74% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              49156     17.14%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.88% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              76773     26.77%     99.65% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               995      0.35%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               286777                       # Type of FU issued
system.cpu11.iq.rate                         3.426822                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                       806                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.002811                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           657175                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          293503                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       280426                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               287583                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             19                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2132                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          333                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         5158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  356                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   896                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 574                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            286157                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               72486                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1249                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts                7                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 525                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          271                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                352                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              286266                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               76432                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             511                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      77410                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  24089                       # Number of branches executed
system.cpu11.iew.exec_stores                      978                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.420716                       # Inst execution rate
system.cpu11.iew.wb_sent                       280613                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      280426                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  240697                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  384550                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     3.350931                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.625919                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          7278                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             346                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        81171                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.434934                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.064357                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        10443     12.87%     12.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        30445     37.51%     50.37% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3096      3.81%     54.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1606      1.98%     56.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         1087      1.34%     57.50% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        13232     16.30%     73.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         1157      1.43%     75.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          928      1.14%     76.37% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        19177     23.63%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        81171                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             278381                       # Number of instructions committed
system.cpu11.commit.committedOps               278817                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        71270                       # Number of memory references committed
system.cpu11.commit.loads                       70354                       # Number of loads committed
system.cpu11.commit.membars                        13                       # Number of memory barriers committed
system.cpu11.commit.branches                    23988                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  254862                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 23                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         158392     56.81%     56.81% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         49155     17.63%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.44% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         70354     25.23%     99.67% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          916      0.33%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          278817                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               19177                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     348050                       # The number of ROB reads
system.cpu11.rob.rob_writes                    573274                       # The number of ROB writes
system.cpu11.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     234705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    278381                       # Number of Instructions Simulated
system.cpu11.committedOps                      278817                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.300617                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.300617                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.326494                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.326494                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 464278                       # number of integer regfile reads
system.cpu11.int_regfile_writes                244335                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                 1071117                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 143367                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 78498                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             687                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         125.902725                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             68694                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1258                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           54.605723                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   125.902725                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.122952                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.122952                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          145573                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         145573                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        68310                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         68310                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          382                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          382                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data        68692                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          68692                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        68694                       # number of overall hits
system.cpu11.dcache.overall_hits::total         68694                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2921                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2921                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          528                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          528                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3449                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3449                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3452                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3452                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     31666970                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     31666970                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     10364000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     10364000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     42030970                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     42030970                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     42030970                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     42030970                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        71231                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        71231                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        72141                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        72141                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        72146                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        72146                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.041007                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.041007                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.580220                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.580220                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.047809                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.047809                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.047847                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.047847                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 10841.140021                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 10841.140021                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 19628.787879                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 19628.787879                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         4000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 12186.422151                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 12186.422151                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 12175.831402                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 12175.831402                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3282                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          134                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             482                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     6.809129                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          134                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          319                       # number of writebacks
system.cpu11.dcache.writebacks::total             319                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1916                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1916                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          268                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         2184                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         2184                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         2184                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         2184                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1005                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1005                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          260                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1265                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1267                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1267                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     11083266                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     11083266                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      4060500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      4060500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     15143766                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     15143766                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     15148766                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     15148766                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.014109                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.014109                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.017535                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.017535                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.017562                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.017562                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 11028.125373                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 11028.125373                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 15617.307692                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 15617.307692                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         2500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 11971.356522                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 11971.356522                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 11956.405683                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 11956.405683                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          11.747556                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             34850                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          633.636364                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    11.747556                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.022944                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.022944                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           69889                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          69889                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        34850                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         34850                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        34850                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          34850                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        34850                       # number of overall hits
system.cpu11.icache.overall_hits::total         34850                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           67                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           67                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           67                       # number of overall misses
system.cpu11.icache.overall_misses::total           67                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      1957971                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      1957971                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      1957971                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      1957971                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      1957971                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      1957971                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        34917                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        34917                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        34917                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        34917                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        34917                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        34917                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.001919                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.001919                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.001919                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.001919                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.001919                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.001919                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 29223.447761                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 29223.447761                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 29223.447761                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 29223.447761                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 29223.447761                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 29223.447761                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           12                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           55                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           55                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1646527                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1646527                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1646527                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1646527                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1646527                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1646527                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.001575                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.001575                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.001575                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.001575                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.001575                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29936.854545                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29936.854545                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29936.854545                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29936.854545                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29936.854545                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29936.854545                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 24602                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           24383                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             385                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              21521                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 20758                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           96.454626                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                    68                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          83196                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            35850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       288913                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     24602                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            20826                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       45412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   791                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   34875                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 123                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            81665                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.550909                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.760143                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  42444     51.97%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    408      0.50%     52.47% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    138      0.17%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    157      0.19%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    432      0.53%     53.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    168      0.21%     53.57% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    162      0.20%     53.77% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  16758     20.52%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  20998     25.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              81665                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.295711                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.472679                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  36222                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                6576                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   34450                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                4049                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  367                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                 97                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               288235                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  367                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  36798                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1999                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles          619                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   37859                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                4022                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               286485                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 3488                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  460                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            393712                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1411369                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         467096                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              381769                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  11932                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               11                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           10                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    8156                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              72043                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1279                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             641                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   283649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                26                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  284728                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             420                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          6872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        25428                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        81665                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.486536                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.065506                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4371      5.35%      5.35% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              2650      3.24%      8.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1980      2.42%     11.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             12538     15.35%     26.37% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4             60126     73.63%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         81665                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                  535    100.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              158099     55.53%     55.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              49157     17.26%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.79% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              76468     26.86%     99.65% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1004      0.35%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               284728                       # Type of FU issued
system.cpu12.iq.rate                         3.422376                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                       535                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.001879                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           652076                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          290559                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       278441                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               285263                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1941                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          362                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         5031                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  367                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   770                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 477                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            283678                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               72043                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1279                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts                9                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 430                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                363                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              284174                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               76069                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             554                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      77051                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  23590                       # Number of branches executed
system.cpu12.iew.exec_stores                      982                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.415717                       # Inst execution rate
system.cpu12.iew.wb_sent                       278626                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      278441                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  237702                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  377808                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     3.346808                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.629161                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          6810                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             357                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        80711                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.429557                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.031764                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         9180     11.37%     11.37% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        31386     38.89%     50.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3180      3.94%     54.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1659      2.06%     56.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1116      1.38%     57.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        13861     17.17%     74.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          753      0.93%     75.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          815      1.01%     76.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        18761     23.24%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        80711                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             276367                       # Number of instructions committed
system.cpu12.commit.committedOps               276803                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        71019                       # Number of memory references committed
system.cpu12.commit.loads                       70102                       # Number of loads committed
system.cpu12.commit.membars                        13                       # Number of memory barriers committed
system.cpu12.commit.branches                    23484                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  253352                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 23                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         156629     56.59%     56.59% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         49155     17.76%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         70102     25.33%     99.67% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          917      0.33%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          276803                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               18761                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     345524                       # The number of ROB reads
system.cpu12.rob.rob_writes                    568247                       # The number of ROB writes
system.cpu12.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1531                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     235195                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    276367                       # Number of Instructions Simulated
system.cpu12.committedOps                      276803                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.301034                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.301034                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.321878                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.321878                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 461398                       # number of integer regfile reads
system.cpu12.int_regfile_writes                243617                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                 1064070                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 140307                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 78251                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             694                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         126.130922                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             69053                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1265                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           54.587352                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   126.130922                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.123175                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.123175                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          571                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.557617                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          145118                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         145118                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        68669                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         68669                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          382                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          382                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.demand_hits::cpu12.data        69051                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          69051                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        69053                       # number of overall hits
system.cpu12.dcache.overall_hits::total         69053                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2326                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2326                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          528                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          528                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            4                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2854                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2854                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2857                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2857                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     25391899                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     25391899                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     10617744                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     10617744                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        20500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        20500                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     36009643                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     36009643                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     36009643                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     36009643                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        70995                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        70995                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        71905                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        71905                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        71910                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        71910                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.032763                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.032763                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.580220                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.580220                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.039691                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.039691                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.039730                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.039730                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 10916.551591                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 10916.551591                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 20109.363636                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 20109.363636                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         4100                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         4100                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 12617.254029                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 12617.254029                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 12604.005250                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 12604.005250                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         3109                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          224                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             459                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     6.773420                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          224                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          252                       # number of writebacks
system.cpu12.dcache.writebacks::total             252                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1313                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1313                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          268                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1581                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1581                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1581                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1581                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data         1013                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total         1013                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          260                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1273                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1273                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1275                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1275                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     10401542                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     10401542                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      4145253                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      4145253                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        13000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     14546795                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     14546795                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     14551795                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     14551795                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.014269                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.014269                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.017704                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.017704                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.017730                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.017730                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 10268.057256                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 10268.057256                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 15943.280769                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 15943.280769                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         2600                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2600                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 11427.175962                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 11427.175962                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 11413.172549                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 11413.172549                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          11.702533                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             34808                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          632.872727                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    11.702533                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.022857                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.022857                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           69805                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          69805                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        34808                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         34808                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        34808                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          34808                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        34808                       # number of overall hits
system.cpu12.icache.overall_hits::total         34808                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           67                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           67                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           67                       # number of overall misses
system.cpu12.icache.overall_misses::total           67                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      1894988                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      1894988                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      1894988                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      1894988                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      1894988                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      1894988                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        34875                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        34875                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        34875                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        34875                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        34875                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        34875                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.001921                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.001921                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.001921                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.001921                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.001921                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.001921                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 28283.402985                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 28283.402985                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 28283.402985                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 28283.402985                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 28283.402985                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 28283.402985                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1582511                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1582511                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1582511                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1582511                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1582511                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1582511                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.001577                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.001577                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.001577                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.001577                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 28772.927273                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 28772.927273                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 28772.927273                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 28772.927273                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 28772.927273                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 28772.927273                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 23982                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           23765                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             384                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              21009                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 20462                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           97.396354                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                    67                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          82661                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            35901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       286593                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     23982                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            20529                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       44856                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   787                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   34900                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 127                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            81158                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.544420                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.757771                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  42231     52.04%     52.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    395      0.49%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    151      0.19%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    146      0.18%     52.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    435      0.54%     53.42% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    177      0.22%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    153      0.19%     53.83% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  16780     20.68%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  20690     25.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              81158                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.290125                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.467088                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  35958                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                6631                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   34344                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                3859                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  365                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                 96                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               285881                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  365                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  36512                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  1887                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles          799                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   37589                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                4005                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               284136                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 3297                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  573                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            389226                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1399896                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         463915                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              377034                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  12188                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               20                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    7831                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              71802                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1285                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             641                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   281342                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                35                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  282090                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             437                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          7086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        26740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        81158                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.475813                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.077902                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4390      5.41%      5.41% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              2911      3.59%      9.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1953      2.41%     11.40% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             12343     15.21%     26.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             59561     73.39%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         81158                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                  546    100.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              155853     55.25%     55.25% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              49160     17.43%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.68% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              76069     26.97%     99.64% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1008      0.36%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               282090                       # Type of FU issued
system.cpu13.iq.rate                         3.412613                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                       546                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.001936                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           646321                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          288471                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       275878                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               282636                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             18                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2010                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          359                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         4947                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  365                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   819                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 398                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            281380                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               71802                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1285                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               18                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 336                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                362                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              281543                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               75676                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             547                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      76665                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  22954                       # Number of branches executed
system.cpu13.iew.exec_stores                      989                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.405996                       # Inst execution rate
system.cpu13.iew.wb_sent                       276087                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      275878                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  236077                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  374820                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     3.337463                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.629841                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          7021                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             356                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        80175                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.421154                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.039962                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         9458     11.80%     11.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        31015     38.68%     50.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         3163      3.95%     54.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1592      1.99%     56.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1038      1.29%     57.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        13613     16.98%     74.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          801      1.00%     75.68% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          809      1.01%     76.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        18686     23.31%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        80175                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             273855                       # Number of instructions committed
system.cpu13.commit.committedOps               274291                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        70718                       # Number of memory references committed
system.cpu13.commit.loads                       69792                       # Number of loads committed
system.cpu13.commit.membars                        13                       # Number of memory barriers committed
system.cpu13.commit.branches                    22854                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  251470                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 23                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         154418     56.30%     56.30% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         49155     17.92%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.22% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         69792     25.44%     99.66% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          926      0.34%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          274291                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               18686                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     342762                       # The number of ROB reads
system.cpu13.rob.rob_writes                    563679                       # The number of ROB writes
system.cpu13.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     235730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    273855                       # Number of Instructions Simulated
system.cpu13.committedOps                      274291                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.301842                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.301842                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.312989                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.312989                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 457765                       # number of integer regfile reads
system.cpu13.int_regfile_writes                242683                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                 1055301                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 136428                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 77970                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             681                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         126.090930                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             68642                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1253                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           54.782123                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   126.090930                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.123136                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.123136                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          144493                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         144493                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        68258                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         68258                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          382                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          382                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        68640                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          68640                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        68642                       # number of overall hits
system.cpu13.dcache.overall_hits::total         68642                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2418                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2418                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          528                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          528                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           13                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2946                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2946                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2949                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2949                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     25774900                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     25774900                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     10084250                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     10084250                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        55999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        55999                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     35859150                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     35859150                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     35859150                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     35859150                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        70676                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        70676                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        71586                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        71586                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        71591                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        71591                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.034212                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.034212                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.580220                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.580220                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.041153                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.041153                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.041192                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.041192                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 10659.594706                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 10659.594706                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 19098.958333                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 19098.958333                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  4307.615385                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  4307.615385                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 12172.148676                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 12172.148676                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 12159.766022                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 12159.766022                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         3072                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          116                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             440                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     6.981818                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          116                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu13.dcache.writebacks::total             266                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1415                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1415                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          268                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1683                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1683                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1683                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1683                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data         1003                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total         1003                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          260                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data         1263                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total         1263                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data         1265                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total         1265                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     10476537                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     10476537                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      3950250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      3950250                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        35501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        35501                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     14426787                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     14426787                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     14431787                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     14431787                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.014192                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.014192                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.017643                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.017643                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.017670                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.017670                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 10445.201396                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 10445.201396                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 15193.269231                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 15193.269231                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  2730.846154                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2730.846154                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 11422.634204                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 11422.634204                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 11408.527273                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 11408.527273                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          11.652938                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             34834                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          633.345455                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    11.652938                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.022760                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.022760                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           69855                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          69855                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        34834                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         34834                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        34834                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          34834                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        34834                       # number of overall hits
system.cpu13.icache.overall_hits::total         34834                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           66                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           66                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           66                       # number of overall misses
system.cpu13.icache.overall_misses::total           66                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      1860225                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      1860225                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      1860225                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      1860225                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      1860225                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      1860225                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        34900                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        34900                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        34900                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        34900                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        34900                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        34900                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.001891                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.001891                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.001891                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.001891                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.001891                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.001891                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 28185.227273                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 28185.227273                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 28185.227273                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 28185.227273                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 28185.227273                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 28185.227273                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           11                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           11                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           55                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           55                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1557775                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1557775                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1557775                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1557775                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1557775                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1557775                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.001576                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.001576                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.001576                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.001576                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.001576                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28323.181818                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28323.181818                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28323.181818                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28323.181818                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28323.181818                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28323.181818                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 24624                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           24404                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             368                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              21060                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 20780                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.670465                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                    68                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          82114                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            35798                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       289071                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     24624                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            20848                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       44452                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   757                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   34876                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 207                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            80636                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.597661                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.767355                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  41535     51.51%     51.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    368      0.46%     51.97% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    102      0.13%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    111      0.14%     52.23% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    377      0.47%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    129      0.16%     52.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    121      0.15%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  16827     20.87%     73.88% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  21066     26.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              80636                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.299876                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.520362                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  36507                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                5402                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   34276                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                4100                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  350                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                 88                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               287838                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  350                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  36837                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  1293                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles          722                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   37985                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                3448                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               286704                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 2943                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  443                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            394580                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1412389                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         467606                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              382558                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12011                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               17                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6305                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              72304                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1198                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             592                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores             29                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   284198                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                37                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  283345                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             643                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          7004                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        25385                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        80636                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.513877                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.030480                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              3707      4.60%      4.60% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              2925      3.63%      8.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1724      2.14%     10.36% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             12148     15.07%     25.43% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4             60132     74.57%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         80636                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                  490    100.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              158491     55.94%     55.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              49178     17.36%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.29% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              74683     26.36%     99.65% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               993      0.35%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               283345                       # Type of FU issued
system.cpu14.iq.rate                         3.450630                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                       490                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.001729                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           648459                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          291246                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       278882                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               283835                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2147                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          277                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         3181                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  350                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   739                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                  53                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            284238                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              29                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               72304                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1198                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               15                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                   8                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                347                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              282719                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               74321                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             626                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      75298                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  23690                       # Number of branches executed
system.cpu14.iew.exec_stores                      977                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.443006                       # Inst execution rate
system.cpu14.iew.wb_sent                       279022                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      278882                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  238850                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  381131                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     3.396278                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.626687                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          6942                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             340                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        79680                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.479305                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.032039                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         8196     10.29%     10.29% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        31330     39.32%     49.61% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3305      4.15%     53.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1407      1.77%     55.52% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         1214      1.52%     57.04% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        13715     17.21%     74.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          856      1.07%     75.33% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          753      0.95%     76.28% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        18904     23.72%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        79680                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             276795                       # Number of instructions committed
system.cpu14.commit.committedOps               277231                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        71078                       # Number of memory references committed
system.cpu14.commit.loads                       70157                       # Number of loads committed
system.cpu14.commit.membars                        13                       # Number of memory barriers committed
system.cpu14.commit.branches                    23590                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  253674                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 23                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         156998     56.63%     56.63% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         49155     17.73%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         70157     25.31%     99.67% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          921      0.33%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          277231                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               18904                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     344910                       # The number of ROB reads
system.cpu14.rob.rob_writes                    569369                       # The number of ROB writes
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     236277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    276795                       # Number of Instructions Simulated
system.cpu14.committedOps                      277231                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.296660                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.296660                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.370862                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.370862                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 459730                       # number of integer regfile reads
system.cpu14.int_regfile_writes                243756                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                 1060044                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 140973                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 78364                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   36                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             688                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         127.321083                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             69121                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1260                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           54.857937                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   127.321083                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.124337                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.124337                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          145351                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         145351                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        68736                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         68736                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          380                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          380                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data        69116                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          69116                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        69118                       # number of overall hits
system.cpu14.dcache.overall_hits::total         69118                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2368                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2368                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          530                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            9                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2898                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2898                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2901                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2901                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     21980853                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     21980853                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      8664750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      8664750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        42499                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        42499                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data         6999                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total         6999                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     30645603                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     30645603                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     30645603                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     30645603                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        71104                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        71104                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          910                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          910                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        72014                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        72014                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        72019                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        72019                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.033303                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.033303                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.582418                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.582418                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.040242                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.040242                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.040281                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.040281                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data  9282.454814                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total  9282.454814                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 16348.584906                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 16348.584906                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  4722.111111                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  4722.111111                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         3125                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 10574.742236                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 10574.742236                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 10563.806618                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 10563.806618                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         2195                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             292                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     7.517123                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          261                       # number of writebacks
system.cpu14.dcache.writebacks::total             261                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1353                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1353                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          269                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1622                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1622                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1622                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1622                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1015                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1015                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          261                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          261                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1276                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1276                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1278                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1278                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      8811563                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      8811563                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      3488500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      3488500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        28001                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        28001                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data         4501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total         4501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     12300063                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     12300063                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     12305063                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     12305063                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.014275                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.014275                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.286813                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.286813                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.017719                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.017719                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.017745                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.017745                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data  8681.342857                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total  8681.342857                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 13365.900383                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 13365.900383                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  3111.222222                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3111.222222                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         2000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data  9639.547806                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total  9639.547806                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data  9628.374804                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total  9628.374804                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          11.841737                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             34807                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          632.854545                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    11.841737                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.023128                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.023128                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           69807                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          69807                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        34807                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         34807                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        34807                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          34807                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        34807                       # number of overall hits
system.cpu14.icache.overall_hits::total         34807                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           69                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           69                       # number of overall misses
system.cpu14.icache.overall_misses::total           69                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      1950198                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      1950198                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      1950198                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      1950198                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      1950198                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      1950198                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        34876                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        34876                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        34876                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        34876                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        34876                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        34876                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.001978                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.001978                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.001978                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.001978                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.001978                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.001978                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 28263.739130                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 28263.739130                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 28263.739130                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 28263.739130                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 28263.739130                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 28263.739130                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           14                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           14                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           14                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1491299                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1491299                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1491299                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1491299                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1491299                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1491299                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.001577                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.001577                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.001577                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.001577                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.001577                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 27114.527273                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 27114.527273                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 27114.527273                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 27114.527273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 27114.527273                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 27114.527273                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 23422                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           23143                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             383                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              20440                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 20105                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           98.361057                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   114                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          81728                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            35887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       283046                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     23422                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            20219                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       44132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   789                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   34872                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 106                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            80421                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.534027                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.754954                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  41901     52.10%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    427      0.53%     52.63% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    187      0.23%     52.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    140      0.17%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    386      0.48%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    156      0.19%     53.71% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    180      0.22%     53.94% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  16767     20.85%     74.79% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  20277     25.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              80421                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.286585                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.463268                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  35968                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                6189                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   34357                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                3543                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  363                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                124                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               282793                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  363                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  36520                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  1617                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1023                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   37330                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                3567                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               281077                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                 3027                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  573                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            384062                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1384971                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         459304                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              372978                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11080                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               15                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    6703                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              71312                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1258                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             592                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   278561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                40                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  279688                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             349                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          6486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        24069                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        80421                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.477798                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.060303                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4092      5.09%      5.09% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              2984      3.71%      8.80% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1669      2.08%     10.87% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             13338     16.59%     27.46% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             58338     72.54%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         80421                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                  455    100.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              153810     54.99%     54.99% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              49157     17.58%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.57% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              75739     27.08%     99.65% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               982      0.35%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               279688                       # Type of FU issued
system.cpu15.iq.rate                         3.422181                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                       455                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.001627                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           640601                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          285099                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       273623                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               280143                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1799                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          337                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         4863                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  363                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   666                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 480                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            278604                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts               1                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               71312                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1258                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 446                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          269                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                360                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              279348                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               75515                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             340                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      76483                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  22397                       # Number of branches executed
system.cpu15.iew.exec_stores                      968                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.418021                       # Inst execution rate
system.cpu15.iew.wb_sent                       273883                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      273623                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  234386                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  370827                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     3.347971                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.632063                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          6427                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             352                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        79519                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.422012                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.008761                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         8321     10.46%     10.46% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        31937     40.16%     50.63% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         2925      3.68%     54.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1250      1.57%     55.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4         1176      1.48%     57.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        14490     18.22%     75.58% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          618      0.78%     76.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          700      0.88%     77.24% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        18102     22.76%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        79519                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             271675                       # Number of instructions committed
system.cpu15.commit.committedOps               272115                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        70434                       # Number of memory references committed
system.cpu15.commit.loads                       69513                       # Number of loads committed
system.cpu15.commit.membars                        13                       # Number of memory barriers committed
system.cpu15.commit.branches                    22308                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  249840                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 23                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         152526     56.05%     56.05% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         49155     18.06%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         69513     25.55%     99.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          921      0.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          272115                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               18102                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     339907                       # The number of ROB reads
system.cpu15.rob.rob_writes                    558057                       # The number of ROB writes
system.cpu15.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     236663                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    271675                       # Number of Instructions Simulated
system.cpu15.committedOps                      272115                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.300830                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.300830                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.324136                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.324136                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 454724                       # number of integer regfile reads
system.cpu15.int_regfile_writes                241936                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                 1048173                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 133008                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 81370                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   12                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             693                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         126.501058                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             68628                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1267                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           54.165746                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   126.501058                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.123536                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.123536                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          574                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          552                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          144384                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         144384                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        68246                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         68246                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          381                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          381                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data        68627                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          68627                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        68629                       # number of overall hits
system.cpu15.dcache.overall_hits::total         68629                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2381                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2381                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          534                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          534                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2915                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2915                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2918                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2918                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     21432923                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     21432923                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      9335745                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      9335745                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        13498                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        13498                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        13000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     30768668                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     30768668                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     30768668                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     30768668                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        70627                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        70627                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          915                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          915                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        71542                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        71542                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        71547                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        71547                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.033712                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.033712                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.583607                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.583607                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.040745                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.040745                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.040784                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.040784                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data  9001.647627                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total  9001.647627                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 17482.668539                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 17482.668539                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  4499.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  4499.333333                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  4333.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 10555.289194                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 10555.289194                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 10544.437286                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 10544.437286                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2937                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             462                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     6.357143                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          262                       # number of writebacks
system.cpu15.dcache.writebacks::total             262                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1370                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1370                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          270                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1640                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1640                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1640                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1640                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data         1011                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total         1011                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          264                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data         1275                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total         1275                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data         1277                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total         1277                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      9444028                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      9444028                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3753749                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3753749                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         5000                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         8002                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         8002                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     13197777                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     13197777                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     13202777                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     13202777                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.014315                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.014315                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.288525                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.288525                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.017822                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.017822                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.017848                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.017848                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data  9341.273986                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total  9341.273986                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 14218.746212                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 14218.746212                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  2667.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2667.333333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 10351.197647                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 10351.197647                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 10338.901331                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 10338.901331                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          11.266137                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             34812                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          669.461538                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    11.266137                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.022004                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.022004                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           69796                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          69796                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        34812                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         34812                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        34812                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          34812                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        34812                       # number of overall hits
system.cpu15.icache.overall_hits::total         34812                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           60                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           60                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           60                       # number of overall misses
system.cpu15.icache.overall_misses::total           60                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      1854738                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      1854738                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      1854738                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      1854738                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      1854738                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      1854738                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        34872                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        34872                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        34872                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        34872                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        34872                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        34872                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.001721                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.001721                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.001721                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.001721                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.001721                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.001721                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 30912.300000                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 30912.300000                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 30912.300000                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 30912.300000                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 30912.300000                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 30912.300000                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          204                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          204                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst            8                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst            8                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           52                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           52                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1710262                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1710262                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1710262                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1710262                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1710262                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1710262                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.001491                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.001491                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.001491                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.001491                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.001491                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.001491                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 32889.653846                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 32889.653846                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 32889.653846                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 32889.653846                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 32889.653846                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 32889.653846                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   882.318944                       # Cycle average of tags in use
system.l2.tags.total_refs                        6588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1508                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.368700                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      351.427213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      421.049107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      100.895803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        2.827354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.895974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.272794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.344093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.273792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.748707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.025258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        0.018355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        1.005851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.022832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.010442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.247730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.253639                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.012849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.046021                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    136180                       # Number of tag accesses
system.l2.tags.data_accesses                   136180                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                101                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                525                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                111                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 62                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                103                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 97                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 33                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2007                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6402                       # number of Writeback hits
system.l2.Writeback_hits::total                  6402                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1150                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4882                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1675                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 293                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 302                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 286                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 285                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 303                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 316                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 357                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 350                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 270                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 288                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 282                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 289                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6889                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                101                       # number of overall hits
system.l2.overall_hits::cpu00.data               1675                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 25                       # number of overall hits
system.l2.overall_hits::cpu01.data                293                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 28                       # number of overall hits
system.l2.overall_hits::cpu02.data                302                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 32                       # number of overall hits
system.l2.overall_hits::cpu03.data                286                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 36                       # number of overall hits
system.l2.overall_hits::cpu04.data                273                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu05.data                285                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu06.data                294                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu07.data                303                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu08.data                316                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu09.data                291                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu10.data                357                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu11.data                350                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu12.data                270                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu13.data                288                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu14.data                282                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu15.data                289                       # number of overall hits
system.l2.overall_hits::total                    6889                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              553                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               26                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst               13                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   892                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 27                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1720                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1781                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               553                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1860                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                26                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                13                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2673                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              553                       # number of overall misses
system.l2.overall_misses::cpu00.data             1860                       # number of overall misses
system.l2.overall_misses::cpu01.inst               32                       # number of overall misses
system.l2.overall_misses::cpu01.data                7                       # number of overall misses
system.l2.overall_misses::cpu02.inst               26                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               22                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               18                       # number of overall misses
system.l2.overall_misses::cpu04.data                5                       # number of overall misses
system.l2.overall_misses::cpu05.inst               14                       # number of overall misses
system.l2.overall_misses::cpu05.data                5                       # number of overall misses
system.l2.overall_misses::cpu06.inst               14                       # number of overall misses
system.l2.overall_misses::cpu06.data                5                       # number of overall misses
system.l2.overall_misses::cpu07.inst               12                       # number of overall misses
system.l2.overall_misses::cpu07.data                4                       # number of overall misses
system.l2.overall_misses::cpu08.inst               10                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst               13                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst               10                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst                3                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                2                       # number of overall misses
system.l2.overall_misses::cpu12.data                5                       # number of overall misses
system.l2.overall_misses::cpu13.inst                3                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.inst                9                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                3                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::total                  2673                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42274250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11550750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      3269250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       200000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      2558750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        90000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      2292500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        91000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1950000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data        91500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst      1231750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.data        54500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1164750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data        82500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst      1106000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       870750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst      1029000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst       758000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst       355250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       185750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       396250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       545250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       196000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        72343750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu00.data       281991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       281991                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    128535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       982250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data       867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       827500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       819250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data       531500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       653000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       441000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       685250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       665000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       730250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       988500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1082750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       911250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       425000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       576250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139721250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42274250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    140086250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      3269250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1182250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      2558750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data       957000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      2292500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data       918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data       910750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      1231750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data       586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1164750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      1106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       441000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       870750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       685250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      1029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       665000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst       758000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       730250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst       355250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       185750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1082750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       396250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       911250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       545250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       576250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        212065000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42274250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    140086250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      3269250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1182250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      2558750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data       957000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      2292500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data       918500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1950000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data       910750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      1231750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data       586000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1164750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       735500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      1106000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       441000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       870750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       685250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      1029000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       665000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst       758000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       730250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst       355250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       988500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       185750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1082750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       396250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       911250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       545250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       425000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       196000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       576250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       212065000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            654                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             62                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data            103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             97                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2899                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6402                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2870                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          186                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          258                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6663                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             654                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3535                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             300                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             291                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             278                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             299                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             307                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             295                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             361                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             275                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             286                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             293                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9562                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            654                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3535                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            300                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            291                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            278                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            299                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            307                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            295                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            361                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            275                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            286                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            293                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9562                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.845566                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.210526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.561404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.026316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.481481                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.018868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.407407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.027778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.245614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.data      0.032258                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.241379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.024390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.232143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.054545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.036364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.054545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.057692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.307692                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.794118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.794118                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.599303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.021505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.015748                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.015686                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.015444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.015564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.019380                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.015564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.015504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.015385                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.845566                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.526167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.561404                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.023333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.481481                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.016287                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.407407                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.017182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.017986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.245614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.017241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.241379                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.016722                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.013029                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.012500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.232143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.013559                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.011080                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.054545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.011299                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.036364                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.018182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.054545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.013699                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.013986                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.057692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.013652                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.279544                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.845566                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.526167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.561404                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.023333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.481481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.016287                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.407407                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.017182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.017986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.245614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.017241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.241379                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.016722                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.013029                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.012500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.232143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.013559                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.011080                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.054545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.011299                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.036364                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.054545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.013699                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.013986                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.057692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.013652                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.279544                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76445.298373                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 82505.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 102164.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data 66666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 98413.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        90000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 104204.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        91000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 108333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data        91500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 87982.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.data        54500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 83196.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data        82500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst 92166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst        87075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 79153.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        75800                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst 118416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst        92875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 132083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 60583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 65333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81102.858744                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu00.data 10444.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10444.111111                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 74729.941860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 245562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       216750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       206875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 204812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       132875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       163250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       110250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 171312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       166250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 182562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data       247125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       216550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 227812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       106250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 144062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78451.010668                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76445.298373                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 75315.188172                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 102164.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 168892.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 98413.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       191400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 104204.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       183700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 108333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       182150                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 87982.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       117200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 83196.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       147100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 92166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       110250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst        87075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 171312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 79153.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       166250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        75800                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 182562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 118416.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data       247125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst        92875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       216550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 132083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 227812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 60583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       106250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 65333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 144062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79335.952114                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76445.298373                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 75315.188172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 102164.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 168892.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 98413.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       191400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 104204.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       183700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 108333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       182150                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 87982.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       117200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 83196.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       147100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 92166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       110250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst        87075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 171312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 79153.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       166250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        75800                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 182562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 118416.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data       247125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst        92875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       216550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 132083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 227812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 60583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       106250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 65333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 144062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79335.952114                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1269                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          141                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu00.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu05.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst            12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                182                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 182                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                182                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          546                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu03.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu06.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu09.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu11.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              710                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            27                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1720                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1781                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2491                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2491                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     34911500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      8935250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst       907000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst       596000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu03.inst       130000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       692500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        79500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       394750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.inst        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu06.data        70000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.inst       254000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu09.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu11.inst        84250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       110500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47375250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       479527                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       479527                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    107101000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       931250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data       817000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       777500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       767750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data       480000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       389000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       633750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       615000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       679750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       938500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      1018750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       860250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       525250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    117512250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     34911500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    116036250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst       907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       931250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst       596000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data       817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       130000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       847250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       394750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data       480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst        70000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       633750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       679750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst        84250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       938500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      1018750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       860250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       375000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       525250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    164887500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     34911500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    116036250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst       907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       931250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst       596000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data       817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       130000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       847250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       394750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data       480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst        70000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       633750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       679750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst        84250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       938500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      1018750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       860250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       375000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       525250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    164887500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.834862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.187970                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.210526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.129630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.inst     0.017241                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu06.data     0.024390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.inst     0.072727                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu09.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.244912                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.794118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794118                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.599303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.021505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.015748                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.015686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.015444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.015564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.019380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.015564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.015504                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.015385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267297                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.834862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.521924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.210526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.013333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.129630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.013029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.013746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.017986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.013793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.017241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.016722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.072727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.013029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.012500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.013559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.011080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.011299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.013699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.013986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.013652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.260510                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.834862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.521924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.210526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.013333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.129630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.013029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.013746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.017986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.013793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.017241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.016722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.072727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.013029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.012500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.013559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.011080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.011299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.013699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.013986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.013652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.260510                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 63940.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data        71482                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 75583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst 85142.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu03.inst       130000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst       138500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        79500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 131583.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.inst        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu06.data        70000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.inst        63500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu09.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu11.inst        84250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst       110500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66725.704225                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17760.259259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17760.259259                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 62268.023256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 232812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       204250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       194375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 191937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       120000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       150625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data        97250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 158437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       153750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 169937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       234625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       203750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data        93750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 131312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65981.049972                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 63940.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 62892.276423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 75583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 232812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 85142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       204250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst       130000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       194375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst       138500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       169450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 131583.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       120000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst        70000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       134500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst        63500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data        97250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 158437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       153750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 169937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst        84250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       234625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       203750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst       110500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data        93750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 131312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66193.295865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 63940.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 62892.276423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 75583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 232812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 85142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       204250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst       130000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       194375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst       138500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       169450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 131583.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       120000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst        70000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       134500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst        63500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data        97250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 158437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       153750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 169937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst        84250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       234625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       203750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst       110500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data        93750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 131312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66193.295865                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 709                       # Transaction distribution
system.membus.trans_dist::ReadResp                708                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               46                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             45                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              27                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1783                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  159296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoop_fanout::samples              2583                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2583    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2583                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2753000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13178473                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              17587                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             17582                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              53                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            46                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             99                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         9458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 40391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        41728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       372096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        36032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        37824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        35648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        34176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        35328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        36416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        37312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        39168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        36096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        43072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        35712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        35008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        35520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1021568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14797                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            30805                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  31                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 30805    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             31                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30805                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21807991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1082204                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5760745                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             95674                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1752715                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             89166                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1988440                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            89921                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1950449                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            86926                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1965686                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            90202                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1989438                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            92694                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2011432                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            85958                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1965455                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            84695                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1967182                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            88953                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1955942                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            84445                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1946200                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            85973                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1911234                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            85489                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1937705                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            85225                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1929712                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            86201                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1959435                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            79238                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1931719                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
