<stg><name>pointwise_conv2d_fix.1</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="21" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i11 [ 0, %0 ], [ %add_ln19, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit:2  %add_ln19 = add i11 %phi_mul, 196

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %icmp_ln19 = icmp eq i4 %out_d_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:5  %out_d = add i4 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %icmp_ln19, label %2, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %zext_ln23 = zext i4 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_1_b_2 = getelementptr [8 x i13]* @SeparableConv2D_1_b_s, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:2  %SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:4  %trunc_ln29 = trunc i4 %out_d_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="3">
<![CDATA[
.preheader4.preheader:2  %SeparableConv2D_1_b_3 = load i13* %SeparableConv2D_1_b_2, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_1_b_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="13">
<![CDATA[
.preheader4.preheader:3  %sext_ln29_5 = sext i13 %SeparableConv2D_1_b_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln29_5"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader4.preheader:5  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln29, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten20 = phi i12 [ 0, %.preheader4.preheader ], [ %add_ln20, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten20"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %out_h_0 = phi i4 [ 0, %.preheader4.preheader ], [ %select_ln20, %ifFalse ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i9 [ 0, %.preheader4.preheader ], [ %select_ln21, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:6  %shl_ln29_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln29_2"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
:7  %zext_ln29_9 = zext i8 %shl_ln29_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29_9"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:8  %shl_ln29_3 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln29_3"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="5">
<![CDATA[
:9  %zext_ln29_10 = zext i5 %shl_ln29_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29_10"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %sub_ln29 = sub i9 %zext_ln29_9, %zext_ln29_10

]]></Node>
<StgValue><ssdm name="sub_ln29"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %icmp_ln20 = icmp eq i12 %indvar_flatten20, -960

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:0  %out_h = add i4 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:2  %icmp_ln21 = icmp eq i9 %indvar_flatten, 224

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
ifFalse:0  %add_ln21 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %out_w_0 = phi i4 [ 0, %.preheader4.preheader ], [ %select_ln24_10, %ifFalse ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="23" op_1_bw="0" op_2_bw="23" op_3_bw="0">
<![CDATA[
:4  %buffer_0 = phi i23 [ %sext_ln29_5, %.preheader4.preheader ], [ %buffer, %ifFalse ]

]]></Node>
<StgValue><ssdm name="buffer_0"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5  %in_d_0 = phi i5 [ 0, %.preheader4.preheader ], [ %in_d, %ifFalse ]

]]></Node>
<StgValue><ssdm name="in_d_0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="4">
<![CDATA[
:11  %zext_ln24_2 = zext i4 %out_w_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln24_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %add_ln29 = add i9 %sub_ln29, %zext_ln24_2

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %add_ln20 = add i12 %indvar_flatten20, 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15  br i1 %icmp_ln20, label %.loopexit.loopexit, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0:3  %select_ln29 = select i1 %icmp_ln21, i4 0, i4 %out_w_0

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0:5  %shl_ln29_2_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln29_2_mid1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
hls_label_0:6  %zext_ln29 = zext i8 %shl_ln29_2_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_0:7  %shl_ln29_3_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln29_3_mid1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="5">
<![CDATA[
hls_label_0:8  %zext_ln29_17 = zext i5 %shl_ln29_3_mid1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln29_17"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:9  %sub_ln29_4 = sub i9 %zext_ln29, %zext_ln29_17

]]></Node>
<StgValue><ssdm name="sub_ln29_4"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:14  %icmp_ln2432 = icmp eq i5 %in_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln2432"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0:16  %select_ln20 = select i1 %icmp_ln21, i4 %out_h, i4 %out_h_0

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0:10  %select_ln29_10 = select i1 %icmp_ln21, i9 %sub_ln29_4, i9 %sub_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:13  %xor_ln29 = xor i1 %icmp_ln21, true

]]></Node>
<StgValue><ssdm name="xor_ln29"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:15  %and_ln29 = and i1 %icmp_ln2432, %xor_ln29

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:17  %out_w = add i4 %select_ln29, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
ifFalse:1  %select_ln21 = select i1 %icmp_ln21, i9 1, i9 %add_ln21

]]></Node>
<StgValue><ssdm name="select_ln21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:19  %or_ln24 = or i1 %and_ln29, %icmp_ln21

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_0:20  %select_ln24_9 = select i1 %or_ln24, i5 0, i5 %in_d_0

]]></Node>
<StgValue><ssdm name="select_ln24_9"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0:21  %select_ln24_10 = select i1 %and_ln29, i4 %out_w, i4 %select_ln29

]]></Node>
<StgValue><ssdm name="select_ln24_10"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="and_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="4">
<![CDATA[
hls_label_0:23  %zext_ln24_5 = zext i4 %out_w to i9

]]></Node>
<StgValue><ssdm name="zext_ln24_5"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="and_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_0:24  %add_ln29_9 = add i9 %select_ln29_10, %zext_ln24_5

]]></Node>
<StgValue><ssdm name="add_ln29_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="and_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0:12  %select_ln29_11 = select i1 %icmp_ln21, i9 %sub_ln29_4, i9 %add_ln29

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_0:25  %select_ln24_11 = select i1 %and_ln29, i9 %add_ln29_9, i9 %select_ln29_11

]]></Node>
<StgValue><ssdm name="select_ln24_11"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="5">
<![CDATA[
hls_label_0:37  %zext_ln29_12 = zext i5 %select_ln24_9 to i7

]]></Node>
<StgValue><ssdm name="zext_ln29_12"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:38  %add_ln29_4 = add i7 %zext_ln29_12, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:46  %in_d = add i5 %select_ln24_9, 1

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="4">
<![CDATA[
hls_label_0:22  %zext_ln24 = zext i4 %select_ln24_10 to i11

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="9">
<![CDATA[
hls_label_0:26  %sext_ln24 = sext i9 %select_ln24_11 to i13

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="5">
<![CDATA[
hls_label_0:29  %zext_ln29_11 = zext i5 %select_ln24_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln29_11"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:30  %mul_ln29 = mul i13 %zext_ln29_11, 196

]]></Node>
<StgValue><ssdm name="mul_ln29"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_0:31  %add_ln29_1 = add i13 %sext_ln24, %mul_ln29

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="7" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_0:47  %icmp_ln24 = icmp eq i5 %in_d, -16

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0:48  br i1 %icmp_ln24, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifTrue:5  %add_ln34 = add i11 %phi_mul, %zext_ln24

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="9">
<![CDATA[
hls_label_0:11  %sext_ln29_10 = sext i9 %select_ln29_10 to i12

]]></Node>
<StgValue><ssdm name="sext_ln29_10"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="6" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="11">
<![CDATA[
ifTrue:6  %zext_ln34_4 = zext i11 %add_ln34 to i12

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
ifTrue:7  %add_ln34_1 = add i12 %zext_ln34_4, %sext_ln29_10

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="95" st_id="12" stage="5" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="96" st_id="13" stage="4" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="13">
<![CDATA[
hls_label_0:32  %sext_ln29_8 = sext i13 %add_ln29_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln29_8"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:33  %zext_ln29_6 = zext i32 %sext_ln29_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln29_6"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:34  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln29_6

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:35  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="3" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:35  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="2" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="14">
<![CDATA[
hls_label_0:35  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="7">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
hls_label_0:39  %tmp_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 -2589, i16 -6301, i16 6298, i16 4670, i16 -438, i16 -5150, i16 7446, i16 3324, i16 -9216, i16 -7122, i16 -7424, i16 6893, i16 -4826, i16 -8945, i16 -7666, i16 -423, i16 -7183, i16 7322, i16 -5944, i16 -323, i16 -2788, i16 -2602, i16 -6180, i16 -6997, i16 -5629, i16 5275, i16 -1784, i16 -2581, i16 6718, i16 3388, i16 3773, i16 -8007, i16 -4851, i16 1400, i16 -7902, i16 6190, i16 1521, i16 7966, i16 6153, i16 3500, i16 901, i16 6014, i16 268, i16 -957, i16 -2844, i16 -1732, i16 -7656, i16 4662, i16 1823, i16 154, i16 5429, i16 -1477, i16 -7781, i16 -4747, i16 -1877, i16 -3606, i16 5181, i16 6372, i16 6575, i16 -4528, i16 6695, i16 -152, i16 -1514, i16 7019, i16 3484, i16 -2438, i16 -7328, i16 2123, i16 7666, i16 -8442, i16 -2497, i16 -3055, i16 -5786, i16 -2193, i16 -2912, i16 -4658, i16 1673, i16 8363, i16 -6904, i16 -3660, i16 1036, i16 -2833, i16 -1186, i16 6000, i16 4801, i16 6144, i16 -10138, i16 -4768, i16 -9399, i16 1749, i16 -2378, i16 -487, i16 1326, i16 6412, i16 -3407, i16 -5152, i16 5377, i16 2585, i16 2156, i16 -353, i16 6548, i16 6080, i16 4697, i16 311, i16 2680, i16 2484, i16 4684, i16 6150, i16 3607, i16 2107, i16 5485, i16 96, i16 -7271, i16 -7274, i16 -4776, i16 -5098, i16 4909, i16 -7610, i16 23, i16 1973, i16 5696, i16 5529, i16 -6456, i16 -5351, i16 -1616, i16 -1431, i16 7230, i16 -1016, i7 %add_ln29_4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="and_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_0:4  %select_ln29_9 = select i1 %icmp_ln21, i23 %sext_ln29_5, i23 %buffer_0

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
hls_label_0:18  %select_ln24 = select i1 %and_ln29, i23 %sext_ln29_5, i23 %select_ln29_9

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:36  %sext_ln29_1 = sext i16 %input_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="16">
<![CDATA[
hls_label_0:40  %sext_ln29 = sext i16 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:41  %mul_ln29_1 = mul nsw i32 %sext_ln29, %sext_ln29_1

]]></Node>
<StgValue><ssdm name="mul_ln29_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:42  %trunc_ln = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %mul_ln29_1, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="23" op_0_bw="18">
<![CDATA[
hls_label_0:43  %sext_ln29_9 = sext i18 %trunc_ln to i23

]]></Node>
<StgValue><ssdm name="sext_ln29_9"/></StgValue>
</operation>

<operation id="113" st_id="18" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_0:44  %buffer = add i23 %sext_ln29_9, %select_ln24

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="114" st_id="19" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_0:44  %buffer = add i23 %sext_ln29_9, %select_ln24

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
ifTrue:0  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="23">
<![CDATA[
ifTrue:1  %trunc_ln33 = trunc i23 %buffer to i16

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:2  %xor_ln33 = xor i1 %tmp_4, true

]]></Node>
<StgValue><ssdm name="xor_ln33"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ifTrue:3  %select_ln33 = select i1 %xor_ln33, i16 -1, i16 0

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ifTrue:4  %and_ln34 = and i16 %select_ln33, %trunc_ln33

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0:1  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:27  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str223)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:28  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:45  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str223, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="12">
<![CDATA[
ifTrue:8  %sext_ln34 = sext i12 %add_ln34_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="32">
<![CDATA[
ifTrue:9  %zext_ln34 = zext i32 %sext_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:10  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
ifTrue:11  store i16 %and_ln34, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:12  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="130" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
