/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT12_PC0
.set LCD_LCDPort__0__PORT, 12
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT12_PC1
.set LCD_LCDPort__1__PORT, 12
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT12_PC2
.set LCD_LCDPort__2__PORT, 12
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT12_PC3
.set LCD_LCDPort__3__PORT, 12
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT12_PC4
.set LCD_LCDPort__4__PORT, 12
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT12_PC5
.set LCD_LCDPort__5__PORT, 12
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU12_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT12_PC6
.set LCD_LCDPort__6__PORT, 12
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT12_AG
.set LCD_LCDPort__BIE, CYREG_PRT12_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT12_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT12_BYP
.set LCD_LCDPort__DM0, CYREG_PRT12_DM0
.set LCD_LCDPort__DM1, CYREG_PRT12_DM1
.set LCD_LCDPort__DM2, CYREG_PRT12_DM2
.set LCD_LCDPort__DR, CYREG_PRT12_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT12_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 12
.set LCD_LCDPort__PRT, CYREG_PRT12_PRT
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT12_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SIO_CFG, CYREG_PRT12_SIO_CFG
.set LCD_LCDPort__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set LCD_LCDPort__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set LCD_LCDPort__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set LCD_LCDPort__SLW, CYREG_PRT12_SLW

/* SCK */
.set SCK__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set SCK__0__MASK, 0x40
.set SCK__0__PC, CYREG_PRT1_PC6
.set SCK__0__PORT, 1
.set SCK__0__SHIFT, 6
.set SCK__AG, CYREG_PRT1_AG
.set SCK__AMUX, CYREG_PRT1_AMUX
.set SCK__BIE, CYREG_PRT1_BIE
.set SCK__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SCK__BYP, CYREG_PRT1_BYP
.set SCK__CTL, CYREG_PRT1_CTL
.set SCK__DM0, CYREG_PRT1_DM0
.set SCK__DM1, CYREG_PRT1_DM1
.set SCK__DM2, CYREG_PRT1_DM2
.set SCK__DR, CYREG_PRT1_DR
.set SCK__INP_DIS, CYREG_PRT1_INP_DIS
.set SCK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SCK__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SCK__LCD_EN, CYREG_PRT1_LCD_EN
.set SCK__MASK, 0x40
.set SCK__PORT, 1
.set SCK__PRT, CYREG_PRT1_PRT
.set SCK__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SCK__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SCK__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SCK__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SCK__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SCK__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SCK__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SCK__PS, CYREG_PRT1_PS
.set SCK__SHIFT, 6
.set SCK__SLW, CYREG_PRT1_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set SDA__0__MASK, 0x80
.set SDA__0__PC, CYREG_PRT1_PC7
.set SDA__0__PORT, 1
.set SDA__0__SHIFT, 7
.set SDA__AG, CYREG_PRT1_AG
.set SDA__AMUX, CYREG_PRT1_AMUX
.set SDA__BIE, CYREG_PRT1_BIE
.set SDA__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SDA__BYP, CYREG_PRT1_BYP
.set SDA__CTL, CYREG_PRT1_CTL
.set SDA__DM0, CYREG_PRT1_DM0
.set SDA__DM1, CYREG_PRT1_DM1
.set SDA__DM2, CYREG_PRT1_DM2
.set SDA__DR, CYREG_PRT1_DR
.set SDA__INP_DIS, CYREG_PRT1_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SDA__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SDA__LCD_EN, CYREG_PRT1_LCD_EN
.set SDA__MASK, 0x80
.set SDA__PORT, 1
.set SDA__PRT, CYREG_PRT1_PRT
.set SDA__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SDA__PS, CYREG_PRT1_PS
.set SDA__SHIFT, 7
.set SDA__SLW, CYREG_PRT1_SLW

/* SPI */
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set SPI_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set SPI_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set SPI_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set SPI_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set SPI_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set SPI_BSPIM_RxStsReg__4__MASK, 0x10
.set SPI_BSPIM_RxStsReg__4__POS, 4
.set SPI_BSPIM_RxStsReg__5__MASK, 0x20
.set SPI_BSPIM_RxStsReg__5__POS, 5
.set SPI_BSPIM_RxStsReg__6__MASK, 0x40
.set SPI_BSPIM_RxStsReg__6__POS, 6
.set SPI_BSPIM_RxStsReg__MASK, 0x70
.set SPI_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB08_MSK
.set SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set SPI_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB08_ST
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set SPI_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set SPI_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB09_A0
.set SPI_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB09_A1
.set SPI_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set SPI_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB09_D0
.set SPI_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB09_D1
.set SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set SPI_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set SPI_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB09_F0
.set SPI_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB09_F1
.set SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set SPI_BSPIM_TxStsReg__0__MASK, 0x01
.set SPI_BSPIM_TxStsReg__0__POS, 0
.set SPI_BSPIM_TxStsReg__1__MASK, 0x02
.set SPI_BSPIM_TxStsReg__1__POS, 1
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set SPI_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set SPI_BSPIM_TxStsReg__2__MASK, 0x04
.set SPI_BSPIM_TxStsReg__2__POS, 2
.set SPI_BSPIM_TxStsReg__3__MASK, 0x08
.set SPI_BSPIM_TxStsReg__3__POS, 3
.set SPI_BSPIM_TxStsReg__4__MASK, 0x10
.set SPI_BSPIM_TxStsReg__4__POS, 4
.set SPI_BSPIM_TxStsReg__MASK, 0x1F
.set SPI_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set SPI_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set SPI_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPI_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPI_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPI_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPI_IntClock__INDEX, 0x00
.set SPI_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPI_IntClock__PM_ACT_MSK, 0x01
.set SPI_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPI_IntClock__PM_STBY_MSK, 0x01

/* MISO */
.set MISO__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set MISO__0__MASK, 0x10
.set MISO__0__PC, CYREG_PRT1_PC4
.set MISO__0__PORT, 1
.set MISO__0__SHIFT, 4
.set MISO__AG, CYREG_PRT1_AG
.set MISO__AMUX, CYREG_PRT1_AMUX
.set MISO__BIE, CYREG_PRT1_BIE
.set MISO__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MISO__BYP, CYREG_PRT1_BYP
.set MISO__CTL, CYREG_PRT1_CTL
.set MISO__DM0, CYREG_PRT1_DM0
.set MISO__DM1, CYREG_PRT1_DM1
.set MISO__DM2, CYREG_PRT1_DM2
.set MISO__DR, CYREG_PRT1_DR
.set MISO__INP_DIS, CYREG_PRT1_INP_DIS
.set MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MISO__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MISO__LCD_EN, CYREG_PRT1_LCD_EN
.set MISO__MASK, 0x10
.set MISO__PORT, 1
.set MISO__PRT, CYREG_PRT1_PRT
.set MISO__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MISO__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MISO__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MISO__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MISO__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MISO__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MISO__PS, CYREG_PRT1_PS
.set MISO__SHIFT, 4
.set MISO__SLW, CYREG_PRT1_SLW

/* MOSI */
.set MOSI__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set MOSI__0__MASK, 0x20
.set MOSI__0__PC, CYREG_PRT1_PC5
.set MOSI__0__PORT, 1
.set MOSI__0__SHIFT, 5
.set MOSI__AG, CYREG_PRT1_AG
.set MOSI__AMUX, CYREG_PRT1_AMUX
.set MOSI__BIE, CYREG_PRT1_BIE
.set MOSI__BIT_MASK, CYREG_PRT1_BIT_MASK
.set MOSI__BYP, CYREG_PRT1_BYP
.set MOSI__CTL, CYREG_PRT1_CTL
.set MOSI__DM0, CYREG_PRT1_DM0
.set MOSI__DM1, CYREG_PRT1_DM1
.set MOSI__DM2, CYREG_PRT1_DM2
.set MOSI__DR, CYREG_PRT1_DR
.set MOSI__INP_DIS, CYREG_PRT1_INP_DIS
.set MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set MOSI__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set MOSI__LCD_EN, CYREG_PRT1_LCD_EN
.set MOSI__MASK, 0x20
.set MOSI__PORT, 1
.set MOSI__PRT, CYREG_PRT1_PRT
.set MOSI__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set MOSI__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set MOSI__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set MOSI__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set MOSI__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set MOSI__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set MOSI__PS, CYREG_PRT1_PS
.set MOSI__SHIFT, 5
.set MOSI__SLW, CYREG_PRT1_SLW

/* RESET */
.set RESET__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set RESET__0__MASK, 0x04
.set RESET__0__PC, CYREG_PRT1_PC2
.set RESET__0__PORT, 1
.set RESET__0__SHIFT, 2
.set RESET__AG, CYREG_PRT1_AG
.set RESET__AMUX, CYREG_PRT1_AMUX
.set RESET__BIE, CYREG_PRT1_BIE
.set RESET__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RESET__BYP, CYREG_PRT1_BYP
.set RESET__CTL, CYREG_PRT1_CTL
.set RESET__DM0, CYREG_PRT1_DM0
.set RESET__DM1, CYREG_PRT1_DM1
.set RESET__DM2, CYREG_PRT1_DM2
.set RESET__DR, CYREG_PRT1_DR
.set RESET__INP_DIS, CYREG_PRT1_INP_DIS
.set RESET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RESET__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RESET__LCD_EN, CYREG_PRT1_LCD_EN
.set RESET__MASK, 0x04
.set RESET__PORT, 1
.set RESET__PRT, CYREG_PRT1_PRT
.set RESET__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RESET__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RESET__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RESET__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RESET__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RESET__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RESET__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RESET__PS, CYREG_PRT1_PS
.set RESET__SHIFT, 2
.set RESET__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1, 5
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2, 5
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3, 5
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
