# SNES_on_FPGA

The SNES on an FPGA.  
The hardware discription language is original expanded SFL+.  
(<a href=http://www-lab09.kuee.kyoto-u.ac.jp/parthenon/NTT/English/Tutorial/tutorial.htm>SFL: Structured Function description Language Tutorial</a>)

https://pgate1.at-ninja.jp/SES_on_FPGA/

<img width=500 src=https://pgate1.at-ninja.jp/SNES_on_FPGA/DE2-115_20150627.jpg>
