date tue jan gmt server ncsa content type text html last modified tue nov gmt content length v computer architecture fall v computer architecture fall prof grishman course schedule last revised october class date topic text assignment sept historical perspective chap logic design appendix b sept gates tts logic eqns b sept canonical forms fan b uh universlt y sept comb logic ffs b comb ckt sept sequential circuits b sept finite state machines b fsm sept register files rams mips arithmetic chap oct mips architecture addn subtn oct alu cla oct cla shifters uh mips alu oct multiplier processor data path chap oct building data path oct review mid term oct mid term oct simple implementation oct processor implement cont d data paths performance issues oct measuring performance chap nov improving perf pipelining chap memory chap nov memory technology nov cache perf nov cache cont d nov virtual memory input output chap nov types devices busses nov busses interrupts memory dec interfacing devices dec spare dec review final exam