

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_l_load_input'
================================================================
* Date:           Tue Aug 13 10:21:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.223 us|  0.223 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_load_input  |       65|       65|         3|          1|          1|    64|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       42|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       68|     -|
|Register             |        -|      -|     1022|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1022|      110|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_124_p2                |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_118_p2               |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln17_fu_134_p2               |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          22|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_empty_51_phi_fu_95_p4  |  14|          3|  512|       1536|
    |ap_sig_allocacmp_i_4              |   9|          2|    7|         14|
    |gmem0_blk_n_R                     |   9|          2|    1|          2|
    |i_fu_64                           |   9|          2|    7|         14|
    |shiftreg128_fu_60                 |   9|          2|  480|        960|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  68|         15| 1009|       2530|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem0_addr_read_reg_219           |  512|   0|  512|          0|
    |i_4_reg_206                       |    7|   0|    7|          0|
    |i_4_reg_206_pp0_iter1_reg         |    7|   0|    7|          0|
    |i_fu_64                           |    7|   0|    7|          0|
    |icmp_ln15_reg_211                 |    1|   0|    1|          0|
    |icmp_ln15_reg_211_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln17_reg_215                 |    1|   0|    1|          0|
    |icmp_ln17_reg_215_pp0_iter1_reg   |    1|   0|    1|          0|
    |shiftreg128_fu_60                 |  480|   0|  480|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1022|   0| 1022|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  krnl_bp_Pipeline_l_load_input|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                          gmem0|       pointer|
|sext_ln15             |   in|   58|     ap_none|                      sext_ln15|        scalar|
|mat_p_bram_address0   |  out|    6|   ap_memory|                     mat_p_bram|         array|
|mat_p_bram_ce0        |  out|    1|   ap_memory|                     mat_p_bram|         array|
|mat_p_bram_we0        |  out|    1|   ap_memory|                     mat_p_bram|         array|
|mat_p_bram_d0         |  out|   32|   ap_memory|                     mat_p_bram|         array|
+----------------------+-----+-----+------------+-------------------------------+--------------+

