/*
 * DWM1000_device_param.h
 *
 *  Created on: 04.05.2016
 *      Author: Patrick Fehrenbach
 */

#ifndef DWM1000_DEVICE_PARAM_H_
#define DWM1000_DEVICE_PARAM_H_

#define DWT_SUCCESS 				(0)
#define DWT_ERROR   				(1)
#define DWT_ERROR_TRYS				(4)

#define DWT_TIME_UNITS          	(1.0/(499.2e6*128.0)) //!< = 15.65e-12 s

#define DWT_DEVICE_ID   			(0xDECA0130) 		//!< DW1000 MP device ID

//! constants for selecting the bit rate for data TX (and RX)
//! These are defined for write (with just a shift) the TX_FCTRL register
#define DWT_BR_110K					0				//!< UWB bit rate 110 kbits/s
#define DWT_BR_850K					1				//!< UWB bit rate 850 kbits/s
#define DWT_BR_6M8					2				//!< UWB bit rate 6.8 Mbits/s

//! constants for specifying the (Nominal) mean Pulse Repetition Frequency
//! These are defined for direct write (with a shift if necessary) to CHAN_CTRL and TX_FCTRL regs
#define DWT_PRF_16M					1				//!< UWB PRF 16 MHz
#define DWT_PRF_64M					2				//!< UWB PRF 64 MHz

//! constants for specifying Preamble Acquisition Chunk (PAC) Size in symbols
#define DWT_PAC8					0				//!< PAC  8 (recommended for RX of preamble length  128 and below
#define DWT_PAC16					1				//!< PAC 16 (recommended for RX of preamble length  256
#define DWT_PAC32					2				//!< PAC 32 (recommended for RX of preamble length  512
#define DWT_PAC64					3				//!< PAC 64 (recommended for RX of preamble length 1024 and up

//! constants for specifying TX Preamble length in symbols
//! These are defined to allow them be directly written into byte 2 of the TX_FCTRL register
//! (i.e. a four bit value destined for bits 20..18 but shifted left by 2 for byte alignment)
#define DWT_PLEN_4096				0x0C			//! Standard preamble length 4096 symbols
#define DWT_PLEN_2048				0x28			//! Non-standard preamble length 2048 symbols
#define DWT_PLEN_1536				0x18			//! Non-standard preamble length 1536 symbols
#define DWT_PLEN_1024				0x08			//! Standard preamble length 1024 symbols
#define DWT_PLEN_512				0x34			//! Non-standard preamble length 512 symbols
#define DWT_PLEN_256				0x24			//! Non-standard preamble length 256 symbols
#define DWT_PLEN_128				0x14			//! Non-standard preamble length 128 symbols
#define DWT_PLEN_64					0x04			//! Standard preamble length 64 symbols

//#define DWT_PLEN_64    				0x01
//#define DWT_PLEN_128  		 		0x05
//#define DWT_PLEN_256  				0x09
//#define DWT_PLEN_512  				0x0D
//#define DWT_PLEN_1024 				0x02
//#define DWT_PLEN_1536 				0x06
//#define DWT_PLEN_2048 				0x0A
//#define DWT_PLEN_4096 				0x03


//! callback events
#define DWT_SIG_RX_NOERR			0
#define DWT_SIG_TX_DONE             1				// Frame has been sent
#define DWT_SIG_RX_OKAY             2       		// Frame Received with Good CRC
#define DWT_SIG_RX_ERROR            3       		// Frame Received but CRC is wrong
#define DWT_SIG_RX_TIMEOUT          4       		// Timeout on receive has elapsed
#define DWT_SIG_TX_AA_DONE			6				// ACK frame has been sent (as a result of auto-ACK)

#define DWT_SIG_RX_PHR_ERROR        8       		// Error found in PHY Header
#define DWT_SIG_RX_SYNCLOSS         9       		// Un-recoverable error in Reed Solomon Decoder
#define DWT_SIG_RX_SFDTIMEOUT       10      		// Saw preamble but got no SFD within configured time
#define DWT_SIG_RX_PTOTIMEOUT		11				// Got preamble detection timeout (no preamble detected)
#define DWT_SIG_TX_PENDING			12				// Delayed TX is pending
#define DWT_SIG_TX_ERROR			13      		// TX failed
#define DWT_SIG_RX_PENDING 			14 				// RX has been re-enabled

#define DWT_SFDTOC_DEF				0x1041			// default SFD timeout value

#define DWT_PHRMODE_STD				0x0				// standard PHR mode
#define DWT_PHRMODE_EXT				0x3				// DW proprietary extended frames PHR mode

// Defined constants for "mode" bitmask parameter passed into dwt_starttx() function.
#define DWT_START_TX_IMMEDIATE      0
#define DWT_NO_RESPONSE				0
#define DWT_START_TX_DELAYED        1
#define DWT_RESPONSE_EXPECTED		2


//frame filtering configuration options
#define DWT_FF_NOTYPE_EN		0x000				// no frame types allowed (FF disabled)
#define DWT_FF_COORD_EN			0x002				// behave as coordinator (can receive frames with no dest address (PAN ID has to match))
#define DWT_FF_BEACON_EN		0x004				// beacon frames allowed
#define DWT_FF_DATA_EN			0x008				// data frames allowed
#define DWT_FF_ACK_EN			0x010				// ack frames allowed
#define DWT_FF_MAC_EN			0x020				// mac control frames allowed
#define DWT_FF_RSVD_EN			0x040				// reserved frame types allowed

//DW1000 interrupt events
#define DWT_INT_TFRS			0x00000080			// frame sent
#define DWT_INT_LDED            0x00000400			// micro-code has finished execution
#define DWT_INT_RFCG			0x00004000			// frame received with good CRC
#define DWT_INT_RPHE			0x00001000			// receiver PHY header error
#define DWT_INT_RFCE			0x00008000			// receiver CRC error
#define DWT_INT_RFSL			0x00010000			// receiver sync loss error
#define DWT_INT_RFTO			0x00020000			// frame wait timeout
#define DWT_INT_RXOVRR			0x00100000			// receiver overrun
#define DWT_INT_RXPTO			0x00200000			// preamble detect timeout
#define DWT_INT_SFDT			0x04000000			// SFD timeout
#define DWT_INT_ARFE			0x20000000			// frame rejected (due to frame filtering configuration)


//DW1000 SLEEP and WAKEUP configuration parameters
#define DWT_PRESRV_SLEEP 		0x0100             	// PRES_SLEEP - on wakeup preserve sleep bit
#define DWT_LOADOPSET   		0x0080				// ONW_L64P - on wakeup load operating parameter set for 64 PSR
#define DWT_CONFIG       		0x0040				// ONW_LDC - on wakeup restore (load) the saved configurations (from AON array into HIF)
#define DWT_TANDV        		0x0001             	// ONW_RADC - on wakeup run ADC to sample temperature and voltage sensor values

#define DWT_XTAL_EN		 		0x10				// keep XTAL running during sleep
#define DWT_WAKE_SLPCNT  		0x8					// wake up after sleep count
#define DWT_WAKE_CS      		0x4					// wake up on chip select
#define DWT_WAKE_WK      		0x2					// wake up on WAKEUP PIN
#define DWT_SLP_EN       		0x1					// enable sleep/deep sleep functionality

//DW1000 INIT configuration parameters
#define DWT_LOADUCODE     		0x1
#define DWT_LOADNONE	  		0x0

//DW1000 OTP operating parameter set selection
#define DWT_OPSET_64LEN   		0x0
#define DWT_OPSET_TIGHT   		0x1
#define DWT_OPSET_DEFLT   		0x2

//DW1000 MAC Protocoll parameters

#define POLL					0
#define RESPONSE				1
#define FINAL					2

#define SEQU_NUMB_POS			2
#define FRAME_CONT_BYTE			0x8841
#define PAN_ID					0xDECA

#define FUNC_CODE_BLINK			0xC5
#define FUNC_CODE_POLL			0x21
#define FUNC_CODE_RESPONSE		0x10
#define FUNC_CODE_FINAL			0x23


// GPIO set

#define GPIO_PIN0					0
#define GPIO_PIN1					1
#define GPIO_PIN2					2
#define GPIO_PIN3					3
#define GPIO_PIN4					4
#define GPIO_PIN5					5
#define GPIO_PIN6					6
#define GPIO_PIN7					7
#define GPIO_PIN8					8

#define PIN0_RXOKLED_MODE			0x00000040UL
#define PIN1_SFDLED_MODE			0x00000100UL
#define PIN2_RXLED_MODE				0x00000400UL
#define PIN3_TXLED_MODE				0x00001000UL
#define PIN4_EXTPA_MODE				0x00004000UL
#define PIN5_EXTTXE_MODE			0x00010000UL
#define PIN6_EXTRXE_MODE			0x00040000UL
#define PIN7_SYNC_input_MODE		0x00100000UL
#define PIN8_IRQ_output_MODE		0x00400000UL

#define GPIO_MODE					0x00000000UL
#define GPIO_MODE_MASK          	0x00FFFFC0UL



typedef struct{

	uint32_t 		status;      //initial value of register as ISR is entered
	uint8_t  		event;		//event type
	uint8_t  		aatset;		//auto ACK TX bit is set
	uint16_t 		datalength;	//length of frame
	uint8_t  		fctrl[2];	//frame control bytes
	uint8_t  		dblbuff ;	//set if double buffer is enabled

}dwt_callback_data_t;


typedef enum {
	 CHAN_CTRL_TXCHAN_1 = 0x01,	/* Selects the transmit channel 1 */
	 CHAN_CTRL_TXCHAN_2 = 0x02,	/* Selects the transmit channel 2 */
	 CHAN_CTRL_TXCHAN_3 = 0x03,	/* Selects the transmit channel 3 */
	 CHAN_CTRL_TXCHAN_4 = 0x04,	/* Selects the transmit channel 4 */
	 CHAN_CTRL_TXCHAN_5 = 0x05,	/* Selects the transmit channel 5 */
	 CHAN_CTRL_TXCHAN_7 = 0x07	/* Selects the transmit channel 7 */
}eCHAN;


/*! ------------------------------------------------------------------------------------------------------------------
 * Structure typedef: dwt_config_t
 *
 */

#pragma pack(1)
typedef struct
{
    uint8_t 		chan ;           //!< channel number {1, 2, 3, 4, 5, 7 }
    uint8_t 		prf ;            //!< Pulse Repetition Frequency {DWT_PRF_16M or DWT_PRF_64M}
    uint8_t 		txPreambLength ; //!< DWT_PLEN_64..DWT_PLEN_4096
    uint8_t 		rxPAC ;          //!< Acquisition Chunk Size (Relates to RX preamble length)
    uint8_t 		txCode ;         //!< TX preamble code
    uint8_t 		rxCode ;         //!< RX preamble code
    uint8_t 		nsSFD ;          //!< Boolean should we use non-standard SFD for better performance
    uint8_t 		dataRate ;       //!< Data Rate {DWT_BR_110K, DWT_BR_850K or DWT_BR_6M8}
    uint8_t 		phrMode ;        //!< PHR mode {0x0 - standard DWT_PHRMODE_STD, 0x3 - extended frames DWT_PHRMODE_EXT}
    uint16_t 		sfdTO ;          //!< SFD timeout value (in symbols)
    uint8_t			smarttxpower;	 //!< Smart TX power enable = 1, Disable Smart TX Power = 0
}__attribute__ ((packed))  dwt_config_t ;
#pragma pack()


typedef struct
{
	uint8_t			PGdly;
	//TX POWER
	//31:24					BOOST_0.125ms_PWR
	//23:16					BOOST_0.25ms_PWR-TX_SHR_PWR
	//15:8					BOOST_0.5ms_PWR-TX_PHR_PWR
	//7:0					DEFAULT_PWR-TX_DATA_PWR
	uint32_t		power;
}
dwt_txconfig_t ;


typedef struct
{

	uint16_t		maxNoise ;			// LDE max value of noise
	uint16_t		firstPathAmp1 ;	    // Amplitude at floor(index FP) + 1
	uint16_t      	stdNoise ;			// Standard deviation of noise
	uint16_t		firstPathAmp2 ;		// Amplitude at floor(index FP) + 2
	uint16_t		firstPathAmp3 ;		// Amplitude at floor(index FP) + 3
	uint16_t		maxGrowthCIR ;		// Channel Impulse Response max growth CIR
    uint16_t      	rxPreamCount ;      // Count of preamble symbols accumulated
    //uint32        debug1;
    //uint32        debug2;
    uint16_t      	firstPath ;         // First path index (10.6 bits fixed point integer)
}dwt_rxdiag_t ;


typedef struct
{
	//all of the below are mapped to a 12-bit register in DW1000
    uint16_t 		PHE ;					//number of received header errors
	uint16_t 		RSL ;					//number of received frame sync loss events
    uint16_t	 	CRCG ;					//number of good CRC received frames
    uint16_t 		CRCB ;					//number of bad CRC (CRC error) received frames
	uint16_t 		ARFE ;					//number of address filter errors
	uint16_t 		OVER ;					//number of receiver overflows (used in double buffer mode)
    uint16_t 		SFDTO ;					//SFD timeouts
    uint16_t 		PTO ;					//Preamble timeouts
    uint16_t 		RTO ;					//RX frame wait timeouts
    uint16_t 		TXF ;					//number of transmitted frames
	uint16_t 		HPW ;					//half period warn
    uint16_t 		TXW ;					//power up warn

} dwt_deviceentcnts_t ;


#endif /* DWM1000_DEVICE_PARAM_H_ */
