\doxysubsubsubsection{APB1 Force Release Reset }
\hypertarget{group___r_c_c___a_p_b1___force___release___reset}{}\label{group___r_c_c___a_p_b1___force___release___reset}\index{APB1 Force Release Reset@{APB1 Force Release Reset}}


Force or release APB1 peripheral reset.  


Collaboration diagram for APB1 Force Release Reset\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=340pt]{group___r_c_c___a_p_b1___force___release___reset}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga20ca12317dd14485d79902863aad063b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Force or release APB1 peripheral reset. 



\label{doc-define-members}
\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ =\ 0x00U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\_APB1RSTR\_I2C1RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00689}{689}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\_APB1RSTR\_I2C1RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00698}{698}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\_APB1RSTR\_I2C2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00690}{690}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\_APB1RSTR\_I2C2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00699}{699}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\_APB1RSTR\_PWRRST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00691}{691}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\_APB1RSTR\_PWRRST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00700}{700}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\_APB1RSTR\_SPI2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00687}{687}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\_APB1RSTR\_SPI2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00696}{696}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga20ca12317dd14485d79902863aad063b}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_TIM5\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}{\_\_HAL\_RCC\_TIM5\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga20ca12317dd14485d79902863aad063b} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{RCC\_APB1RSTR\_TIM5RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00685}{685}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}{\_\_HAL\_RCC\_TIM5\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gaf7e0cde5ea8f6425d87ebf2d91e8b360} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{RCC\_APB1RSTR\_TIM5RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00694}{694}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\_APB1RSTR\_USART2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00688}{688}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\_APB1RSTR\_USART2RST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00697}{697}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_WWDG\_FORCE\_RESET@{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET@{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}{\_\_HAL\_RCC\_WWDG\_FORCE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_gaf60e74dcb0fdadafd6b4762aa81fc409} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ |=\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\_APB1RSTR\_WWDGRST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00686}{686}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1}\index{APB1 Force Release Reset@{APB1 Force Release Reset}!\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET@{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET@{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}!APB1 Force Release Reset@{APB1 Force Release Reset}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}{\_\_HAL\_RCC\_WWDG\_RELEASE\_RESET}}
{\footnotesize\ttfamily \label{group___r_c_c___a_p_b1___force___release___reset_ga63fa37b173c2c1d9249389148f96e5f1} 
\#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1RSTR\ \&=\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\_APB1RSTR\_WWDGRST}}))}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32f4xx__hal__rcc_8h_source}{stm32f4xx\+\_\+hal\+\_\+rcc.\+h}}.

