#Build: Synplify Pro (R) O-2018.09M-SP1-1, Build 205R, Apr 25 2019
#install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
#OS: Windows 8 6.2
#Hostname: STC159L01

# Tue Mar 24 13:24:12 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
@N:"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
VHDL syntax check successful!
@N: CD231 :"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 83MB)


Process completed successfully.
# Tue Mar 24 13:24:13 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\polarfire_syn_comps.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Revision.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RespController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v":297:9:297:26|Net axi_read_not_ready is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v" (library work)
@W: CG289 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v":260:35:260:55|Specified digits overflow the number's size
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\byte2bit.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v" (library work)
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":366:12:366:24|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":390:12:390:23|Read directive translate_on.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DownConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":457:10:457:18|Net addr_beat is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":461:10:461:13|Net mask is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":498:10:498:14|Net FIXED is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\UpConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\AXI4_Interconnect\AXI4_Interconnect.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CCC_0\CCC_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREJTAGDebug_0\COREJTAGDebug_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ram_simple_dp.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\FIFO_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DLL_MON.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\flag_generator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DELAY_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_TRAIN.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\VREF_TR.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\register_bank.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SYN.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v" (library work)
@I:"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v":"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\sdram_lb_defines_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v" (library work)
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":744:17:744:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":749:17:749:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":751:17:751:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":753:17:753:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":755:17:755:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":772:17:772:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":779:17:779:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":782:17:782:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":784:17:784:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":790:17:790:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":793:17:793:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":796:17:796:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":798:21:798:33|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":803:17:803:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":805:17:805:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":808:17:808:28|Read directive translate_on.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_GPIO\PF_IO_GPIO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\LSRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IN_C1\PF_IN_C1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_OUT_C2\PF_OUT_C2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_C0\PF_IO_C0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":160:38:160:50|Read a parallel_case directive.
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":223:34:223:46|Read a parallel_case directive.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":69:31:69:43|Read a parallel_case directive.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\SPI_Controller\SPI_Controller.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 214MB peak: 216MB)


Process completed successfully.
# Tue Mar 24 13:24:15 2020

###########################################################]
###########################################################[
@N:"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
Options changed - recompiling
VHDL syntax check successful!
@N: CD231 :"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\top\top.vhd":17:7:17:9|Synthesizing work.top.rtl.
Running optimization stage 1 on UART_apb .......
Running optimization stage 1 on SPI_Controller .......
Running optimization stage 1 on reset_syn_1 .......
Running optimization stage 1 on reset_syn_0 .......
Running optimization stage 1 on PF_IO_I2C_SDA_0 .......
Running optimization stage 1 on PF_IO_C0 .......
Running optimization stage 1 on MiV_AXI .......
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LVDS_UART_TOP\LVDS_UART_TOP.vhd":17:7:17:19|Synthesizing work.lvds_uart_top.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LVDS_UART\LVDS_UART.vhd":17:7:17:15|Synthesizing work.lvds_uart.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":30:7:30:15|Synthesizing work.uart_fifo.uart_fifo.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":61:8:61:19|Signal encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":62:8:62:24|Signal read_encoded_byte is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":63:8:63:15|Signal out_byte is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.uart_fifo.uart_fifo
Running optimization stage 1 on uart_fifo .......
@W: CL240 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":40:3:40:11|Signal bit_error is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1.vhd":20:7:20:16|Synthesizing work.uart_apb_1.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":17:7:17:41|Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuartapb.cuartlol.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":237:0:237:8|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":260:0:260:8|Removing redundant assignment.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Signal cuartilll is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":17:7:17:38|Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuart.cuartlol.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":265:18:265:25|Signal cuartooi in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":265:27:265:34|Signal cuartio1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":396:0:396:13|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":451:0:451:7|Removing redundant assignment.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":16:7:16:38|Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_rx_async.cuartlol.
@N: CD233 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":42:15:42:16|Using sequential encoding for type cuartol0i.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":206:0:206:8|Removing redundant assignment.
@N: CD604 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":231:0:231:13|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":235:0:235:8|Removing redundant assignment.
@N: CD604 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":295:0:295:13|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":386:0:386:13|OTHERS clause is not synthesized.
Post processing for coreuartapb_lib.uart_apb_1_uart_apb_1_0_rx_async.cuartlol
Running optimization stage 1 on UART_apb_1_UART_apb_1_0_RX_ASYNC .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":399:0:399:1|Sharing sequential element CUARTO01i. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":16:7:16:38|Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_tx_async.cuartlol.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":258:0:258:8|Removing redundant assignment.
Post processing for coreuartapb_lib.uart_apb_1_uart_apb_1_0_tx_async.cuartlol
Running optimization stage 1 on UART_apb_1_UART_apb_1_0_TX_async .......
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":118:0:118:1|Optimizing register bit CUARToil0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":118:0:118:1|Pruning unused register CUARToil0. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd":16:7:16:39|Synthesizing coreuartapb_lib.uart_apb_1_uart_apb_1_0_clock_gen.cuarti.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd":36:7:36:13|Signal cuartli is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for coreuartapb_lib.uart_apb_1_uart_apb_1_0_clock_gen.cuarti
Running optimization stage 1 on UART_apb_1_UART_apb_1_0_Clock_gen .......
Post processing for coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuart.cuartlol
Running optimization stage 1 on UART_apb_1_UART_apb_1_0_COREUART .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":440:0:440:1|Pruning unused register CUARTli0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":416:0:416:1|Pruning unused register CUARTII1_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":402:0:402:1|Pruning unused register CUARTOOI_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":368:0:368:1|Pruning unused register CUARTo01_4(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":353:0:353:1|Pruning unused register CUARTol0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":353:0:353:1|Pruning unused register CUARTll0_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":338:0:338:1|Pruning unused register CUARTo1i_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":338:0:338:1|Pruning unused register CUARTL1I_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUART.vhd":246:0:246:1|Pruning unused register CUARTOII_4. Make sure that there are no unused intermediate registers.
Post processing for coreuartapb_lib.uart_apb_1_uart_apb_1_0_coreuartapb.cuartlol
Running optimization stage 1 on UART_apb_1_UART_apb_1_0_COREUARTapb .......
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 0 of signal CUARTILLL is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 1 of signal CUARTILLL is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":81:7:81:15|Bit 2 of signal CUARTILLL is floating -- simulation mismatch possible.
Post processing for work.uart_apb_1.rtl
Running optimization stage 1 on UART_apb_1 .......
Running optimization stage 1 on PF_OUT_C2 .......
Running optimization stage 1 on PF_IN_C1 .......
Post processing for work.lvds_uart.rtl
Running optimization stage 1 on LVDS_UART .......
Post processing for work.lvds_uart_top.rtl
Running optimization stage 1 on LVDS_UART_TOP .......
Running optimization stage 1 on LSRAM .......
Running optimization stage 1 on INIT_Monitor .......
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\GPIO_TOP\GPIO_TOP.vhd":17:7:17:14|Synthesizing work.gpio_top.rtl.
Running optimization stage 1 on PF_IO_GPIO .......
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0.vhd":20:7:20:16|Synthesizing work.coregpio_0.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":29:7:29:38|Synthesizing coregpio_lib.coregpio_0_coregpio_0_0_coregpio.rtl.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@W: CD434 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":969:23:969:27|Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":373:9:373:19|Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for coregpio_lib.coregpio_0_coregpio_0_0_coregpio.rtl
Running optimization stage 1 on COREGPIO_0_COREGPIO_0_0_CoreGPIO .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_158(31). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_153(30). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_148(29). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_143(28). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_138(27). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_133(26). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_128(25). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_123(24). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_118(23). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_113(22). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_108(21). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_103(20). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_98(19). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_93(18). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_88(17). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_83(16). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_78(15). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_73(14). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_68(13). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_63(12). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_58(11). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_53(10). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_48(9). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_43(8). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_38(7). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_33(6). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_28(5). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_23(4). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_18(3). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":608:10:608:21|Pruning unused register edge_both_13(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":581:10:581:20|Pruning unused register edge_neg_13(2). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_pos_13(2). Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":637:10:637:11|Optimizing register bit INTR_reg(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
Post processing for work.coregpio_0.rtl
Running optimization stage 1 on COREGPIO_0 .......
Post processing for work.gpio_top.rtl
Running optimization stage 1 on GPIO_TOP .......
Running optimization stage 1 on DDR3_0 .......
Running optimization stage 1 on COREJTAGDebug_0 .......
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREI2C_C0\COREI2C_C0.vhd":19:7:19:16|Synthesizing work.corei2c_c0.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":35:7:35:37|Synthesizing corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":183:7:183:16|Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":36:7:36:25|Synthesizing corei2c_lib.corei2c_corei2creal.rtl.
@N: CD231 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":182:17:182:18|Using onehot encoding for type fsmmod_type. For example, enumeration fsmmod0 is mapped to "1000000".
@N: CD231 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":174:18:174:19|Using onehot encoding for type fsmsync_type. For example, enumeration fsmsync0 is mapped to "10000000".
@N: CD231 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":166:17:166:18|Using onehot encoding for type fsmdet_type. For example, enumeration fsmdet0 is mapped to "1000000".
@N: CD231 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":152:17:152:18|Using onehot encoding for type fsmsta_type. For example, enumeration fsmsta08 is mapped to "100000000000000000000000000000".
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":264:7:264:13|Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":265:7:265:13|Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":267:7:267:13|Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":269:7:269:13|Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":270:7:270:13|Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":271:7:271:13|Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":288:7:288:17|Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":289:7:289:18|Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":290:7:290:19|Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":291:7:291:20|Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corei2c_lib.corei2c_corei2creal.rtl
Running optimization stage 1 on COREI2C_COREI2CREAL .......
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2058:8:2058:9|Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
Post processing for corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl
Running optimization stage 1 on COREI2C_C0_COREI2C_C0_0_COREI2C .......
Post processing for work.corei2c_c0.rtl
Running optimization stage 1 on COREI2C_C0 .......
Running optimization stage 1 on COREAHBTOAPB3_0 .......
Running optimization stage 1 on COREAHBLITE_0 .......
Running optimization stage 1 on CORAXITOAHBL_0 .......
Running optimization stage 1 on CCC_0 .......
Running optimization stage 1 on AXI4_Interconnect .......
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\APB3\APB3.vhd":20:7:20:10|Synthesizing work.apb3.rtl.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
Running optimization stage 1 on CoreAPB3 .......
Post processing for work.apb3.rtl
Running optimization stage 1 on APB3 .......
Post processing for work.top.rtl
Running optimization stage 1 on top .......
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":78:0:78:4|Input port bits 27 to 16 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
Running optimization stage 2 on APB3 .......
Running optimization stage 2 on AXI4_Interconnect .......
Running optimization stage 2 on CCC_0 .......
Running optimization stage 2 on CORAXITOAHBL_0 .......
Running optimization stage 2 on COREAHBLITE_0 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2476:8:2476:9|Trying to extract state machine for register fsmmod.
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":2242:8:2242:9|Trying to extract state machine for register fsmdet.
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":1553:8:1553:9|Trying to extract state machine for register fsmsync.
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":61:2:61:12|Input pulse_215us is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":64:2:64:12|Input seradr1apb0 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":89:2:89:12|Input SMBALERT_NI is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd":91:2:91:10|Input SMBSUS_NI is unused.
Running optimization stage 2 on COREI2C_C0_COREI2C_C0_0_COREI2C_0_0_0_0_3_0_0_30_0_0_0_0_0_1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd":57:2:57:5|Input BCLK is unused.
Running optimization stage 2 on COREI2C_C0 .......
Running optimization stage 2 on COREJTAGDebug_0 .......
Running optimization stage 2 on DDR3_0 .......
Running optimization stage 2 on COREGPIO_0_COREGPIO_0_0_CoreGPIO_work_top_rtl_0layer0 .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREGPIO_0\COREGPIO_0_0\rtl\vhdl\core\coregpio.vhd":442:8:442:9|Found sequential shift gpin3 with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on COREGPIO_0 .......
Running optimization stage 2 on PF_IO_GPIO .......
Running optimization stage 2 on GPIO_TOP .......
Running optimization stage 2 on INIT_Monitor .......
Running optimization stage 2 on LSRAM .......
Running optimization stage 2 on PF_IN_C1 .......
Running optimization stage 2 on PF_OUT_C2 .......
Running optimization stage 2 on UART_apb_1_UART_apb_1_0_Clock_gen_work_top_rtl_0layer0 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Clock_gen.vhd":21:0:21:16|Input baud_val_fraction is unused.
Running optimization stage 2 on UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":118:0:118:1|Trying to extract state machine for register CUARTlol0.
Extracted state machine for register CUARTlol0
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":23:0:23:7|Input CUARTO1L is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":24:0:24:7|Input CUARTL11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Tx_async.vhd":25:0:25:7|Input CUARTI11 is unused.
Running optimization stage 2 on UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\Rx_async.vhd":243:0:243:1|Trying to extract state machine for register CUARTo01.
Extracted state machine for register CUARTo01
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on UART_apb_1_UART_apb_1_0_COREUART_8_0_0_0_0 .......
Running optimization stage 2 on UART_apb_1_UART_apb_1_0_COREUARTapb_work_top_rtl_0layer0 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb_1\UART_apb_1_0\rtl\vhdl\core_obfuscated\CoreUARTapb.vhd":29:0:29:4|Input port bits 1 to 0 of paddr(4 downto 0) are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on UART_apb_1 .......
Running optimization stage 2 on uart_fifo_work_top_rtl_0layer0 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\hdl\uart_fifo.vhd":85:2:85:3|Found RAM fifo_array, depth=16, width=8
Running optimization stage 2 on LVDS_UART .......
Running optimization stage 2 on LVDS_UART_TOP .......
Running optimization stage 2 on MiV_AXI .......
Running optimization stage 2 on PF_IO_C0 .......
Running optimization stage 2 on PF_IO_I2C_SDA_0 .......
Running optimization stage 2 on reset_syn_0 .......
Running optimization stage 2 on reset_syn_1 .......
Running optimization stage 2 on SPI_Controller .......
Running optimization stage 2 on UART_apb .......
Running optimization stage 2 on top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 116MB)


Process completed successfully.
# Tue Mar 24 13:24:16 2020

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\polarfire_syn_comps.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ResetSycnc.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterAddressDecoder.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DependenceChecker.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\BitScan0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TransactionController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\MasterControl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RoundRobinArb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\TargetMuxController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Revision.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_FF_SyncWr_SyncRd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RdFifoDualPort.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataMux.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\ReadDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\SlaveDataMuxController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RespController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WriteDataMux.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v":297:9:297:26|Net axi_read_not_ready is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Read_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v" (library work)
@W: CG289 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AXI4_Write_Ctrl.v":260:35:260:55|Specified digits overflow the number's size
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Bin2Gray.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_grayCodeCounter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_rdCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_wrCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_CmdFifoWriteCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\Hold_Reg_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Rd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_preCalcCmdFifoWrCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvrd.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\byte2bit.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v" (library work)
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":366:12:366:24|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_readWidthConv.v":390:12:390:23|Read directive translate_on.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_Hold_Reg_Wr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_widthConvwr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_brespCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_DownConv_writeWidthConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DownConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":457:10:457:18|Net addr_beat is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":461:10:461:13|Net mask is not declared.
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v":498:10:498:14|Net FIXED is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel_SlvRid_Arb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\UpConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegisterSlice.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtocolConv.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\AXI4_Interconnect\AXI4_Interconnect.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CCC_0\CCC_0_0\CCC_0_CCC_0_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CCC_0\CCC_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREJTAGDebug_0\COREJTAGDebug_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQSW_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ram_simple_dp.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\FIFO_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DLL_MON.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\flag_generator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\DELAY_CTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_TRAIN.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\VREF_TR.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\register_bank.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_SYN.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DLL_0\DDR3_0_DLL_0_PF_CCC.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v" (library work)
@I:"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\CoreDDRMemCtrlr_0.v":"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDRCTRL_0\sdram_lb_defines_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v" (library work)
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":744:17:744:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":749:17:749:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":751:17:751:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":753:17:753:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":755:17:755:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":772:17:772:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":779:17:779:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":782:17:782:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":784:17:784:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":790:17:790:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":793:17:793:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":796:17:796:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":798:21:798:33|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":803:17:803:28|Read directive translate_on.
@N: CG334 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":805:17:805:29|Read directive translate_off.
@N: CG333 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_DDR_CFG_INIT\1.0.100\cfg_init.v":808:17:808:28|Read directive translate_on.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_GPIO\PF_IO_GPIO.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\PF_TPSRAM_AHB_AXI_0\LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_SLVIF.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\LSRAM.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IN_C1\PF_IN_C1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_OUT_C2\PF_OUT_C2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v" (library work)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4buffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_amoalu.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_arbiter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_data_array.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_alu.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rvcexpander.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_ibuf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_plusarg_reader.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_C0\PF_IO_C0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
@W: CG1337 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":805:7:805:17|Net resetn_rx_s is not declared.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":160:38:160:50|Read a parallel_case directive.
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":223:34:223:46|Read a parallel_case directive.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N: CG347 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":69:31:69:43|Read a parallel_case directive.
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\SPI_Controller\SPI_Controller.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v" (library work)
@I::"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\polarfire_syn_comps.v":1746:7:1746:9|Synthesizing module IOD in library work.
Running optimization stage 1 on IOD .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":15:7:15:11|Synthesizing module PF_IO in library work.

	DIRECTION=32'b00000000000000000000000000000000
	DIFFERENTIAL=32'b00000000000000000000000000000000
	MODE=32'b00000000000000000000000000000000
	DYN_DELAY_LINE_EN=32'b00000000000000000000000000000000
	RX_CLK_EN=1'b0
	TX_CLK_EN=1'b0
	RX_MODE=4'b0000
	TX_MODE=7'b0000000
	TX_OE_MODE=3'b000
	OEFF_SD_N=1'b1
	OEFF_AD_N=1'b1
	INFF_SD_N=1'b1
	INFF_AD_N=1'b1
	OUTFF_SD_N=1'b1
	OUTFF_AD_N=1'b1
	DELAY_LINE_MODE=2'b11
   Generated name = PF_IO_Z1_layer1
@N: CG364 :"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":333:7:333:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_IO_Z1_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":90:7:90:11|*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":91:7:91:11|*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_GPIO\PF_IO_GPIO.v":9:7:9:16|Synthesizing module PF_IO_GPIO in library work.
Running optimization stage 1 on PF_IO_GPIO .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":15:7:15:11|Synthesizing module PF_IO in library work.

	DIRECTION=32'b00000000000000000000000000000010
	DIFFERENTIAL=32'b00000000000000000000000000000001
	MODE=32'b00000000000000000000000000000000
	DYN_DELAY_LINE_EN=32'b00000000000000000000000000000000
	RX_CLK_EN=1'b0
	TX_CLK_EN=1'b0
	RX_MODE=4'b0000
	TX_MODE=7'b0000000
	TX_OE_MODE=3'b000
	OEFF_SD_N=1'b1
	OEFF_AD_N=1'b1
	INFF_SD_N=1'b1
	INFF_AD_N=1'b1
	OUTFF_SD_N=1'b1
	OUTFF_AD_N=1'b1
	DELAY_LINE_MODE=2'b10
   Generated name = PF_IO_Z2_layer1
@N: CG364 :"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":403:7:403:17|Synthesizing module OUTBUF_DIFF in library work.
Running optimization stage 1 on OUTBUF_DIFF .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_IO_Z2_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_OUT_C2\PF_OUT_C2.v":9:7:9:15|Synthesizing module PF_OUT_C2 in library work.
Running optimization stage 1 on PF_OUT_C2 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":15:7:15:11|Synthesizing module PF_IO in library work.

	DIRECTION=32'b00000000000000000000000000000001
	DIFFERENTIAL=32'b00000000000000000000000000000001
	MODE=32'b00000000000000000000000000000000
	DYN_DELAY_LINE_EN=32'b00000000000000000000000000000000
	RX_CLK_EN=1'b0
	TX_CLK_EN=1'b0
	RX_MODE=4'b0000
	TX_MODE=7'b0000000
	TX_OE_MODE=3'b111
	OEFF_SD_N=1'b1
	OEFF_AD_N=1'b1
	INFF_SD_N=1'b1
	INFF_AD_N=1'b1
	OUTFF_SD_N=1'b1
	OUTFF_AD_N=1'b1
	DELAY_LINE_MODE=2'b01
   Generated name = PF_IO_Z3_layer1
@N: CG364 :"C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\acg5.v":357:7:357:16|Synthesizing module INBUF_DIFF in library work.
Running optimization stage 1 on INBUF_DIFF .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":211:29:211:29|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":212:34:212:34|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":213:34:213:34|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":218:34:218:34|Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on PF_IO_Z3_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":90:7:90:11|*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":91:7:91:11|*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":92:7:92:10|*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IN_C1\PF_IN_C1.v":9:7:9:14|Synthesizing module PF_IN_C1 in library work.
Running optimization stage 1 on PF_IN_C1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Clock_gen.v":38:7:38:35|Synthesizing module UART_apb_UART_apb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_Clock_gen_0s_0s
Running optimization stage 1 on UART_apb_UART_apb_0_Clock_gen_0s_0s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":31:7:31:34|Synthesizing module UART_apb_UART_apb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":30:7:30:34|Synthesizing module UART_apb_UART_apb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":31:7:31:34|Synthesizing module UART_apb_UART_apb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:37|Synthesizing module UART_apb_UART_apb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_apb_UART_apb_0_CoreUARTapb_Z4_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on UART_apb_UART_apb_0_CoreUARTapb_Z4_layer1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb.v":9:7:9:14|Synthesizing module UART_apb in library work.
Running optimization stage 1 on UART_apb .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":31:7:31:12|Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_16s_0
Running optimization stage 1 on spi_rf_32s_16s_0 .......
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v":134:0:134:5|All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v":24:7:24:17|Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
Running optimization stage 1 on spi_control_8s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v":25:7:25:14|Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
Running optimization stage 1 on spi_fifo_8s_32s_5 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v":24:7:24:18|Synthesizing module spi_clockmux in library CORESPI_LIB.
Running optimization stage 1 on spi_clockmux .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":29:7:29:18|Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b0
	SPO=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000010000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z5_layer1
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":195:12:195:22|Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":196:12:196:22|Removing wire resetn_rx_p, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":200:12:200:22|Removing wire resetn_rx_r, as there is no assignment to it.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":222:12:222:36|Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on spi_chanctrl_Z5_layer1 .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":1130:0:1130:5|Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":719:0:719:5|Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":343:0:343:5|Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v":29:7:29:9|Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	SPO=1'b0
	SPH=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_16s_0_0_1_0s
Running optimization stage 1 on spi_32s_8s_32s_16s_0_0_1_0s .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v":27:0:27:6|Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000010000
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000000
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b0
	SPH=1'b0
   Generated name = CORESPI_Z6_layer1
Running optimization stage 1 on CORESPI_Z6_layer1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\SPI_Controller\SPI_Controller.v":9:7:9:20|Synthesizing module SPI_Controller in library work.
Running optimization stage 1 on SPI_Controller .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":21:7:21:44|Synthesizing module reset_syn_1_reset_syn_1_0_CORERESET_PF in library work.
Running optimization stage 1 on reset_syn_1_reset_syn_1_0_CORERESET_PF .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_1\reset_syn_1.v":9:7:9:17|Synthesizing module reset_syn_1 in library work.
Running optimization stage 1 on reset_syn_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":21:7:21:44|Synthesizing module reset_syn_0_reset_syn_0_0_CORERESET_PF in library work.
Running optimization stage 1 on reset_syn_0_reset_syn_0_0_CORERESET_PF .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\reset_syn_0\reset_syn_0.v":9:7:9:17|Synthesizing module reset_syn_0 in library work.
Running optimization stage 1 on reset_syn_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_I2C_SDA_0\PF_IO_I2C_SDA_0.v":9:7:9:21|Synthesizing module PF_IO_I2C_SDA_0 in library work.
Running optimization stage 1 on PF_IO_I2C_SDA_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\PF_IO_C0\PF_IO_C0.v":9:7:9:14|Synthesizing module PF_IO_C0 in library work.
Running optimization stage 1 on PF_IO_C0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_identity_module.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":164:13:164:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":166:13:166:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":168:13:168:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":170:13:170:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":172:13:172:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":174:13:174:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":64:7:64:48|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:77|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":86:13:86:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":88:13:88:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":90:13:90:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":92:13:92:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":94:13:94:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":96:13:96:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":98:13:98:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":100:13:100:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:89|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":137:13:137:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":139:13:139:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":141:13:141:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":164:13:164:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":166:13:166:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":168:13:168:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":170:13:170:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":172:13:172:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":174:13:174:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":176:13:176:20|Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:82|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:82|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":64:7:64:50|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":64:7:64:66|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":64:7:64:65|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:80|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:88|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:93|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:84|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v":64:7:64:53|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":64:7:64:57|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v":64:7:64:65|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlfilter.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v":64:7:64:56|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v":64:7:64:51|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":64:7:64:54|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:53:2014:84|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":64:7:64:75|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":64:7:64:58|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v":64:7:64:69|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v":64:7:64:68|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v":64:7:64:67|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync.v":64:7:64:59|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v":64:7:64:86|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":64:7:64:59|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v":64:7:64:75|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:65:206:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v":64:7:64:73|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":64:7:64:72|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":64:7:64:61|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:65:184:108|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v":64:7:64:66|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v":64:7:64:78|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v":64:7:64:63|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":64:7:64:64|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR in library work.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
@N: CG364 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v":64:7:64:60|Synthesizing module MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR in library work.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":106:21:106:38|Found RAM ram, depth=128, width=21
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_uncorrectable_errors is always 0.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":107:21:107:38|Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":107:21:107:38|Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@N: CL189 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET .......
@W: CL168 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":1486:100:1486:132|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|Found RAM ram, depth=2, width=7
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_addr, depth=2, width=32
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_strb, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_data, depth=2, width=64
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_data, depth=2, width=64
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_addr, depth=2, width=31
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_last, depth=8, width=1
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_user, depth=8, width=7
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_resp, depth=8, width=2
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_data, depth=8, width=64
@N: CL134 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_id, depth=8, width=4
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
@W: CG532 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000001000000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	MASTER_TYPE=32'b00000000000000000000000000000001
	MEM_WID=4'b0110
	MMIO_WID=4'b1001
   Generated name = MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|Removing wire MMIO_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|Removing wire MEM_AXI_0_W_BITS_WID, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":197:19:197:27|Removing wire MEM_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":217:19:217:27|Removing wire MEM_RUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":241:19:241:28|Removing wire MMIO_BUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":261:19:261:28|Removing wire MMIO_RUSER, as there is no assignment to it.
Running optimization stage 1 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":145:34:145:54|*Output MMIO_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi.v":146:34:146:53|*Output MEM_AXI_0_W_BITS_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MiV_AXI .......

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
   Generated name = LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s .......

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	PIPE=32'b00000000000000000000000000000001
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
	MEM_AWIDTH=32'b00000000000000000000000000001101
	WRAP_SUPPORT=32'b00000000000000000000000000000001
	BRESP_OK=2'b00
	BRESP_ERR=2'b01
	RRESP_OK=2'b00
	RRESP_ERR=2'b01
	HIGH_PERF=1'b1
	WR_IDLE_ST=3'b000
	WR_ADRLAT_ST=3'b001
	WR_DATA_ST=3'b010
	WR_WAIT_ST=3'b011
	WR_RESP_ST=3'b100
	RD_IDLE_ST=3'b000
	RD_ADRLAT_ST=3'b001
	RD_DATA0_ST=3'b010
	RD_DATA_ST=3'b011
	RD_DATAWAIT_ST=3'b100
	RD_LAST_ST=3'b101
	SRAM_IDLE_ST=3'b000
	SRAM_ADDR_ST=3'b001
	SRAM_WR_ST=3'b010
	SRAM_WRWAIT_ST=3'b011
	SRAM_RD_ST=3'b100
	SRAM_RDWAIT_ST=3'b101
	REQ_IDLE_ST=2'b00
	REQ_WR_ST=2'b01
	REQ_RD_ST=2'b10
   Generated name = LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1838:91:1838:103|Removing redundant assignment.
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1 .......
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3078:3:3078:8|Pruning unused register rdata_sc_lat[79:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3065:3:3065:8|Pruning unused register read_sampled. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3053:3:3053:8|Pruning unused register rd_sram_xvalid_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3041:3:3041:8|Pruning unused register ARLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3031:3:3031:8|Pruning unused register wrap_raddr_incr_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2998:9:2998:14|Pruning unused register genblk15.wrap_raddr_calc_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2979:9:2979:14|Pruning unused register genblk15.wrap_raddr_calc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2476:3:2476:8|Pruning unused register AWLEN_slvif_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":2460:3:2460:8|Pruning unused register set_aligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1902:2:1902:7|Pruning unused register wr_wrap_boundary_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1828:2:1828:7|Pruning unused register aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register WDATA_slvif_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wen_sc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1770:3:1770:8|Pruning unused register wbyteen_sc_r[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1601:3:1601:8|Pruning unused register set_rdaligned_done_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1532:9:1532:14|Pruning unused register genblk12.rd_aligned_done. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1440:3:1440:8|Pruning unused register rresp_mc_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1410:9:1410:14|Pruning unused register genblk10.raddr_sc_r[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1294:3:1294:8|Pruning unused register ren_sc_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1270:3:1270:8|Pruning unused register ren_active. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":1161:3:1161:8|Pruning unused register rid_mc_r[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":900:6:900:11|Pruning unused register RREADY_slvif_f1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register wready_mc_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":687:3:687:8|Pruning unused register WVALID_slvif_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":659:3:659:8|Pruning unused register wrburst_cnt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":348:3:348:8|Pruning unused register wr_req_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":3010:3:3010:8|Pruning unused bits 2 to 0 of wrap_raddr_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":730:3:730:8|Sharing sequential element arready_mc. Add a syn_preserve attribute to the element to prevent sharing.

	AXI4_DWIDTH=32'b00000000000000000000000001000000
	AXI4_AWIDTH=32'b00000000000000000000000000100000
	AXI4_IFTYPE_WR=32'b00000000000000000000000000000001
	AXI4_IFTYPE_RD=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000001
	MEM_DEPTH=32'b00000000000000000010000000000000
	AXI4_IDWIDTH=32'b00000000000000000000000000000101
	WRAP_SUPPORT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	MEM_AWIDTH=32'b00000000000000000000000000001101
   Generated name = LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z8_layer1
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":214:31:214:37|Removing wire wena_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":215:31:215:37|Removing wire wenb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":216:31:216:41|Removing wire wena_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":217:31:217:41|Removing wire wenb_msb_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":218:31:218:38|Removing wire waddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":219:46:219:53|Removing wire wdata_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":220:31:220:36|Removing wire ren_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":221:31:221:38|Removing wire raddr_sc, as there is no assignment to it.
@W: CG360 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM.v":222:46:222:53|Removing wire rdata_sc, as there is no assignment to it.
Running optimization stage 1 on LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z8_layer1 .......
Running optimization stage 1 on OR2 .......
Running optimization stage 1 on OR4 .......
Running optimization stage 1 on RAM1K20 .......
Running optimization stage 1 on CFG3 .......
Running optimization stage 1 on INV .......
Running optimization stage 1 on GND .......
Running optimization stage 1 on VCC .......
Running optimization stage 1 on LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Running optimization stage 1 on LSRAM .......
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":40:53:40:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on INIT .......
@W: CG1283 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\INIT_Monitor\INIT_Monitor_0\INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR.v":50:12:50:25|Type of parameter CALIB_STATUS_SIMULATION_DELAY on the instance I_BCTRL_HSIO_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
Running optimization stage 1 on BANKCTRL_HSIO .......
Running optimization stage 1 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR .......
Running optimization stage 1 on INIT_Monitor .......
Running optimization stage 1 on HS_IO_CLK .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on CLKINT .......
Running optimization stage 1 on DDR3_0_CCC_0_PF_CCC .......
Running optimization stage 1 on C0_util_sync_flops_0 .......
Running optimization stage 1 on C0_util_sync_1s_0_0 .......
Running optimization stage 1 on C0_util_sync_4s_0_0 .......
Running optimization stage 1 on C0_util_sync_reset .......
Running optimization stage 1 on C0_util_sync_one_shot_1s .......
Running optimization stage 1 on C0_ddr4_nwl_phy_init_Z9_layer1 .......
Running optimization stage 1 on C0_phy_top_Z10_layer1 .......
Running optimization stage 1 on C0_util_param_latency_4s_0s_0_1s .......
Running optimization stage 1 on C0_util_param_latency_2s_0s_0_1s .......
Running optimization stage 1 on C0_util_param_latency_32s_0s_0_1s .......
Running optimization stage 1 on C0_wrap_calc_Z11_layer1 .......
Running optimization stage 1 on C0_util_pulse_extender .......
Running optimization stage 1 on C0_util_handshake_sync_2s .......
Running optimization stage 1 on C0_util_bin_to_gray_5s .......
Running optimization stage 1 on C0_util_sync_5s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_5s .......
Running optimization stage 1 on C0_util_gray_sync_bin_5s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_95s .......
Running optimization stage 1 on C0_util_fifo_core_Z12_layer1 .......
Running optimization stage 1 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s .......
Running optimization stage 1 on C0_util_fifo_Z13_layer1 .......
Running optimization stage 1 on C0_addr_tran_1s_32s_10s_31s_22s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_6s .......
Running optimization stage 1 on C0_util_fifo_core_Z15_layer1 .......
Running optimization stage 1 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s .......
Running optimization stage 1 on C0_util_fifo_Z16_layer1 .......
Running optimization stage 1 on C0_simple_buffer_2s_5s_32s .......
Running optimization stage 1 on C0_util_bin_to_gray_11s .......
Running optimization stage 1 on C0_util_sync_11s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_11s .......
Running optimization stage 1 on C0_util_gray_sync_bin_11s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_46s .......
Running optimization stage 1 on C0_util_fifo_core_Z17_layer1 .......
Running optimization stage 1 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s .......
Running optimization stage 1 on C0_util_fifo_Z18_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_129s .......
Running optimization stage 1 on C0_util_fifo_core_Z19_layer1 .......
Running optimization stage 1 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Running optimization stage 1 on C0_util_fifo_Z20_layer1 .......
Running optimization stage 1 on C0_util_bin_to_gray_10s .......
Running optimization stage 1 on C0_util_sync_10s_0_0 .......
Running optimization stage 1 on C0_util_gray_to_bin_10s .......
Running optimization stage 1 on C0_util_gray_sync_bin_10s .......
Running optimization stage 1 on C0_util_lat1_to_lat0_145s .......
Running optimization stage 1 on C0_util_fifo_core_Z21_layer1 .......
Running optimization stage 1 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Running optimization stage 1 on C0_util_fifo_Z22_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_77s .......
Running optimization stage 1 on C0_util_fifo_core_Z23_layer1 .......
Running optimization stage 1 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s .......
Running optimization stage 1 on C0_util_fifo_Z24_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_70s .......
Running optimization stage 1 on C0_util_fifo_core_Z25_layer1 .......
Running optimization stage 1 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s .......
Running optimization stage 1 on C0_util_fifo_Z26_layer1 .......
Running optimization stage 1 on C0_axi_if_Z14_layer1 .......

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_mpfe_arbiter_1s_32s .......
Running optimization stage 1 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z27_layer1 .......
Running optimization stage 1 on C0_util_lat1_to_lat0_64s .......
Running optimization stage 1 on C0_util_fifo_core_Z29_layer1 .......
Running optimization stage 1 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s .......
Running optimization stage 1 on C0_util_fifo_Z30_layer1 .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z28_layer1 .......
Running optimization stage 1 on C0_lb_fifo_13s_1s_37s_50s_1s_115s .......
Running optimization stage 1 on C0_mpfe_starve_timer .......
Running optimization stage 1 on C0_mpfe_Z31_layer1 .......
Running optimization stage 1 on C0_write_dbi .......
Running optimization stage 1 on C0_ddr4_byte_bit_map_0s .......
Running optimization stage 1 on C0_ddr4_byte_bit_map_1s .......
Running optimization stage 1 on C0_write_crc_dbi_Z32_layer1 .......
Running optimization stage 1 on C0_read_dbi .......
Running optimization stage 1 on C0_dbi_Z33_layer1 .......
Running optimization stage 1 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 1 on C0_mpfe_req_tracking_Z34_layer1 .......
Running optimization stage 1 on C0_util_param_latency_1s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_3s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_1s_3s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_16s_2s_0_0s .......
Running optimization stage 1 on C0_util_param_latency_1s_0s_0_1s .......
Running optimization stage 1 on C0_multiburst_qr_Z36_layer1 .......
Running optimization stage 1 on C0_rmw_Z35_layer1 .......
Running optimization stage 1 on C0_init_cal_interface .......
Running optimization stage 1 on C0_dfi_rddata_align_Z37_layer1 .......
Running optimization stage 1 on C0_util_sync_toggle_pos_0s .......
Running optimization stage 1 on C0_util_sync_bus_16s_0_1024s .......
Running optimization stage 1 on C0_sbref_generator_4s_4s .......
Running optimization stage 1 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......

Only the first 100 messages of id 'CG1283' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CG1283' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG1283} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_dlr_tracking .......
Running optimization stage 1 on C0_odt_gen_Z38_layer1 .......
Running optimization stage 1 on C0_preamble_phase_shift_Z39_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_4s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_2s_0_7s_40s .......
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_7s_13s .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z40_layer1 .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z41_layer1 .......
Running optimization stage 1 on C0_wrcmd_data_delay_Z42_layer1 .......
Running optimization stage 1 on C0_sr_clk_mgr_Z43_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_2s_2s .......
Running optimization stage 1 on C0_util_param_latency_130s_3s_0s_1s .......
Running optimization stage 1 on C0_util_param_latency_48s_3s_1s_1s .......
Running optimization stage 1 on C0_openbank .......
Running optimization stage 1 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Running optimization stage 1 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Running optimization stage 1 on C0_rw_tracking_Z45_layer1 .......
Running optimization stage 1 on C0_wtr_tracking_Z46_layer1 .......
Running optimization stage 1 on C0_wtr_tracking_Z47_layer1 .......
Running optimization stage 1 on C0_openrank_Z48_layer1 .......
Running optimization stage 1 on C0_qm_Z49_layer1 .......

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Running optimization stage 1 on C0_prog_pipe_delay_1s_0_1s_1s .......
Running optimization stage 1 on C0_fastsdram_Z44_layer1 .......
Running optimization stage 1 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Running optimization stage 1 on C0_util_sync_bus_2s_0_0 .......
Running optimization stage 1 on C0_util_sync_16s_0_0 .......
Running optimization stage 1 on C0_read_cal_timer .......
Running optimization stage 1 on C0_fastinit_Z50_layer1 .......
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_0 .......
Running optimization stage 1 on C0_dfi_phase_shift_static_4s_0s_1 .......
Running optimization stage 1 on C0_freq_ratio_cac_Z51_layer1 .......
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Running optimization stage 1 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Running optimization stage 1 on C0_freq_ratio_data_Z52_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_160s_0_1s_1s .......
Running optimization stage 1 on C0_prog_pipe_delay_64s_1_1s_1s .......
Running optimization stage 1 on C0_force_wrdata_en_Z53_layer1 .......
Running optimization stage 1 on C0_dfi_phyupd_ack_gen_Z54_layer1 .......
Running optimization stage 1 on C0_prog_pipe_delay_34s_0_5s_23s .......
Running optimization stage 1 on C0_dfi_timing_gen_Z55_layer1 .......
Running optimization stage 1 on C0_sdram_addr_ctrl_parity_Z56_layer1 .......
Running optimization stage 1 on C0_controller_busy_Z57_layer1 .......
Running optimization stage 1 on C0_pending_rw_Z58_layer1 .......
Running optimization stage 1 on C0_init_pda_mrs_interface_Z59_layer1 .......
Running optimization stage 1 on C0_automatic_sr_pd_Z60_layer1 .......
Running optimization stage 1 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Running optimization stage 1 on C0_init_read_capture_128s_4s_1s .......
Running optimization stage 1 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Running optimization stage 1 on C0_sdram_lb_Z61_layer1 .......
Running optimization stage 1 on C0_sdram_sys_top_Z62_layer1 .......

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z63_layer1 .......
Running optimization stage 1 on CLKINT_PRESERVE .......
Running optimization stage 1 on DFN1 .......
Running optimization stage 1 on TRIBUFF .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:59:227:59|Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":227:68:227:68|Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:18:228:18|Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":228:32:228:32|Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:59:267:59|Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":267:68:267:68|Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:18:268:18|Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":268:32:268:32|Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:59:309:59|Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":309:68:309:68|Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:18:310:18|Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":310:32:310:32|Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:59:351:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":351:68:351:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:18:352:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":352:32:352:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:59:397:59|Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":397:68:397:68|Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:18:398:18|Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":398:32:398:32|Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:59:437:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":437:68:437:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:18:438:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":438:32:438:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:59:479:59|Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":479:68:479:68|Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:18:480:18|Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":480:32:480:32|Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:59:521:59|Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":521:68:521:68|Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:18:522:18|Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":522:32:522:32|Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:59:563:59|Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":563:68:563:68|Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:18:564:18|Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":564:32:564:32|Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:59:603:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":603:68:603:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:18:604:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":604:32:604:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:59:645:59|Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":645:68:645:68|Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:18:646:18|Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":646:32:646:32|Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:59:691:59|Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":691:68:691:68|Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:18:692:18|Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v":692:32:692:32|Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:13:79:13|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:27:79:27|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v":79:41:79:41|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:59:95:59|Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":95:68:95:68|Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:18:96:18|Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":96:32:96:32|Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:59:137:59|Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":137:68:137:68|Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:18:138:18|Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":138:32:138:32|Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:59:181:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":181:68:181:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:18:182:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v":182:32:182:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:45:67:45|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v":67:54:67:54|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v":68:32:68:32|Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:59:67:59|Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":67:68:67:68|Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v":68:18:68:18|Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 

Only the first 100 messages of id 'CG781' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CG781' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG781} -count unlimited' in the Tcl shell.
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......

	PIPELINE=32'b00000000000000000000000000000000
	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = register_bank_0s_2s
Running optimization stage 1 on register_bank_0s_2s .......
Running optimization stage 1 on APB_IF .......
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal wait_cnt[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_we_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Feedback mux created for signal apb_re_p. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":518:17:518:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":534:17:534:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":576:36:576:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":675:24:675:37|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":683:26:683:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":691:23:691:35|Removing redundant assignment.
Running optimization stage 1 on trn_cmd_addr .......

Only the first 100 messages of id 'CL134' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL134' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL134} -count unlimited' in the Tcl shell.

	data_width=32'b00000000000000000000000000000001
   Generated name = noisy_data_detector_1s
Running optimization stage 1 on noisy_data_detector_1s .......

	data_width=32'b00000000000000000000000000000001
   Generated name = data_transition_detector_1s
Running optimization stage 1 on data_transition_detector_1s .......

	data_width=32'b00000000000000000000000000000001
   Generated name = flag_generator_1s
Running optimization stage 1 on flag_generator_1s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_DQSW=32'b00000000000000000000000000000001
	FSM_BCLK=32'b00000000000000000000000000000010
	FSM_CMND=32'b00000000000000000000000000000011
	FSM_DONE=32'b00000000000000000000000000000100
   Generated name = TRN_CLK_2s_1s_0s_1s_2s_3s_4s
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":292:10:292:21|Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":429:22:429:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":359:17:359:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":432:26:432:39|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":440:29:440:45|Removing redundant assignment.
Running optimization stage 1 on trn_dqsw .......
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":177:22:177:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":249:23:249:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":269:27:269:43|Removing redundant assignment.
Running optimization stage 1 on trn_bclksclk .......
Running optimization stage 1 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
Running optimization stage 1 on DLL_MON .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8
@W: CG296 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":376:13:381:132|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1317:21:1317:22|Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2497:22:2497:26|Removing redundant assignment.
Running optimization stage 1 on gate_training .......
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1793:3:1793:8|Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Feedback mux created for signal incr_fuzzy. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on dq_align_dqs_optimization .......
@W: CL118 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1415:2:1415:5|Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.
Running optimization stage 1 on RDLVL_TRAIN .......
Running optimization stage 1 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":203:0:203:5|Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\RDLVL_SMS.v":205:2:205:3|Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = RDLVL_2s_8_8_8_8_8_8_8_8_8
Running optimization stage 1 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = WRLVL_2s
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":142:19:142:27|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":143:21:143:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":172:20:172:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":173:20:173:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":190:18:190:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":235:26:235:41|Removing redundant assignment.
Running optimization stage 1 on WRLVL_BOT .......
Running optimization stage 1 on WRLVL_2s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
   Generated name = VREF_TR_2s
Running optimization stage 1 on VREF_TR_2s .......
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":285:25:285:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":288:31:288:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":299:35:299:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":300:43:300:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":305:37:305:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":307:43:307:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":312:37:312:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":313:35:313:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":324:37:324:45|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":325:35:325:41|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":326:43:326:57|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":332:28:332:36|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":335:34:335:48|Removing redundant assignment.
Running optimization stage 1 on APB_IOG_CTRL_SM .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQS_LANES_9=32'b00000000000000000000000000010010
	RDLVL=1'b0
	WRLVL=1'b1
   Generated name = IOG_IF_2s_18s_0_1
Running optimization stage 1 on IOG_IF_2s_18s_0_1 .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":198:0:198:5|All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	ASSERT_RDLVL_RESP=4'b0000
	ASSERT_RDLVL_RESP_2=4'b0001
	DO_VREF=4'b0010
	FINISH=4'b0011
	RESPOND_TO_GATE_TRAINING=4'b0100
	TRN_INITIAL=4'b0101
	WAIT_RDLVL=4'b0110
	WAIT_RDLVL_REQ_RANK_1=4'b0111
	WAIT_RDLVL_RESP_RANK_1=4'b1000
	WAIT_RD_LVL_RESP_RANK_0=4'b1001
   Generated name = TRN_COMPLETE_Z64_layer1
Running optimization stage 1 on TRN_COMPLETE_Z64_layer1 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = LEVELLING_2s_8_8_8_8_8_8_8_8_8

	WIDTH=32'b00000000000000000000000000001000
	RESET_VAL=32'b00000000000000000000000000000001
   Generated name = DELAY_CTRL_8s_1s
Running optimization stage 1 on DELAY_CTRL_8s_1s .......
Running optimization stage 1 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	HOLD_ODT_CYCLES=32'b00000000000000000000000000000010
   Generated name = PHY_SIG_MOD_2s_2s
Running optimization stage 1 on PHY_SIG_MOD_2s_2s .......
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on ddr4_vref .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	WRITE_CALLIBRATION_PATTERN_PARAM=64'b0110011001000100100110011111111110101010110011000011001101010101
	SM_WAIT_FOR_CTRLR_READY=32'b00000000000000000000000000000000
	SM_DO_WRITE_WAIT_FOR_BUS=32'b00000000000000000000000000000001
	SM_DO_WRITE_REQ=32'b00000000000000000000000000000010
	SM_DO_WRITE_WAIT_FOR_D_REQ=32'b00000000000000000000000000000011
	SM_DO_WRITE=32'b00000000000000000000000000000100
	SM_WAIT=32'b00000000000000000000000000000101
	SM_DO_READ_WAIT_FOR_BUS=32'b00000000000000000000000000000110
	SM_DO_READ_REQ=32'b00000000000000000000000000000111
	SM_WAIT_FOR_R_VALID=32'b00000000000000000000000000001000
	SM_INCREMENT_LANE=32'b00000000000000000000000000001001
	SM_ADD_OFSET=32'b00000000000000000000000000001010
	SM_DO_WRITE_ZERO_WAIT_FOR_BUS=32'b00000000000000000000000000001011
	SM_DO_WRITE_ZERO_REQ=32'b00000000000000000000000000001100
	SM_DO_WRITE_ZERO_WAIT_FOR_D_REQ=32'b00000000000000000000000000001101
	SM_DO_WRITE_ZERO=32'b00000000000000000000000000001110
	SM_CHECK_DATA=32'b00000000000000000000000000001111
	SM_DONE=32'b00000000000000000000000000010000
	WAIT_COUNTER_VALUE=4'b1111
   Generated name = write_callibrator_Z65_layer1
@W: CG1340 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":83:42:83:53|Index into variable data_match could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":461:23:461:35|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":490:20:490:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":505:22:505:33|Removing redundant assignment.
Running optimization stage 1 on write_callibrator_Z65_layer1 .......
@A: CL291 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":449:0:449:5|Register write_counter with asynchronous load is being synthesized in compatability mode. A synthesis/simulation mismatch is possible.
@W: CL207 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
   Generated name = TIP_CTRL_BLK_Z66_layer1
Running optimization stage 1 on TIP_CTRL_BLK_Z66_layer1 .......
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p3_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TIP_CTRL_BLK.v":603:0:603:5|Feedback mux created for signal dqs_oe_p2_internal_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	MIN_ENTRIES_IN_FIFO=32'b00000000000000000000000000000001
   Generated name = LANE_CTRL_2s_1s
Running optimization stage 1 on LANE_CTRL_2s_1s .......

	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIF_DEPTH=32'b00000000000000000000000000000011
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
   Generated name = LANE_ALIGNMENT_2s_2s_3s_7s

	FIF_DEPTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
	FIFOTOP=32'b00000000000000000000000000000010
   Generated name = ram_simple_dp_3s_64s_2s_2s
Running optimization stage 1 on ram_simple_dp_3s_64s_2s_2s .......

	FIF_DEPTH=32'b00000000000000000000000000000011
	FIF_ADDR_WIDTH=32'b00000000000000000000000000000010
   Generated name = FIFO_BLK_3s_2s
Running optimization stage 1 on FIFO_BLK_3s_2s .......
Running optimization stage 1 on LANE_ALIGNMENT_2s_2s_3s_7s .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LANE_ALIGNMENT.v":152:2:152:7|Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":45:71:45:85|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":54:65:54:77|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":56:65:56:77|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr_init_iterator.v":61:72:61:89|Removing redundant assignment.
Running optimization stage 1 on ddr_init_iterator .......

	FAMILY=32'b00000000000000000000000000011010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	FIFO_DEPTH=32'b00000000000000000000000000000010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=4'b1000
	IOG_DQ_WIDTH_L1=4'b1000
	IOG_DQ_WIDTH_L2=4'b1000
	IOG_DQ_WIDTH_L3=4'b1000
	IOG_DQ_WIDTH_L4=4'b1000
	IOG_DQ_WIDTH_L5=4'b1000
	IOG_DQ_WIDTH_L6=4'b1000
	IOG_DQ_WIDTH_L7=4'b1000
	IOG_DQ_WIDTH_L8=4'b1000
	PIPELINE=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_INT_Z67_layer1
Running optimization stage 1 on COREDDR_TIP_INT_Z67_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":658:32:658:49|*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":659:32:659:49|*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":660:32:660:49|*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":661:32:661:49|*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

	FAMILY=32'b00000000000000000000000000011010
	FIFO_ADDRESS_WIDTH=32'b00000000000000000000000000000111
	FIFO_DEPTH=32'b00000000000000000000000000000010
	IOG_DQS_LANES=32'b00000000000000000000000000000010
	NUM_BCLKS=32'b00000000000000000000000000000001
	IOG_DQ_WIDTH_L0=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L1=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L2=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L3=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L4=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L5=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L6=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L7=32'b00000000000000000000000000001000
	IOG_DQ_WIDTH_L8=32'b00000000000000000000000000001000
	PIPELINE=32'b00000000000000000000000000000000
	SIM_TRAINING=32'b00000000000000000000000000000000
   Generated name = COREDDR_TIP_Z68_layer1
Running optimization stage 1 on COREDDR_TIP_Z68_layer1 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Running optimization stage 1 on LANECTRL .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Running optimization stage 1 on TRIBUFF_FEEDBACK .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Running optimization stage 1 on BIBUF_DIFF_DQS .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......

	ENABLE_PAUSE_EXTENSION=2'b00
   Generated name = DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Running optimization stage 1 on OUTBUF_FEEDBACK .......
Running optimization stage 1 on OUTBUF_FEEDBACK_DIFF .......
Running optimization stage 1 on DDR3_0_DDRPHY_BLK .......
Running optimization stage 1 on DLL .......
Running optimization stage 1 on DDR3_0_DLL_0_PF_CCC .......

	SKIP_STARTUP_DELAY_SIMULATION=32'b00000000000000000000000000000001
	SKIP_TRAINING_SIMULATION=32'b00000000000000000000000000000001
	DEF_CFG_ZQINIT_CAL_DURATION=32'b00000000000000000000001000000000
	DEF_CFG_ZQ_CAL_TYPE=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_S_DURATION=32'b00000000000000000000000001000000
	DEF_CFG_ZQ_CAL_R_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_ZQ_CAL_PER=32'b00000000000000100000100011010110
	DEF_CFG_ZQ_CAL_L_DURATION=32'b00000000000000000000000100000000
	DEF_CFG_XSR=32'b00000000000000000000000000000000
	DEF_CFG_XSDLL=32'b00000000000000000000000000000000
	DEF_CFG_XS=32'b00000000000000000000000011110000
	DEF_CFG_XPR=32'b00000000000000000000000011110000
	DEF_CFG_XP=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_S=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WTR_L=32'b00000000000000000000000000000000
	DEF_CFG_WTR=32'b00000000000000000000000000000101
	DEF_CFG_WRITE_TO_WRITE_ODT=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_WRITE=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_WRITE_DBI=32'b00000000000000000000000000000000
	DEF_CFG_WRITE_CRC=32'b00000000000000000000000000000000
	DEF_CFG_WR_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_WR_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR_CMD_LAT_CRC_DM=32'b00000000000000000000000000000000
	DEF_CFG_WR=32'b00000000000000000000000000001010
	DEF_CFG_WL=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_VREFDQ_TRN_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_TWO_T_SEL_CYCLE=32'b00000000000000000000000000000001
	DEF_CFG_TWO_T=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TRIG_MASK=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_SENSOR_READOUT=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_RANGE=32'b00000000000000000000000000000000
	DEF_CFG_TEMP_CTRL_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_TDQS=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P7=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P6=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P5=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P4=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P3=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P2=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P1=32'b00000000000000000000000000000000
	DEF_CFG_STARVE_TIMEOUT_P0=32'b00000000000000000000000000000000
	DEF_CFG_PRE_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_STARTUP_DELAY=32'b00000000000000100000100011010110
	DEF_CFG_SRT=32'b00000000000000000000000000000000
	DEF_CFG_SR_ABORT=32'b00000000000000000000000000000000
	DEF_CFG_RTT_WR=32'b00000000000000000000000000000000
	DEF_CFG_RTT_PARK=32'b00000000000000000000000000000000
	DEF_CFG_RTT=32'b00000000000000000000000000000000
	DEF_CFG_RTP=32'b00000000000000000000000000000101
	DEF_CFG_RRD_S=32'b00000000000000000000000000000000
	DEF_CFG_RRD_L=32'b00000000000000000000000000000000
	DEF_CFG_RRD_DLR=32'b00000000000000000000000000000000
	DEF_CFG_RRD=32'b00000000000000000000000000000101
	DEF_CFG_RP=32'b00000000000000000000000000001001
	DEF_CFG_ROWADDR_MAP_3=32'b00000000000000000000011101011100
	DEF_CFG_ROWADDR_MAP_2=32'b00000110110110100110010110000101
	DEF_CFG_ROWADDR_MAP_1=32'b00001101011001010101010001001101
	DEF_CFG_ROWADDR_MAP_0=32'b00000010010001010000001111001110
	DEF_CFG_RMW_EN=32'b00000000000000000000000000000000
	DEF_CFG_RL=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR4=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR2=32'b00000000000000000000000000000000
	DEF_CFG_RFC_DLR1=32'b00000000000000000000000000000000
	DEF_CFG_RFC4=32'b00000000000000000000000000000000
	DEF_CFG_RFC2=32'b00000000000000000000000000000000
	DEF_CFG_RFC1=32'b00000000000000000000000000000000
	DEF_CFG_RFC=32'b00000000000000000000000011101010
	DEF_CFG_REGDIMM=32'b00000000000000000000000000000000
	DEF_CFG_REF_PER=32'b00000000000000000001010001010000
	DEF_CFG_READ_TO_WRITE_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_WRITE=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ_ODT=32'b00000000000000000000000000000001
	DEF_CFG_READ_TO_READ=32'b00000000000000000000000000000001
	DEF_CFG_READ_DBI=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_LAT=32'b00000000000000000000000000000000
	DEF_CFG_RDIMM_BSIDE_INVERT=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMBLE=32'b00000000000000000000000000000000
	DEF_CFG_RD_PREAMB_TRN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_RCD_STAB=32'b00000000000000000000000000000000
	DEF_CFG_RCD=32'b00000000000000000000000000001001
	DEF_CFG_RC=32'b00000000000000000000000000100001
	DEF_CFG_RAS=32'b00000000000000000000000000011000
	DEF_CFG_QUAD_RANK=32'b00000000000000000000000000000000
	DEF_CFG_QOFF=32'b00000000000000000000000000000000
	DEF_CFG_POST_TRIG_CYCS=32'b00000000000000000000000000000000
	DEF_CFG_PHYUPD_ACK_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_PER_DRAM_ADDR_EN=32'b00000000000000000000000000000000
	DEF_CFG_PASR_SEG=32'b00000000000000000000000000000000
	DEF_CFG_PASR_BANK=32'b00000000000000000000000000000000
	DEF_CFG_PASR=32'b00000000000000000000000000000000
	DEF_CFG_PARITY_RDIMM_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_ONLY_SRANK_CMDS=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_WR_MAP_CS1=32'b00000000000000000000000000000010
	DEF_CFG_ODT_WR_MAP_CS0=32'b00000000000000000000000000000001
	DEF_CFG_ODT_RD_TURN_ON=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_TURN_OFF=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS7=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS6=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS5=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS4=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS3=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS2=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS1=32'b00000000000000000000000000000000
	DEF_CFG_ODT_RD_MAP_CS0=32'b00000000000000000000000000000000
	DEF_CFG_ODT_POWERDOWN=32'b00000000000000000000000000000000
	DEF_CFG_ODT_INBUF_4_PD=32'b00000000000000000000000000000000
	DEF_CFG_NUM_RANKS=32'b00000000000000000000000000000001
	DEF_CFG_NUM_LOGICAL_RANKS_PER_3DS=32'b00000000000000000000000000000000
	DEF_CFG_NUM_CAL_READS=32'b00000000000000000000000000000001
	DEF_CFG_NIBBLE_DEVICES=32'b00000000000000000000000000000000
	DEF_CFG_MRW=32'b00000000000000000000000000000000
	DEF_CFG_MRRI=32'b00000000000000000000000000000000
	DEF_CFG_MRR=32'b00000000000000000000000000000000
	DEF_CFG_MPR_READ_FORMAT=32'b00000000000000000000000000000000
	DEF_CFG_MOD=32'b00000000000000000000000000001100
	DEF_CFG_MIRROR_X16_BG0_BG1=32'b00000000000000000000000000000000
	DEF_CFG_MIN_READ_IDLE=32'b00000000000000000000000000000001
	DEF_CFG_MEMORY_TYPE=32'b00000000000000000000000000001000
	DEF_CFG_MEM_ROWBITS=32'b00000000000000000000000000010000
	DEF_CFG_MEM_COLBITS=32'b00000000000000000000000000001011
	DEF_CFG_MEM_BANKBITS=32'b00000000000000000000000000000011
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_LOW=32'b00000000000000000000000000000000
	DEF_CFG_MB_AUTOPCH_COL_BIT_POS_HIGH=32'b00000000000000000000000000000000
	DEF_CFG_MAX_PWR_DOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_MANUAL_ADDRESS_MAP=32'b00000000000000000000000000000000
	DEF_CFG_LRDIMM=32'b00000000000000000000000000000000
	DEF_CFG_LP_ASR=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_PCH=32'b00000000000000000000000000000000
	DEF_CFG_LOOKAHEAD_ACT=32'b00000000000000000000000000000000
	DEF_CFG_INT_VREF_MON=32'b00000000000000000000000000000000
	DEF_CFG_INIT_DURATION=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_IDLE_TIME_TO_POWER_DOWN=32'b00000000000000000000000000000000
	DEF_CFG_GEARDOWN_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FINE_GRAN_REF_MODE=32'b00000000000000000000000000000000
	DEF_CFG_FAW_DLR=32'b00000000000000000000000000000000
	DEF_CFG_FAW=32'b00000000000000000000000000010100
	DEF_CFG_ERROR_GROUP_SEL=32'b00000000000000000000000000000000
	DEF_CFG_EN_MASK=32'b00000000000000000000000000000000
	DEF_CFG_EMR3=32'b00000000000000000000000000000000
	DEF_CFG_ECC_CORRECTION_EN=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_WR_START=32'b00000000000000000000000000000000
	DEF_CFG_EARLY_RANK_TO_RD_START=32'b00000000000000000000000000000000
	DEF_CFG_DS=32'b00000000000000000000000000000000
	DEF_CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH=32'b00000000000000000000000000000000
	DEF_CFG_DM_EN=32'b00000000000000000000000000000001
	DEF_CFG_DLL_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_RDDATA_EN=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_RDDATA_EN_SIM=32'b00000000000000000000000000011100
	DEF_CFG_DFI_T_PHY_WRLAT=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_WRLAT_SIM=32'b00000000000000000000000000000100
	DEF_CFG_DFI_T_PHY_RDLAT=32'b00000000000000000000000000000101
	DEF_CFG_DFI_T_DRAM_CLK_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRLUPD_MAX=32'b00000000000000000000000000000000
	DEF_CFG_DFI_T_CTRL_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_DFI_PHYUPD_EN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PERIODIC=32'b00000000000000000000000000000000
	DEF_CFG_DFI_LVL_PATTERN=32'b00000000000000000000000000000000
	DEF_CFG_DFI_DATA_BYTE_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL=32'b00000000000000000000000000000000
	DEF_CFG_DATA_SEL_FIRST_ERROR=32'b00000000000000000000000000000000
	DEF_CFG_DATA_MASK=32'b00000000000000000000000000000001
	DEF_CFG_CWL=32'b00000000000000000000000000000111
	DEF_CFG_CTRLUPD_TRIG=32'b00000000000000000000000000000000
	DEF_CFG_CTRLUPD_START_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_INIT_DISABLE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_VALUE=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_TURN_OFF_DELAY=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_SEL=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_RESTART_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_CTRLR_BUSY_ENABLE=32'b00000000000000000000000000000000
	DEF_CFG_CS_TO_CMDADDR_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CRC_ERROR_CLEAR=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_3=32'b00000000000000000000000000000000
	DEF_CFG_COLADDR_MAP_2=32'b00000000000000000000000010100010
	DEF_CFG_COLADDR_MAP_1=32'b00000100100000011100011000010100
	DEF_CFG_COLADDR_MAP_0=32'b00000100000011000010000001000000
	DEF_CFG_CL=32'b00000000000000000000000000001001
	DEF_CFG_CKSRX=32'b00000000000000000000000000000000
	DEF_CFG_CKSRE=32'b00000000000000000000000000000000
	DEF_CFG_CIDADDR_MAP=32'b00000000000000000000000000000000
	DEF_CFG_CHIPADDR_MAP=32'b00000000000000000000000000011110
	DEF_CFG_CCD_S=32'b00000000000000000000000000000000
	DEF_CFG_CCD_L=32'b00000000000000000000000000000000
	DEF_CFG_CAL_READ_PERIOD=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_PERSIST_ERR=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_LATENCY=32'b00000000000000000000000000000000
	DEF_CFG_CA_PARITY_ERR_STATUS=32'b00000000000000000000000000000000
	DEF_CFG_BURST_RW_REFRESH_HOLDOFF=32'b00000000000000000000000000000000
	DEF_CFG_BT=32'b00000000000000000000000000000000
	DEF_CFG_BL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_BL=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS9=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS8=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS7=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS6=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS5=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS4=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS3=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS2=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS15=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS14=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS13=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS12=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS11=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS10=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS1=32'b00000000000000000000000000000000
	DEF_CFG_BIT_MAP_INDEX_CS0=32'b00000000000000000000000000000000
	DEF_CFG_BG_INTERLEAVE=32'b00000000000000000000000000000000
	DEF_CFG_BANKADDR_MAP=32'b00000000000000001101001100001011
	DEF_CFG_AUTO_ZQ_CAL_EN=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_SR=32'b00000000000000000000000000000000
	DEF_CFG_AUTO_REF_EN=32'b00000000000000000000000000000001
	DEF_CFG_ASYNC_ODT=32'b00000000000000000000000000000000
	DEF_CFG_AL_MODE=32'b00000000000000000000000000000000
	DEF_CFG_ADDR_MIRROR=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_AXI_END_ADDRESS=33'b011111111111111111111111111111111
	DEF_AXI0_CFG_MEM_START_ADDRESS=32'b00000000000000000000000000000000
	DEF_AXI0_CFG_ENABLE_BUS_HOLD=32'b00000000000000000000000000000000
	DEF_PHY_TRAIN_STEP_ENABLE=32'b00000000000000000000000000011000
	DEF_PHY_TRAIN_STEP_ENABLE_SIM=32'b00000000000000000000000000000000
	DEF_ADDR_WAIT_COUNT=32'b00000000000000000000001111111111
	DEF_WRCAL_WRITE_COUNTER_VALUE=32'b00000000000000000000000011111111
	DEF_RDGATE_MIN_READS_THRESHOLD=32'b00000000000000000000000001000000
	DEF_PHY_GATE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_PHY_EYE_TRAIN_DELAY=32'b00000000000000000000000000101111
	DEF_ADDR_WAIT_COUNT_SIM=32'b00000000000000000000000000000010
	DEF_WRCAL_WRITE_COUNTER_VALUE_SIM=32'b00000000000000000000000000000010
	DEF_RDGATE_MIN_READS_THRESHOLD_SIM=32'b00000000000000000000000000000100
	DEF_PHY_GATE_TRAIN_DELAY_SIM=32'b00000000000000000000000000000110
	DEF_PHY_EYE_TRAIN_DELAY_SIM=32'b00000000000000000000000000011111
	FAST_TRAINING_SIMULTION=32'b00000000000000000000000000000001
	DEF_ADDR_VCOPHS_OFFSET=32'b00000000000000000000000000000000
	DEF_ADDR_VCOPHS_OFFSET_SIM=32'b00000000000000000000000000000000
   Generated name = PF_DDR_CFG_INIT_Z69_layer1
Running optimization stage 1 on PF_DDR_CFG_INIT_Z69_layer1 .......
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1357:48:1357:67|Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1397:48:1397:70|Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1435:48:1435:70|Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1474:48:1474:70|Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1513:48:1513:70|Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1552:48:1552:70|Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1589:48:1589:70|Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1628:48:1628:70|Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0\DDR3_0.v":1667:48:1667:70|Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DDR3_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z70_layer1
Running optimization stage 1 on UJTAG .......

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Running optimization stage 1 on COREJTAGDEBUG_Z70_layer1 .......
Running optimization stage 1 on COREJTAGDebug_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......

	FAMILY=32'b00000000000000000000000000010001
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_17s_0s
Running optimization stage 1 on COREAHBTOAPB3_17s_0s .......
Running optimization stage 1 on COREAHBTOAPB3_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":23:7:23:47|Component COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000001000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z71_layer1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z71_layer1 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000001000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0 .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z72_layer1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z72_layer1 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z73_layer1
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z73_layer1 .......

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000001000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s .......

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000001000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z74_layer1
Running optimization stage 1 on COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z74_layer1 .......
Running optimization stage 1 on COREAHBLITE_0 .......
@N: CG775 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\CORAXITOAHBL_0\CORAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:51|Component CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 1 on COREAXITOAHBL_readByteCnt .......

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z75_layer1
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z75_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_4s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_4s_64s_8s .......

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z76_layer1
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z76_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000100
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000000
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s
Running optimization stage 1 on CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s .......
Running optimization stage 1 on CORAXITOAHBL_0 .......
Running optimization stage 1 on CCC_0_CCC_0_0_PF_CCC .......
Running optimization stage 1 on CCC_0 .......
Running optimization stage 1 on caxi4interconnect_ResetSycnc .......

	FAMILY=32'b00000000000000000000000000010011
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=6'b111111
	MASTER_READ_CONNECTIVITY=6'b111111
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	READ_INTERLEAVE=1'b0
	NUM_SLAVES_INT=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	MASTER_READ_CONNECTIVITY_INT=8'b11111111
	MASTER_WRITE_CONNECTIVITY_INT=8'b11111111
   Generated name = caxi4interconnect_Axi4CrossBar_Z77_layer1

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_TargetMuxController_Z78_layer1
Running optimization stage 1 on caxi4interconnect_TargetMuxController_Z78_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b0
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_AddressController_Z79_layer1

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	CONNECTIVITY=4'b1111
	DERR_SLAVEID=2'b11
   Generated name = caxi4interconnect_DependenceChecker_Z80_layer1

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b10000000000000000000000000000000
	SLOT_MAX_ADDR=32'b10000000000000001111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_81_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_81_layer1 .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b10000000000000010000000000000000
	SLOT_MAX_ADDR=32'b10000000111111111111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_82_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_82_layer1 .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	SLAVE_NUM=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_ADDR=2'b00
	SLOT_MIN_ADDR=32'b01100000000000000000000000000000
	SLOT_MAX_ADDR=32'b01100000111111111111111111111111
	CONNECTIVITY=3'b111
   Generated name = caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_83_layer1
Running optimization stage 1 on caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_83_layer1 .......
Running optimization stage 1 on caxi4interconnect_DependenceChecker_Z80_layer1 .......

	WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_BitScan0_1s
Running optimization stage 1 on caxi4interconnect_BitScan0_1s .......

	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	THREAD_VEC_WIDTH=32'b00000000000000000000000000001001
	COUNT_1=2'b01
   Generated name = caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s
Running optimization stage 1 on caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	CONNECTIVITY=4'b1111
   Generated name = caxi4interconnect_MasterControl_Z84_layer1
Running optimization stage 1 on caxi4interconnect_MasterControl_Z84_layer1 .......

	N=32'b00000000000000000000000000000010
	N_WIDTH=32'b00000000000000000000000000000001
	HI_FREQ=32'b00000000000000000000000000000001
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_2s_1s_1s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_2s_1s_1s_0 .......
Running optimization stage 1 on caxi4interconnect_AddressController_Z79_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_RDataController_Z85_layer1

	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_READ_CONNECTIVITY=4'b1111
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s
Running optimization stage 1 on caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s .......

	MASTER_NUM=4'b0000
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=4'b1111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataController_Z86_layer1

	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_RequestQual_4s_1s_4s_1s_5s
Running optimization stage 1 on caxi4interconnect_RequestQual_4s_1s_4s_1s_5s .......

	N=32'b00000000000000000000000000000100
	N_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000001
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_4s_2s_1s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_4s_2s_1s_0 .......
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z86_layer1 .......

	MASTER_NUM=4'b0001
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MASTER_READ_CONNECTIVITY=4'b1111
	HI_FREQ=32'b00000000000000000000000000000001
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_ReadDataController_Z87_layer1
Running optimization stage 1 on caxi4interconnect_ReadDataController_Z87_layer1 .......
Running optimization stage 1 on caxi4interconnect_RDataController_Z85_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS=32'b00000000000000000000000000000001
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000010
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT_BASE_VEC=2'b00
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	AUSER_WIDTH=32'b00000000000000000000000000000001
	MASTER_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	WR_MODULE=1'b1
	MASTERID_WIDTH=32'b00000000000000000000000000000101
   Generated name = caxi4interconnect_AddressController_Z88_layer1
Running optimization stage 1 on caxi4interconnect_AddressController_Z88_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WDataController_Z89_layer1

	HI_FREQ=32'b00000000000000000000000000000001
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000001
	nearFullSpace=32'b00000000000000000000000000000010
   Generated name = caxi4interconnect_FifoDualPort_1s_2_2s_1s_2
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	HI_FREQ=32'b00000000000000000000000000000001
	FIFO_AWIDTH=32'b00000000000000000000000000000010
	FIFO_WIDTH=32'b00000000000000000000000000000001
	FIFO_DEPTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s
Running optimization stage 1 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_1s_2_2s_1s_2 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	WRITE_CONNECTIVITY=2'b11
	HI_FREQ=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	STRB_WIDTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_WriteDataMux_Z90_layer1
Running optimization stage 1 on caxi4interconnect_WriteDataMux_Z90_layer1 .......
Running optimization stage 1 on caxi4interconnect_WDataController_Z89_layer1 .......

	N=32'b00000000000000000000000000000100
	N_WIDTH=32'b00000000000000000000000000000010
	HI_FREQ=32'b00000000000000000000000000000000
	STATUS_WORD=5'b00000
   Generated name = caxi4interconnect_RoundRobinArb_4s_2s_0s_0
Running optimization stage 1 on caxi4interconnect_RoundRobinArb_4s_2s_0s_0 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	MASTER_READ_CONNECTIVITY=8'b11111111
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_SlaveDataMuxController_Z91_layer1
Running optimization stage 1 on caxi4interconnect_SlaveDataMuxController_Z91_layer1 .......

	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	NUM_SLAVES=32'b00000000000000000000000000000100
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	MASTER_WRITE_CONNECTIVITY=8'b11111111
	MASTER_READ_CONNECTIVITY=8'b11111111
	HI_FREQ=32'b00000000000000000000000000000000
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	THREAD_VEC_WIDTH=32'b00000000000000000000000000000111
   Generated name = caxi4interconnect_RespController_Z92_layer1
Running optimization stage 1 on caxi4interconnect_RespController_Z92_layer1 .......
Running optimization stage 1 on caxi4interconnect_revision .......

	ID_WIDTH=32'b00000000000000000000000000000101
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	RESP_CODE=2'b11
	aIDLE=3'b000
	aREAD_LAT=3'b001
	aARREADY_CYC=3'b010
	aWRITE_LAT=3'b011
	aAWREADY_CYC=3'b100
	wWRITE_DAT=3'b101
	wRESP_ST=3'b110
	rREAD_DAT=3'b111
   Generated name = caxi4interconnect_DERR_Slave_Z93_layer1
Running optimization stage 1 on caxi4interconnect_DERR_Slave_Z93_layer1 .......
Running optimization stage 1 on caxi4interconnect_Axi4CrossBar_Z77_layer1 .......

	FAMILY=32'b00000000000000000000000000011010
	NUM_MASTERS=32'b00000000000000000000000000000010
	NUM_SLAVES=32'b00000000000000000000000000000011
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	OPTIMIZATION=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000000
	NUM_THREADS=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH_INT=32'b00000000000000000000000000100000
	SLAVE0_START_ADDR=32'b10000000000000000000000000000000
	SLAVE1_START_ADDR=32'b10000000000000010000000000000000
	SLAVE2_START_ADDR=32'b01100000000000000000000000000000
	SLAVE3_START_ADDR=32'b00011000000000000000000000000000
	SLAVE4_START_ADDR=32'b00100000000000000000000000000000
	SLAVE5_START_ADDR=32'b00101000000000000000000000000000
	SLAVE6_START_ADDR=32'b00110000000000000000000000000000
	SLAVE7_START_ADDR=32'b00111000000000000000000000000000
	SLAVE8_START_ADDR=32'b01000000000000000000000000000000
	SLAVE9_START_ADDR=32'b01001000000000000000000000000000
	SLAVE10_START_ADDR=32'b01010000000000000000000000000000
	SLAVE11_START_ADDR=32'b01011000000000000000000000000000
	SLAVE12_START_ADDR=32'b01100000000000000000000000000000
	SLAVE13_START_ADDR=32'b01101000000000000000000000000000
	SLAVE14_START_ADDR=32'b01110000000000000000000000000000
	SLAVE15_START_ADDR=32'b01111000000000000000000000000000
	SLAVE16_START_ADDR=32'b10000000000000000000000000000000
	SLAVE17_START_ADDR=32'b10001000000000000000000000000000
	SLAVE18_START_ADDR=32'b10010000000000000000000000000000
	SLAVE19_START_ADDR=32'b10011000000000000000000000000000
	SLAVE20_START_ADDR=32'b10100000000000000000000000000000
	SLAVE21_START_ADDR=32'b10101000000000000000000000000000
	SLAVE22_START_ADDR=32'b10110000000000000000000000000000
	SLAVE23_START_ADDR=32'b10111000000000000000000000000000
	SLAVE24_START_ADDR=32'b11000000000000000000000000000000
	SLAVE25_START_ADDR=32'b11001000000000000000000000000000
	SLAVE26_START_ADDR=32'b11010000000000000000000000000000
	SLAVE27_START_ADDR=32'b11011000000000000000000000000000
	SLAVE28_START_ADDR=32'b11100000000000000000000000000000
	SLAVE29_START_ADDR=32'b11101000000000000000000000000000
	SLAVE30_START_ADDR=32'b11110000000000000000000000000000
	SLAVE31_START_ADDR=32'b11111000000000000000000000000000
	SLAVE0_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_START_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE0_END_ADDR=32'b10000000000000001111111111111111
	SLAVE1_END_ADDR=32'b10000000111111111111111111111111
	SLAVE2_END_ADDR=32'b01100000111111111111111111111111
	SLAVE3_END_ADDR=32'b00011111111111111111111111111111
	SLAVE4_END_ADDR=32'b00100111111111111111111111111111
	SLAVE5_END_ADDR=32'b00101111111111111111111111111111
	SLAVE6_END_ADDR=32'b00110111111111111111111111111111
	SLAVE7_END_ADDR=32'b00111111111111111111111111111111
	SLAVE8_END_ADDR=32'b01000111111111111111111111111111
	SLAVE9_END_ADDR=32'b01001111111111111111111111111111
	SLAVE10_END_ADDR=32'b01010111111111111111111111111111
	SLAVE11_END_ADDR=32'b01011111111111111111111111111111
	SLAVE12_END_ADDR=32'b01100111111111111111111111111111
	SLAVE13_END_ADDR=32'b01101111111111111111111111111111
	SLAVE14_END_ADDR=32'b01110111111111111111111111111111
	SLAVE15_END_ADDR=32'b01111111111111111111111111111111
	SLAVE16_END_ADDR=32'b10000111111111111111111111111111
	SLAVE17_END_ADDR=32'b10001111111111111111111111111111
	SLAVE18_END_ADDR=32'b10010111111111111111111111111111
	SLAVE19_END_ADDR=32'b10011111111111111111111111111111
	SLAVE20_END_ADDR=32'b10100111111111111111111111111111
	SLAVE21_END_ADDR=32'b10101111111111111111111111111111
	SLAVE22_END_ADDR=32'b10110111111111111111111111111111
	SLAVE23_END_ADDR=32'b10111111111111111111111111111111
	SLAVE24_END_ADDR=32'b11000111111111111111111111111111
	SLAVE25_END_ADDR=32'b11001111111111111111111111111111
	SLAVE26_END_ADDR=32'b11010111111111111111111111111111
	SLAVE27_END_ADDR=32'b11011111111111111111111111111111
	SLAVE28_END_ADDR=32'b11100111111111111111111111111111
	SLAVE29_END_ADDR=32'b11101111111111111111111111111111
	SLAVE30_END_ADDR=32'b11110111111111111111111111111111
	SLAVE31_END_ADDR=32'b11111111111111111111111111111111
	SLAVE0_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE1_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE2_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE3_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE4_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE5_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE6_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE7_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE8_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE9_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE10_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE11_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE12_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE13_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE14_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE15_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE16_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE17_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE18_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE19_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE20_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE21_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE22_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE23_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE24_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE25_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE26_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE27_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE28_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE29_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE30_END_ADDR_UPPER=32'b00000000000000000000000000000000
	SLAVE31_END_ADDR_UPPER=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CROSSBAR_MODE=32'b00000000000000000000000000000001
	MASTER0_WRITE_SLAVE0=1'b1
	MASTER0_WRITE_SLAVE1=1'b1
	MASTER0_WRITE_SLAVE2=1'b1
	MASTER0_WRITE_SLAVE3=1'b1
	MASTER0_WRITE_SLAVE4=1'b1
	MASTER0_WRITE_SLAVE5=1'b1
	MASTER0_WRITE_SLAVE6=1'b1
	MASTER0_WRITE_SLAVE7=1'b1
	MASTER0_WRITE_SLAVE8=1'b1
	MASTER0_WRITE_SLAVE9=1'b1
	MASTER0_WRITE_SLAVE10=1'b1
	MASTER0_WRITE_SLAVE11=1'b1
	MASTER0_WRITE_SLAVE12=1'b1
	MASTER0_WRITE_SLAVE13=1'b1
	MASTER0_WRITE_SLAVE14=1'b1
	MASTER0_WRITE_SLAVE15=1'b1
	MASTER0_WRITE_SLAVE16=1'b1
	MASTER0_WRITE_SLAVE17=1'b1
	MASTER0_WRITE_SLAVE18=1'b1
	MASTER0_WRITE_SLAVE19=1'b1
	MASTER0_WRITE_SLAVE20=1'b1
	MASTER0_WRITE_SLAVE21=1'b1
	MASTER0_WRITE_SLAVE22=1'b1
	MASTER0_WRITE_SLAVE23=1'b1
	MASTER0_WRITE_SLAVE24=1'b1
	MASTER0_WRITE_SLAVE25=1'b1
	MASTER0_WRITE_SLAVE26=1'b1
	MASTER0_WRITE_SLAVE27=1'b1
	MASTER0_WRITE_SLAVE28=1'b1
	MASTER0_WRITE_SLAVE29=1'b1
	MASTER0_WRITE_SLAVE30=1'b1
	MASTER0_WRITE_SLAVE31=1'b1
	MASTER1_WRITE_SLAVE0=1'b1
	MASTER1_WRITE_SLAVE1=1'b1
	MASTER1_WRITE_SLAVE2=1'b1
	MASTER1_WRITE_SLAVE3=1'b1
	MASTER1_WRITE_SLAVE4=1'b1
	MASTER1_WRITE_SLAVE5=1'b1
	MASTER1_WRITE_SLAVE6=1'b1
	MASTER1_WRITE_SLAVE7=1'b1
	MASTER1_WRITE_SLAVE8=1'b1
	MASTER1_WRITE_SLAVE9=1'b1
	MASTER1_WRITE_SLAVE10=1'b1
	MASTER1_WRITE_SLAVE11=1'b1
	MASTER1_WRITE_SLAVE12=1'b1
	MASTER1_WRITE_SLAVE13=1'b1
	MASTER1_WRITE_SLAVE14=1'b1
	MASTER1_WRITE_SLAVE15=1'b1
	MASTER1_WRITE_SLAVE16=1'b1
	MASTER1_WRITE_SLAVE17=1'b1
	MASTER1_WRITE_SLAVE18=1'b1
	MASTER1_WRITE_SLAVE19=1'b1
	MASTER1_WRITE_SLAVE20=1'b1
	MASTER1_WRITE_SLAVE21=1'b1
	MASTER1_WRITE_SLAVE22=1'b1
	MASTER1_WRITE_SLAVE23=1'b1
	MASTER1_WRITE_SLAVE24=1'b1
	MASTER1_WRITE_SLAVE25=1'b1
	MASTER1_WRITE_SLAVE26=1'b1
	MASTER1_WRITE_SLAVE27=1'b1
	MASTER1_WRITE_SLAVE28=1'b1
	MASTER1_WRITE_SLAVE29=1'b1
	MASTER1_WRITE_SLAVE30=1'b1
	MASTER1_WRITE_SLAVE31=1'b1
	MASTER2_WRITE_SLAVE0=1'b1
	MASTER2_WRITE_SLAVE1=1'b1
	MASTER2_WRITE_SLAVE2=1'b1
	MASTER2_WRITE_SLAVE3=1'b1
	MASTER2_WRITE_SLAVE4=1'b1
	MASTER2_WRITE_SLAVE5=1'b1
	MASTER2_WRITE_SLAVE6=1'b1
	MASTER2_WRITE_SLAVE7=1'b1
	MASTER2_WRITE_SLAVE8=1'b1
	MASTER2_WRITE_SLAVE9=1'b1
	MASTER2_WRITE_SLAVE10=1'b1
	MASTER2_WRITE_SLAVE11=1'b1
	MASTER2_WRITE_SLAVE12=1'b1
	MASTER2_WRITE_SLAVE13=1'b1
	MASTER2_WRITE_SLAVE14=1'b1
	MASTER2_WRITE_SLAVE15=1'b1
	MASTER2_WRITE_SLAVE16=1'b1
	MASTER2_WRITE_SLAVE17=1'b1
	MASTER2_WRITE_SLAVE18=1'b1
	MASTER2_WRITE_SLAVE19=1'b1
	MASTER2_WRITE_SLAVE20=1'b1
	MASTER2_WRITE_SLAVE21=1'b1
	MASTER2_WRITE_SLAVE22=1'b1
	MASTER2_WRITE_SLAVE23=1'b1
	MASTER2_WRITE_SLAVE24=1'b1
	MASTER2_WRITE_SLAVE25=1'b1
	MASTER2_WRITE_SLAVE26=1'b1
	MASTER2_WRITE_SLAVE27=1'b1
	MASTER2_WRITE_SLAVE28=1'b1
	MASTER2_WRITE_SLAVE29=1'b1
	MASTER2_WRITE_SLAVE30=1'b1
	MASTER2_WRITE_SLAVE31=1'b1
	MASTER3_WRITE_SLAVE0=1'b1
	MASTER3_WRITE_SLAVE1=1'b1
	MASTER3_WRITE_SLAVE2=1'b1
	MASTER3_WRITE_SLAVE3=1'b1
	MASTER3_WRITE_SLAVE4=1'b1
	MASTER3_WRITE_SLAVE5=1'b1
	MASTER3_WRITE_SLAVE6=1'b1
	MASTER3_WRITE_SLAVE7=1'b1
	MASTER3_WRITE_SLAVE8=1'b1
	MASTER3_WRITE_SLAVE9=1'b1
	MASTER3_WRITE_SLAVE10=1'b1
	MASTER3_WRITE_SLAVE11=1'b1
	MASTER3_WRITE_SLAVE12=1'b1
	MASTER3_WRITE_SLAVE13=1'b1
	MASTER3_WRITE_SLAVE14=1'b1
	MASTER3_WRITE_SLAVE15=1'b1
	MASTER3_WRITE_SLAVE16=1'b1
	MASTER3_WRITE_SLAVE17=1'b1
	MASTER3_WRITE_SLAVE18=1'b1
	MASTER3_WRITE_SLAVE19=1'b1
	MASTER3_WRITE_SLAVE20=1'b1
	MASTER3_WRITE_SLAVE21=1'b1
	MASTER3_WRITE_SLAVE22=1'b1
	MASTER3_WRITE_SLAVE23=1'b1
	MASTER3_WRITE_SLAVE24=1'b1
	MASTER3_WRITE_SLAVE25=1'b1
	MASTER3_WRITE_SLAVE26=1'b1
	MASTER3_WRITE_SLAVE27=1'b1
	MASTER3_WRITE_SLAVE28=1'b1
	MASTER3_WRITE_SLAVE29=1'b1
	MASTER3_WRITE_SLAVE30=1'b1
	MASTER3_WRITE_SLAVE31=1'b1
	MASTER4_WRITE_SLAVE0=1'b1
	MASTER4_WRITE_SLAVE1=1'b1
	MASTER4_WRITE_SLAVE2=1'b1
	MASTER4_WRITE_SLAVE3=1'b1
	MASTER4_WRITE_SLAVE4=1'b1
	MASTER4_WRITE_SLAVE5=1'b1
	MASTER4_WRITE_SLAVE6=1'b1
	MASTER4_WRITE_SLAVE7=1'b1
	MASTER4_WRITE_SLAVE8=1'b1
	MASTER4_WRITE_SLAVE9=1'b1
	MASTER4_WRITE_SLAVE10=1'b1
	MASTER4_WRITE_SLAVE11=1'b1
	MASTER4_WRITE_SLAVE12=1'b1
	MASTER4_WRITE_SLAVE13=1'b1
	MASTER4_WRITE_SLAVE14=1'b1
	MASTER4_WRITE_SLAVE15=1'b1
	MASTER4_WRITE_SLAVE16=1'b1
	MASTER4_WRITE_SLAVE17=1'b1
	MASTER4_WRITE_SLAVE18=1'b1
	MASTER4_WRITE_SLAVE19=1'b1
	MASTER4_WRITE_SLAVE20=1'b1
	MASTER4_WRITE_SLAVE21=1'b1
	MASTER4_WRITE_SLAVE22=1'b1
	MASTER4_WRITE_SLAVE23=1'b1
	MASTER4_WRITE_SLAVE24=1'b1
	MASTER4_WRITE_SLAVE25=1'b1
	MASTER4_WRITE_SLAVE26=1'b1
	MASTER4_WRITE_SLAVE27=1'b1
	MASTER4_WRITE_SLAVE28=1'b1
	MASTER4_WRITE_SLAVE29=1'b1
	MASTER4_WRITE_SLAVE30=1'b1
	MASTER4_WRITE_SLAVE31=1'b1
	MASTER5_WRITE_SLAVE0=1'b1
	MASTER5_WRITE_SLAVE1=1'b1
	MASTER5_WRITE_SLAVE2=1'b1
	MASTER5_WRITE_SLAVE3=1'b1
	MASTER5_WRITE_SLAVE4=1'b1
	MASTER5_WRITE_SLAVE5=1'b1
	MASTER5_WRITE_SLAVE6=1'b1
	MASTER5_WRITE_SLAVE7=1'b1
	MASTER5_WRITE_SLAVE8=1'b1
	MASTER5_WRITE_SLAVE9=1'b1
	MASTER5_WRITE_SLAVE10=1'b1
	MASTER5_WRITE_SLAVE11=1'b1
	MASTER5_WRITE_SLAVE12=1'b1
	MASTER5_WRITE_SLAVE13=1'b1
	MASTER5_WRITE_SLAVE14=1'b1
	MASTER5_WRITE_SLAVE15=1'b1
	MASTER5_WRITE_SLAVE16=1'b1
	MASTER5_WRITE_SLAVE17=1'b1
	MASTER5_WRITE_SLAVE18=1'b1
	MASTER5_WRITE_SLAVE19=1'b1
	MASTER5_WRITE_SLAVE20=1'b1
	MASTER5_WRITE_SLAVE21=1'b1
	MASTER5_WRITE_SLAVE22=1'b1
	MASTER5_WRITE_SLAVE23=1'b1
	MASTER5_WRITE_SLAVE24=1'b1
	MASTER5_WRITE_SLAVE25=1'b1
	MASTER5_WRITE_SLAVE26=1'b1
	MASTER5_WRITE_SLAVE27=1'b1
	MASTER5_WRITE_SLAVE28=1'b1
	MASTER5_WRITE_SLAVE29=1'b1
	MASTER5_WRITE_SLAVE30=1'b1
	MASTER5_WRITE_SLAVE31=1'b1
	MASTER6_WRITE_SLAVE0=1'b1
	MASTER6_WRITE_SLAVE1=1'b1
	MASTER6_WRITE_SLAVE2=1'b1
	MASTER6_WRITE_SLAVE3=1'b1
	MASTER6_WRITE_SLAVE4=1'b1
	MASTER6_WRITE_SLAVE5=1'b1
	MASTER6_WRITE_SLAVE6=1'b1
	MASTER6_WRITE_SLAVE7=1'b1
	MASTER6_WRITE_SLAVE8=1'b1
	MASTER6_WRITE_SLAVE9=1'b1
	MASTER6_WRITE_SLAVE10=1'b1
	MASTER6_WRITE_SLAVE11=1'b1
	MASTER6_WRITE_SLAVE12=1'b1
	MASTER6_WRITE_SLAVE13=1'b1
	MASTER6_WRITE_SLAVE14=1'b1
	MASTER6_WRITE_SLAVE15=1'b1
	MASTER6_WRITE_SLAVE16=1'b1
	MASTER6_WRITE_SLAVE17=1'b1
	MASTER6_WRITE_SLAVE18=1'b1
	MASTER6_WRITE_SLAVE19=1'b1
	MASTER6_WRITE_SLAVE20=1'b1
	MASTER6_WRITE_SLAVE21=1'b1
	MASTER6_WRITE_SLAVE22=1'b1
	MASTER6_WRITE_SLAVE23=1'b1
	MASTER6_WRITE_SLAVE24=1'b1
	MASTER6_WRITE_SLAVE25=1'b1
	MASTER6_WRITE_SLAVE26=1'b1
	MASTER6_WRITE_SLAVE27=1'b1
	MASTER6_WRITE_SLAVE28=1'b1
	MASTER6_WRITE_SLAVE29=1'b1
	MASTER6_WRITE_SLAVE30=1'b1
	MASTER6_WRITE_SLAVE31=1'b1
	MASTER7_WRITE_SLAVE0=1'b1
	MASTER7_WRITE_SLAVE1=1'b1
	MASTER7_WRITE_SLAVE2=1'b1
	MASTER7_WRITE_SLAVE3=1'b1
	MASTER7_WRITE_SLAVE4=1'b1
	MASTER7_WRITE_SLAVE5=1'b1
	MASTER7_WRITE_SLAVE6=1'b1
	MASTER7_WRITE_SLAVE7=1'b1
	MASTER7_WRITE_SLAVE8=1'b1
	MASTER7_WRITE_SLAVE9=1'b1
	MASTER7_WRITE_SLAVE10=1'b1
	MASTER7_WRITE_SLAVE11=1'b1
	MASTER7_WRITE_SLAVE12=1'b1
	MASTER7_WRITE_SLAVE13=1'b1
	MASTER7_WRITE_SLAVE14=1'b1
	MASTER7_WRITE_SLAVE15=1'b1
	MASTER7_WRITE_SLAVE16=1'b1
	MASTER7_WRITE_SLAVE17=1'b1
	MASTER7_WRITE_SLAVE18=1'b1
	MASTER7_WRITE_SLAVE19=1'b1
	MASTER7_WRITE_SLAVE20=1'b1
	MASTER7_WRITE_SLAVE21=1'b1
	MASTER7_WRITE_SLAVE22=1'b1
	MASTER7_WRITE_SLAVE23=1'b1
	MASTER7_WRITE_SLAVE24=1'b1
	MASTER7_WRITE_SLAVE25=1'b1
	MASTER7_WRITE_SLAVE26=1'b1
	MASTER7_WRITE_SLAVE27=1'b1
	MASTER7_WRITE_SLAVE28=1'b1
	MASTER7_WRITE_SLAVE29=1'b1
	MASTER7_WRITE_SLAVE30=1'b1
	MASTER7_WRITE_SLAVE31=1'b1
	MASTER8_WRITE_SLAVE0=1'b1
	MASTER8_WRITE_SLAVE1=1'b1
	MASTER8_WRITE_SLAVE2=1'b1
	MASTER8_WRITE_SLAVE3=1'b1
	MASTER8_WRITE_SLAVE4=1'b1
	MASTER8_WRITE_SLAVE5=1'b1
	MASTER8_WRITE_SLAVE6=1'b1
	MASTER8_WRITE_SLAVE7=1'b1
	MASTER8_WRITE_SLAVE8=1'b1
	MASTER8_WRITE_SLAVE9=1'b1
	MASTER8_WRITE_SLAVE10=1'b1
	MASTER8_WRITE_SLAVE11=1'b1
	MASTER8_WRITE_SLAVE12=1'b1
	MASTER8_WRITE_SLAVE13=1'b1
	MASTER8_WRITE_SLAVE14=1'b1
	MASTER8_WRITE_SLAVE15=1'b1
	MASTER8_WRITE_SLAVE16=1'b1
	MASTER8_WRITE_SLAVE17=1'b1
	MASTER8_WRITE_SLAVE18=1'b1
	MASTER8_WRITE_SLAVE19=1'b1
	MASTER8_WRITE_SLAVE20=1'b1
	MASTER8_WRITE_SLAVE21=1'b1
	MASTER8_WRITE_SLAVE22=1'b1
	MASTER8_WRITE_SLAVE23=1'b1
	MASTER8_WRITE_SLAVE24=1'b1
	MASTER8_WRITE_SLAVE25=1'b1
	MASTER8_WRITE_SLAVE26=1'b1
	MASTER8_WRITE_SLAVE27=1'b1
	MASTER8_WRITE_SLAVE28=1'b1
	MASTER8_WRITE_SLAVE29=1'b1
	MASTER8_WRITE_SLAVE30=1'b1
	MASTER8_WRITE_SLAVE31=1'b1
	MASTER9_WRITE_SLAVE0=1'b1
	MASTER9_WRITE_SLAVE1=1'b1
	MASTER9_WRITE_SLAVE2=1'b1
	MASTER9_WRITE_SLAVE3=1'b1
	MASTER9_WRITE_SLAVE4=1'b1
	MASTER9_WRITE_SLAVE5=1'b1
	MASTER9_WRITE_SLAVE6=1'b1
	MASTER9_WRITE_SLAVE7=1'b1
	MASTER9_WRITE_SLAVE8=1'b1
	MASTER9_WRITE_SLAVE9=1'b1
	MASTER9_WRITE_SLAVE10=1'b1
	MASTER9_WRITE_SLAVE11=1'b1
	MASTER9_WRITE_SLAVE12=1'b1
	MASTER9_WRITE_SLAVE13=1'b1
	MASTER9_WRITE_SLAVE14=1'b1
	MASTER9_WRITE_SLAVE15=1'b1
	MASTER9_WRITE_SLAVE16=1'b1
	MASTER9_WRITE_SLAVE17=1'b1
	MASTER9_WRITE_SLAVE18=1'b1
	MASTER9_WRITE_SLAVE19=1'b1
	MASTER9_WRITE_SLAVE20=1'b1
	MASTER9_WRITE_SLAVE21=1'b1
	MASTER9_WRITE_SLAVE22=1'b1
	MASTER9_WRITE_SLAVE23=1'b1
	MASTER9_WRITE_SLAVE24=1'b1
	MASTER9_WRITE_SLAVE25=1'b1
	MASTER9_WRITE_SLAVE26=1'b1
	MASTER9_WRITE_SLAVE27=1'b1
	MASTER9_WRITE_SLAVE28=1'b1
	MASTER9_WRITE_SLAVE29=1'b1
	MASTER9_WRITE_SLAVE30=1'b1
	MASTER9_WRITE_SLAVE31=1'b1
	MASTER10_WRITE_SLAVE0=1'b1
	MASTER10_WRITE_SLAVE1=1'b1
	MASTER10_WRITE_SLAVE2=1'b1
	MASTER10_WRITE_SLAVE3=1'b1
	MASTER10_WRITE_SLAVE4=1'b1
	MASTER10_WRITE_SLAVE5=1'b1
	MASTER10_WRITE_SLAVE6=1'b1
	MASTER10_WRITE_SLAVE7=1'b1
	MASTER10_WRITE_SLAVE8=1'b1
	MASTER10_WRITE_SLAVE9=1'b1
	MASTER10_WRITE_SLAVE10=1'b1
	MASTER10_WRITE_SLAVE11=1'b1
	MASTER10_WRITE_SLAVE12=1'b1
	MASTER10_WRITE_SLAVE13=1'b1
	MASTER10_WRITE_SLAVE14=1'b1
	MASTER10_WRITE_SLAVE15=1'b1
	MASTER10_WRITE_SLAVE16=1'b1
	MASTER10_WRITE_SLAVE17=1'b1
	MASTER10_WRITE_SLAVE18=1'b1
	MASTER10_WRITE_SLAVE19=1'b1
	MASTER10_WRITE_SLAVE20=1'b1
	MASTER10_WRITE_SLAVE21=1'b1
	MASTER10_WRITE_SLAVE22=1'b1
	MASTER10_WRITE_SLAVE23=1'b1
	MASTER10_WRITE_SLAVE24=1'b1
	MASTER10_WRITE_SLAVE25=1'b1
	MASTER10_WRITE_SLAVE26=1'b1
	MASTER10_WRITE_SLAVE27=1'b1
	MASTER10_WRITE_SLAVE28=1'b1
	MASTER10_WRITE_SLAVE29=1'b1
	MASTER10_WRITE_SLAVE30=1'b1
	MASTER10_WRITE_SLAVE31=1'b1
	MASTER11_WRITE_SLAVE0=1'b1
	MASTER11_WRITE_SLAVE1=1'b1
	MASTER11_WRITE_SLAVE2=1'b1
	MASTER11_WRITE_SLAVE3=1'b1
	MASTER11_WRITE_SLAVE4=1'b1
	MASTER11_WRITE_SLAVE5=1'b1
	MASTER11_WRITE_SLAVE6=1'b1
	MASTER11_WRITE_SLAVE7=1'b1
	MASTER11_WRITE_SLAVE8=1'b1
	MASTER11_WRITE_SLAVE9=1'b1
	MASTER11_WRITE_SLAVE10=1'b1
	MASTER11_WRITE_SLAVE11=1'b1
	MASTER11_WRITE_SLAVE12=1'b1
	MASTER11_WRITE_SLAVE13=1'b1
	MASTER11_WRITE_SLAVE14=1'b1
	MASTER11_WRITE_SLAVE15=1'b1
	MASTER11_WRITE_SLAVE16=1'b1
	MASTER11_WRITE_SLAVE17=1'b1
	MASTER11_WRITE_SLAVE18=1'b1
	MASTER11_WRITE_SLAVE19=1'b1
	MASTER11_WRITE_SLAVE20=1'b1
	MASTER11_WRITE_SLAVE21=1'b1
	MASTER11_WRITE_SLAVE22=1'b1
	MASTER11_WRITE_SLAVE23=1'b1
	MASTER11_WRITE_SLAVE24=1'b1
	MASTER11_WRITE_SLAVE25=1'b1
	MASTER11_WRITE_SLAVE26=1'b1
	MASTER11_WRITE_SLAVE27=1'b1
	MASTER11_WRITE_SLAVE28=1'b1
	MASTER11_WRITE_SLAVE29=1'b1
	MASTER11_WRITE_SLAVE30=1'b1
	MASTER11_WRITE_SLAVE31=1'b1
	MASTER12_WRITE_SLAVE0=1'b1
	MASTER12_WRITE_SLAVE1=1'b1
	MASTER12_WRITE_SLAVE2=1'b1
	MASTER12_WRITE_SLAVE3=1'b1
	MASTER12_WRITE_SLAVE4=1'b1
	MASTER12_WRITE_SLAVE5=1'b1
	MASTER12_WRITE_SLAVE6=1'b1
	MASTER12_WRITE_SLAVE7=1'b1
	MASTER12_WRITE_SLAVE8=1'b1
	MASTER12_WRITE_SLAVE9=1'b1
	MASTER12_WRITE_SLAVE10=1'b1
	MASTER12_WRITE_SLAVE11=1'b1
	MASTER12_WRITE_SLAVE12=1'b1
	MASTER12_WRITE_SLAVE13=1'b1
	MASTER12_WRITE_SLAVE14=1'b1
	MASTER12_WRITE_SLAVE15=1'b1
	MASTER12_WRITE_SLAVE16=1'b1
	MASTER12_WRITE_SLAVE17=1'b1
	MASTER12_WRITE_SLAVE18=1'b1
	MASTER12_WRITE_SLAVE19=1'b1
	MASTER12_WRITE_SLAVE20=1'b1
	MASTER12_WRITE_SLAVE21=1'b1
	MASTER12_WRITE_SLAVE22=1'b1
	MASTER12_WRITE_SLAVE23=1'b1
	MASTER12_WRITE_SLAVE24=1'b1
	MASTER12_WRITE_SLAVE25=1'b1
	MASTER12_WRITE_SLAVE26=1'b1
	MASTER12_WRITE_SLAVE27=1'b1
	MASTER12_WRITE_SLAVE28=1'b1
	MASTER12_WRITE_SLAVE29=1'b1
	MASTER12_WRITE_SLAVE30=1'b1
	MASTER12_WRITE_SLAVE31=1'b1
	MASTER13_WRITE_SLAVE0=1'b1
	MASTER13_WRITE_SLAVE1=1'b1
	MASTER13_WRITE_SLAVE2=1'b1
	MASTER13_WRITE_SLAVE3=1'b1
	MASTER13_WRITE_SLAVE4=1'b1
	MASTER13_WRITE_SLAVE5=1'b1
	MASTER13_WRITE_SLAVE6=1'b1
	MASTER13_WRITE_SLAVE7=1'b1
	MASTER13_WRITE_SLAVE8=1'b1
	MASTER13_WRITE_SLAVE9=1'b1
	MASTER13_WRITE_SLAVE10=1'b1
	MASTER13_WRITE_SLAVE11=1'b1
	MASTER13_WRITE_SLAVE12=1'b1
	MASTER13_WRITE_SLAVE13=1'b1
	MASTER13_WRITE_SLAVE14=1'b1
	MASTER13_WRITE_SLAVE15=1'b1
	MASTER13_WRITE_SLAVE16=1'b1
	MASTER13_WRITE_SLAVE17=1'b1
	MASTER13_WRITE_SLAVE18=1'b1
	MASTER13_WRITE_SLAVE19=1'b1
	MASTER13_WRITE_SLAVE20=1'b1
	MASTER13_WRITE_SLAVE21=1'b1
	MASTER13_WRITE_SLAVE22=1'b1
	MASTER13_WRITE_SLAVE23=1'b1
	MASTER13_WRITE_SLAVE24=1'b1
	MASTER13_WRITE_SLAVE25=1'b1
	MASTER13_WRITE_SLAVE26=1'b1
	MASTER13_WRITE_SLAVE27=1'b1
	MASTER13_WRITE_SLAVE28=1'b1
	MASTER13_WRITE_SLAVE29=1'b1
	MASTER13_WRITE_SLAVE30=1'b1
	MASTER13_WRITE_SLAVE31=1'b1
	MASTER14_WRITE_SLAVE0=1'b1
	MASTER14_WRITE_SLAVE1=1'b1
	MASTER14_WRITE_SLAVE2=1'b1
	MASTER14_WRITE_SLAVE3=1'b1
	MASTER14_WRITE_SLAVE4=1'b1
	MASTER14_WRITE_SLAVE5=1'b1
	MASTER14_WRITE_SLAVE6=1'b1
	MASTER14_WRITE_SLAVE7=1'b1
	MASTER14_WRITE_SLAVE8=1'b1
	MASTER14_WRITE_SLAVE9=1'b1
	MASTER14_WRITE_SLAVE10=1'b1
	MASTER14_WRITE_SLAVE11=1'b1
	MASTER14_WRITE_SLAVE12=1'b1
	MASTER14_WRITE_SLAVE13=1'b1
	MASTER14_WRITE_SLAVE14=1'b1
	MASTER14_WRITE_SLAVE15=1'b1
	MASTER14_WRITE_SLAVE16=1'b1
	MASTER14_WRITE_SLAVE17=1'b1
	MASTER14_WRITE_SLAVE18=1'b1
	MASTER14_WRITE_SLAVE19=1'b1
	MASTER14_WRITE_SLAVE20=1'b1
	MASTER14_WRITE_SLAVE21=1'b1
	MASTER14_WRITE_SLAVE22=1'b1
	MASTER14_WRITE_SLAVE23=1'b1
	MASTER14_WRITE_SLAVE24=1'b1
	MASTER14_WRITE_SLAVE25=1'b1
	MASTER14_WRITE_SLAVE26=1'b1
	MASTER14_WRITE_SLAVE27=1'b1
	MASTER14_WRITE_SLAVE28=1'b1
	MASTER14_WRITE_SLAVE29=1'b1
	MASTER14_WRITE_SLAVE30=1'b1
	MASTER14_WRITE_SLAVE31=1'b1
	MASTER15_WRITE_SLAVE0=1'b1
	MASTER15_WRITE_SLAVE1=1'b1
	MASTER15_WRITE_SLAVE2=1'b1
	MASTER15_WRITE_SLAVE3=1'b1
	MASTER15_WRITE_SLAVE4=1'b1
	MASTER15_WRITE_SLAVE5=1'b1
	MASTER15_WRITE_SLAVE6=1'b1
	MASTER15_WRITE_SLAVE7=1'b1
	MASTER15_WRITE_SLAVE8=1'b1
	MASTER15_WRITE_SLAVE9=1'b1
	MASTER15_WRITE_SLAVE10=1'b1
	MASTER15_WRITE_SLAVE11=1'b1
	MASTER15_WRITE_SLAVE12=1'b1
	MASTER15_WRITE_SLAVE13=1'b1
	MASTER15_WRITE_SLAVE14=1'b1
	MASTER15_WRITE_SLAVE15=1'b1
	MASTER15_WRITE_SLAVE16=1'b1
	MASTER15_WRITE_SLAVE17=1'b1
	MASTER15_WRITE_SLAVE18=1'b1
	MASTER15_WRITE_SLAVE19=1'b1
	MASTER15_WRITE_SLAVE20=1'b1
	MASTER15_WRITE_SLAVE21=1'b1
	MASTER15_WRITE_SLAVE22=1'b1
	MASTER15_WRITE_SLAVE23=1'b1
	MASTER15_WRITE_SLAVE24=1'b1
	MASTER15_WRITE_SLAVE25=1'b1
	MASTER15_WRITE_SLAVE26=1'b1
	MASTER15_WRITE_SLAVE27=1'b1
	MASTER15_WRITE_SLAVE28=1'b1
	MASTER15_WRITE_SLAVE29=1'b1
	MASTER15_WRITE_SLAVE30=1'b1
	MASTER15_WRITE_SLAVE31=1'b1
	MASTER0_READ_SLAVE0=1'b1
	MASTER0_READ_SLAVE1=1'b1
	MASTER0_READ_SLAVE2=1'b1
	MASTER0_READ_SLAVE3=1'b1
	MASTER0_READ_SLAVE4=1'b1
	MASTER0_READ_SLAVE5=1'b1
	MASTER0_READ_SLAVE6=1'b1
	MASTER0_READ_SLAVE7=1'b1
	MASTER0_READ_SLAVE8=1'b1
	MASTER0_READ_SLAVE9=1'b1
	MASTER0_READ_SLAVE10=1'b1
	MASTER0_READ_SLAVE11=1'b1
	MASTER0_READ_SLAVE12=1'b1
	MASTER0_READ_SLAVE13=1'b1
	MASTER0_READ_SLAVE14=1'b1
	MASTER0_READ_SLAVE15=1'b1
	MASTER0_READ_SLAVE16=1'b1
	MASTER0_READ_SLAVE17=1'b1
	MASTER0_READ_SLAVE18=1'b1
	MASTER0_READ_SLAVE19=1'b1
	MASTER0_READ_SLAVE20=1'b1
	MASTER0_READ_SLAVE21=1'b1
	MASTER0_READ_SLAVE22=1'b1
	MASTER0_READ_SLAVE23=1'b1
	MASTER0_READ_SLAVE24=1'b1
	MASTER0_READ_SLAVE25=1'b1
	MASTER0_READ_SLAVE26=1'b1
	MASTER0_READ_SLAVE27=1'b1
	MASTER0_READ_SLAVE28=1'b1
	MASTER0_READ_SLAVE29=1'b1
	MASTER0_READ_SLAVE30=1'b1
	MASTER0_READ_SLAVE31=1'b1
	MASTER1_READ_SLAVE0=1'b1
	MASTER1_READ_SLAVE1=1'b1
	MASTER1_READ_SLAVE2=1'b1
	MASTER1_READ_SLAVE3=1'b1
	MASTER1_READ_SLAVE4=1'b1
	MASTER1_READ_SLAVE5=1'b1
	MASTER1_READ_SLAVE6=1'b1
	MASTER1_READ_SLAVE7=1'b1
	MASTER1_READ_SLAVE8=1'b1
	MASTER1_READ_SLAVE9=1'b1
	MASTER1_READ_SLAVE10=1'b1
	MASTER1_READ_SLAVE11=1'b1
	MASTER1_READ_SLAVE12=1'b1
	MASTER1_READ_SLAVE13=1'b1
	MASTER1_READ_SLAVE14=1'b1
	MASTER1_READ_SLAVE15=1'b1
	MASTER1_READ_SLAVE16=1'b1
	MASTER1_READ_SLAVE17=1'b1
	MASTER1_READ_SLAVE18=1'b1
	MASTER1_READ_SLAVE19=1'b1
	MASTER1_READ_SLAVE20=1'b1
	MASTER1_READ_SLAVE21=1'b1
	MASTER1_READ_SLAVE22=1'b1
	MASTER1_READ_SLAVE23=1'b1
	MASTER1_READ_SLAVE24=1'b1
	MASTER1_READ_SLAVE25=1'b1
	MASTER1_READ_SLAVE26=1'b1
	MASTER1_READ_SLAVE27=1'b1
	MASTER1_READ_SLAVE28=1'b1
	MASTER1_READ_SLAVE29=1'b1
	MASTER1_READ_SLAVE30=1'b1
	MASTER1_READ_SLAVE31=1'b1
	MASTER2_READ_SLAVE0=1'b1
	MASTER2_READ_SLAVE1=1'b1
	MASTER2_READ_SLAVE2=1'b1
	MASTER2_READ_SLAVE3=1'b1
	MASTER2_READ_SLAVE4=1'b1
	MASTER2_READ_SLAVE5=1'b1
	MASTER2_READ_SLAVE6=1'b1
	MASTER2_READ_SLAVE7=1'b1
	MASTER2_READ_SLAVE8=1'b1
	MASTER2_READ_SLAVE9=1'b1
	MASTER2_READ_SLAVE10=1'b1
	MASTER2_READ_SLAVE11=1'b1
	MASTER2_READ_SLAVE12=1'b1
	MASTER2_READ_SLAVE13=1'b1
	MASTER2_READ_SLAVE14=1'b1
	MASTER2_READ_SLAVE15=1'b1
	MASTER2_READ_SLAVE16=1'b1
	MASTER2_READ_SLAVE17=1'b1
	MASTER2_READ_SLAVE18=1'b1
	MASTER2_READ_SLAVE19=1'b1
	MASTER2_READ_SLAVE20=1'b1
	MASTER2_READ_SLAVE21=1'b1
	MASTER2_READ_SLAVE22=1'b1
	MASTER2_READ_SLAVE23=1'b1
	MASTER2_READ_SLAVE24=1'b1
	MASTER2_READ_SLAVE25=1'b1
	MASTER2_READ_SLAVE26=1'b1
	MASTER2_READ_SLAVE27=1'b1
	MASTER2_READ_SLAVE28=1'b1
	MASTER2_READ_SLAVE29=1'b1
	MASTER2_READ_SLAVE30=1'b1
	MASTER2_READ_SLAVE31=1'b1
	MASTER3_READ_SLAVE0=1'b1
	MASTER3_READ_SLAVE1=1'b1
	MASTER3_READ_SLAVE2=1'b1
	MASTER3_READ_SLAVE3=1'b1
	MASTER3_READ_SLAVE4=1'b1
	MASTER3_READ_SLAVE5=1'b1
	MASTER3_READ_SLAVE6=1'b1
	MASTER3_READ_SLAVE7=1'b1
	MASTER3_READ_SLAVE8=1'b1
	MASTER3_READ_SLAVE9=1'b1
	MASTER3_READ_SLAVE10=1'b1
	MASTER3_READ_SLAVE11=1'b1
	MASTER3_READ_SLAVE12=1'b1
	MASTER3_READ_SLAVE13=1'b1
	MASTER3_READ_SLAVE14=1'b1
	MASTER3_READ_SLAVE15=1'b1
	MASTER3_READ_SLAVE16=1'b1
	MASTER3_READ_SLAVE17=1'b1
	MASTER3_READ_SLAVE18=1'b1
	MASTER3_READ_SLAVE19=1'b1
	MASTER3_READ_SLAVE20=1'b1
	MASTER3_READ_SLAVE21=1'b1
	MASTER3_READ_SLAVE22=1'b1
	MASTER3_READ_SLAVE23=1'b1
	MASTER3_READ_SLAVE24=1'b1
	MASTER3_READ_SLAVE25=1'b1
	MASTER3_READ_SLAVE26=1'b1
	MASTER3_READ_SLAVE27=1'b1
	MASTER3_READ_SLAVE28=1'b1
	MASTER3_READ_SLAVE29=1'b1
	MASTER3_READ_SLAVE30=1'b1
	MASTER3_READ_SLAVE31=1'b1
	MASTER4_READ_SLAVE0=1'b1
	MASTER4_READ_SLAVE1=1'b1
	MASTER4_READ_SLAVE2=1'b1
	MASTER4_READ_SLAVE3=1'b1
	MASTER4_READ_SLAVE4=1'b1
	MASTER4_READ_SLAVE5=1'b1
	MASTER4_READ_SLAVE6=1'b1
	MASTER4_READ_SLAVE7=1'b1
	MASTER4_READ_SLAVE8=1'b1
	MASTER4_READ_SLAVE9=1'b1
	MASTER4_READ_SLAVE10=1'b1
	MASTER4_READ_SLAVE11=1'b1
	MASTER4_READ_SLAVE12=1'b1
	MASTER4_READ_SLAVE13=1'b1
	MASTER4_READ_SLAVE14=1'b1
	MASTER4_READ_SLAVE15=1'b1
	MASTER4_READ_SLAVE16=1'b1
	MASTER4_READ_SLAVE17=1'b1
	MASTER4_READ_SLAVE18=1'b1
	MASTER4_READ_SLAVE19=1'b1
	MASTER4_READ_SLAVE20=1'b1
	MASTER4_READ_SLAVE21=1'b1
	MASTER4_READ_SLAVE22=1'b1
	MASTER4_READ_SLAVE23=1'b1
	MASTER4_READ_SLAVE24=1'b1
	MASTER4_READ_SLAVE25=1'b1
	MASTER4_READ_SLAVE26=1'b1
	MASTER4_READ_SLAVE27=1'b1
	MASTER4_READ_SLAVE28=1'b1
	MASTER4_READ_SLAVE29=1'b1
	MASTER4_READ_SLAVE30=1'b1
	MASTER4_READ_SLAVE31=1'b1
	MASTER5_READ_SLAVE0=1'b1
	MASTER5_READ_SLAVE1=1'b1
	MASTER5_READ_SLAVE2=1'b1
	MASTER5_READ_SLAVE3=1'b1
	MASTER5_READ_SLAVE4=1'b1
	MASTER5_READ_SLAVE5=1'b1
	MASTER5_READ_SLAVE6=1'b1
	MASTER5_READ_SLAVE7=1'b1
	MASTER5_READ_SLAVE8=1'b1
	MASTER5_READ_SLAVE9=1'b1
	MASTER5_READ_SLAVE10=1'b1
	MASTER5_READ_SLAVE11=1'b1
	MASTER5_READ_SLAVE12=1'b1
	MASTER5_READ_SLAVE13=1'b1
	MASTER5_READ_SLAVE14=1'b1
	MASTER5_READ_SLAVE15=1'b1
	MASTER5_READ_SLAVE16=1'b1
	MASTER5_READ_SLAVE17=1'b1
	MASTER5_READ_SLAVE18=1'b1
	MASTER5_READ_SLAVE19=1'b1
	MASTER5_READ_SLAVE20=1'b1
	MASTER5_READ_SLAVE21=1'b1
	MASTER5_READ_SLAVE22=1'b1
	MASTER5_READ_SLAVE23=1'b1
	MASTER5_READ_SLAVE24=1'b1
	MASTER5_READ_SLAVE25=1'b1
	MASTER5_READ_SLAVE26=1'b1
	MASTER5_READ_SLAVE27=1'b1
	MASTER5_READ_SLAVE28=1'b1
	MASTER5_READ_SLAVE29=1'b1
	MASTER5_READ_SLAVE30=1'b1
	MASTER5_READ_SLAVE31=1'b1
	MASTER6_READ_SLAVE0=1'b1
	MASTER6_READ_SLAVE1=1'b1
	MASTER6_READ_SLAVE2=1'b1
	MASTER6_READ_SLAVE3=1'b1
	MASTER6_READ_SLAVE4=1'b1
	MASTER6_READ_SLAVE5=1'b1
	MASTER6_READ_SLAVE6=1'b1
	MASTER6_READ_SLAVE7=1'b1
	MASTER6_READ_SLAVE8=1'b1
	MASTER6_READ_SLAVE9=1'b1
	MASTER6_READ_SLAVE10=1'b1
	MASTER6_READ_SLAVE11=1'b1
	MASTER6_READ_SLAVE12=1'b1
	MASTER6_READ_SLAVE13=1'b1
	MASTER6_READ_SLAVE14=1'b1
	MASTER6_READ_SLAVE15=1'b1
	MASTER6_READ_SLAVE16=1'b1
	MASTER6_READ_SLAVE17=1'b1
	MASTER6_READ_SLAVE18=1'b1
	MASTER6_READ_SLAVE19=1'b1
	MASTER6_READ_SLAVE20=1'b1
	MASTER6_READ_SLAVE21=1'b1
	MASTER6_READ_SLAVE22=1'b1
	MASTER6_READ_SLAVE23=1'b1
	MASTER6_READ_SLAVE24=1'b1
	MASTER6_READ_SLAVE25=1'b1
	MASTER6_READ_SLAVE26=1'b1
	MASTER6_READ_SLAVE27=1'b1
	MASTER6_READ_SLAVE28=1'b1
	MASTER6_READ_SLAVE29=1'b1
	MASTER6_READ_SLAVE30=1'b1
	MASTER6_READ_SLAVE31=1'b1
	MASTER7_READ_SLAVE0=1'b1
	MASTER7_READ_SLAVE1=1'b1
	MASTER7_READ_SLAVE2=1'b1
	MASTER7_READ_SLAVE3=1'b1
	MASTER7_READ_SLAVE4=1'b1
	MASTER7_READ_SLAVE5=1'b1
	MASTER7_READ_SLAVE6=1'b1
	MASTER7_READ_SLAVE7=1'b1
	MASTER7_READ_SLAVE8=1'b1
	MASTER7_READ_SLAVE9=1'b1
	MASTER7_READ_SLAVE10=1'b1
	MASTER7_READ_SLAVE11=1'b1
	MASTER7_READ_SLAVE12=1'b1
	MASTER7_READ_SLAVE13=1'b1
	MASTER7_READ_SLAVE14=1'b1
	MASTER7_READ_SLAVE15=1'b1
	MASTER7_READ_SLAVE16=1'b1
	MASTER7_READ_SLAVE17=1'b1
	MASTER7_READ_SLAVE18=1'b1
	MASTER7_READ_SLAVE19=1'b1
	MASTER7_READ_SLAVE20=1'b1
	MASTER7_READ_SLAVE21=1'b1
	MASTER7_READ_SLAVE22=1'b1
	MASTER7_READ_SLAVE23=1'b1
	MASTER7_READ_SLAVE24=1'b1
	MASTER7_READ_SLAVE25=1'b1
	MASTER7_READ_SLAVE26=1'b1
	MASTER7_READ_SLAVE27=1'b1
	MASTER7_READ_SLAVE28=1'b1
	MASTER7_READ_SLAVE29=1'b1
	MASTER7_READ_SLAVE30=1'b1
	MASTER7_READ_SLAVE31=1'b1
	MASTER8_READ_SLAVE0=1'b1
	MASTER8_READ_SLAVE1=1'b1
	MASTER8_READ_SLAVE2=1'b1
	MASTER8_READ_SLAVE3=1'b1
	MASTER8_READ_SLAVE4=1'b1
	MASTER8_READ_SLAVE5=1'b1
	MASTER8_READ_SLAVE6=1'b1
	MASTER8_READ_SLAVE7=1'b1
	MASTER8_READ_SLAVE8=1'b1
	MASTER8_READ_SLAVE9=1'b1
	MASTER8_READ_SLAVE10=1'b1
	MASTER8_READ_SLAVE11=1'b1
	MASTER8_READ_SLAVE12=1'b1
	MASTER8_READ_SLAVE13=1'b1
	MASTER8_READ_SLAVE14=1'b1
	MASTER8_READ_SLAVE15=1'b1
	MASTER8_READ_SLAVE16=1'b1
	MASTER8_READ_SLAVE17=1'b1
	MASTER8_READ_SLAVE18=1'b1
	MASTER8_READ_SLAVE19=1'b1
	MASTER8_READ_SLAVE20=1'b1
	MASTER8_READ_SLAVE21=1'b1
	MASTER8_READ_SLAVE22=1'b1
	MASTER8_READ_SLAVE23=1'b1
	MASTER8_READ_SLAVE24=1'b1
	MASTER8_READ_SLAVE25=1'b1
	MASTER8_READ_SLAVE26=1'b1
	MASTER8_READ_SLAVE27=1'b1
	MASTER8_READ_SLAVE28=1'b1
	MASTER8_READ_SLAVE29=1'b1
	MASTER8_READ_SLAVE30=1'b1
	MASTER8_READ_SLAVE31=1'b1
	MASTER9_READ_SLAVE0=1'b1
	MASTER9_READ_SLAVE1=1'b1
	MASTER9_READ_SLAVE2=1'b1
	MASTER9_READ_SLAVE3=1'b1
	MASTER9_READ_SLAVE4=1'b1
	MASTER9_READ_SLAVE5=1'b1
	MASTER9_READ_SLAVE6=1'b1
	MASTER9_READ_SLAVE7=1'b1
	MASTER9_READ_SLAVE8=1'b1
	MASTER9_READ_SLAVE9=1'b1
	MASTER9_READ_SLAVE10=1'b1
	MASTER9_READ_SLAVE11=1'b1
	MASTER9_READ_SLAVE12=1'b1
	MASTER9_READ_SLAVE13=1'b1
	MASTER9_READ_SLAVE14=1'b1
	MASTER9_READ_SLAVE15=1'b1
	MASTER9_READ_SLAVE16=1'b1
	MASTER9_READ_SLAVE17=1'b1
	MASTER9_READ_SLAVE18=1'b1
	MASTER9_READ_SLAVE19=1'b1
	MASTER9_READ_SLAVE20=1'b1
	MASTER9_READ_SLAVE21=1'b1
	MASTER9_READ_SLAVE22=1'b1
	MASTER9_READ_SLAVE23=1'b1
	MASTER9_READ_SLAVE24=1'b1
	MASTER9_READ_SLAVE25=1'b1
	MASTER9_READ_SLAVE26=1'b1
	MASTER9_READ_SLAVE27=1'b1
	MASTER9_READ_SLAVE28=1'b1
	MASTER9_READ_SLAVE29=1'b1
	MASTER9_READ_SLAVE30=1'b1
	MASTER9_READ_SLAVE31=1'b1
	MASTER10_READ_SLAVE0=1'b1
	MASTER10_READ_SLAVE1=1'b1
	MASTER10_READ_SLAVE2=1'b1
	MASTER10_READ_SLAVE3=1'b1
	MASTER10_READ_SLAVE4=1'b1
	MASTER10_READ_SLAVE5=1'b1
	MASTER10_READ_SLAVE6=1'b1
	MASTER10_READ_SLAVE7=1'b1
	MASTER10_READ_SLAVE8=1'b1
	MASTER10_READ_SLAVE9=1'b1
	MASTER10_READ_SLAVE10=1'b1
	MASTER10_READ_SLAVE11=1'b1
	MASTER10_READ_SLAVE12=1'b1
	MASTER10_READ_SLAVE13=1'b1
	MASTER10_READ_SLAVE14=1'b1
	MASTER10_READ_SLAVE15=1'b1
	MASTER10_READ_SLAVE16=1'b1
	MASTER10_READ_SLAVE17=1'b1
	MASTER10_READ_SLAVE18=1'b1
	MASTER10_READ_SLAVE19=1'b1
	MASTER10_READ_SLAVE20=1'b1
	MASTER10_READ_SLAVE21=1'b1
	MASTER10_READ_SLAVE22=1'b1
	MASTER10_READ_SLAVE23=1'b1
	MASTER10_READ_SLAVE24=1'b1
	MASTER10_READ_SLAVE25=1'b1
	MASTER10_READ_SLAVE26=1'b1
	MASTER10_READ_SLAVE27=1'b1
	MASTER10_READ_SLAVE28=1'b1
	MASTER10_READ_SLAVE29=1'b1
	MASTER10_READ_SLAVE30=1'b1
	MASTER10_READ_SLAVE31=1'b1
	MASTER11_READ_SLAVE0=1'b1
	MASTER11_READ_SLAVE1=1'b1
	MASTER11_READ_SLAVE2=1'b1
	MASTER11_READ_SLAVE3=1'b1
	MASTER11_READ_SLAVE4=1'b1
	MASTER11_READ_SLAVE5=1'b1
	MASTER11_READ_SLAVE6=1'b1
	MASTER11_READ_SLAVE7=1'b1
	MASTER11_READ_SLAVE8=1'b1
	MASTER11_READ_SLAVE9=1'b1
	MASTER11_READ_SLAVE10=1'b1
	MASTER11_READ_SLAVE11=1'b1
	MASTER11_READ_SLAVE12=1'b1
	MASTER11_READ_SLAVE13=1'b1
	MASTER11_READ_SLAVE14=1'b1
	MASTER11_READ_SLAVE15=1'b1
	MASTER11_READ_SLAVE16=1'b1
	MASTER11_READ_SLAVE17=1'b1
	MASTER11_READ_SLAVE18=1'b1
	MASTER11_READ_SLAVE19=1'b1
	MASTER11_READ_SLAVE20=1'b1
	MASTER11_READ_SLAVE21=1'b1
	MASTER11_READ_SLAVE22=1'b1
	MASTER11_READ_SLAVE23=1'b1
	MASTER11_READ_SLAVE24=1'b1
	MASTER11_READ_SLAVE25=1'b1
	MASTER11_READ_SLAVE26=1'b1
	MASTER11_READ_SLAVE27=1'b1
	MASTER11_READ_SLAVE28=1'b1
	MASTER11_READ_SLAVE29=1'b1
	MASTER11_READ_SLAVE30=1'b1
	MASTER11_READ_SLAVE31=1'b1
	MASTER12_READ_SLAVE0=1'b1
	MASTER12_READ_SLAVE1=1'b1
	MASTER12_READ_SLAVE2=1'b1
	MASTER12_READ_SLAVE3=1'b1
	MASTER12_READ_SLAVE4=1'b1
	MASTER12_READ_SLAVE5=1'b1
	MASTER12_READ_SLAVE6=1'b1
	MASTER12_READ_SLAVE7=1'b1
	MASTER12_READ_SLAVE8=1'b1
	MASTER12_READ_SLAVE9=1'b1
	MASTER12_READ_SLAVE10=1'b1
	MASTER12_READ_SLAVE11=1'b1
	MASTER12_READ_SLAVE12=1'b1
	MASTER12_READ_SLAVE13=1'b1
	MASTER12_READ_SLAVE14=1'b1
	MASTER12_READ_SLAVE15=1'b1
	MASTER12_READ_SLAVE16=1'b1
	MASTER12_READ_SLAVE17=1'b1
	MASTER12_READ_SLAVE18=1'b1
	MASTER12_READ_SLAVE19=1'b1
	MASTER12_READ_SLAVE20=1'b1
	MASTER12_READ_SLAVE21=1'b1
	MASTER12_READ_SLAVE22=1'b1
	MASTER12_READ_SLAVE23=1'b1
	MASTER12_READ_SLAVE24=1'b1
	MASTER12_READ_SLAVE25=1'b1
	MASTER12_READ_SLAVE26=1'b1
	MASTER12_READ_SLAVE27=1'b1
	MASTER12_READ_SLAVE28=1'b1
	MASTER12_READ_SLAVE29=1'b1
	MASTER12_READ_SLAVE30=1'b1
	MASTER12_READ_SLAVE31=1'b1
	MASTER13_READ_SLAVE0=1'b1
	MASTER13_READ_SLAVE1=1'b1
	MASTER13_READ_SLAVE2=1'b1
	MASTER13_READ_SLAVE3=1'b1
	MASTER13_READ_SLAVE4=1'b1
	MASTER13_READ_SLAVE5=1'b1
	MASTER13_READ_SLAVE6=1'b1
	MASTER13_READ_SLAVE7=1'b1
	MASTER13_READ_SLAVE8=1'b1
	MASTER13_READ_SLAVE9=1'b1
	MASTER13_READ_SLAVE10=1'b1
	MASTER13_READ_SLAVE11=1'b1
	MASTER13_READ_SLAVE12=1'b1
	MASTER13_READ_SLAVE13=1'b1
	MASTER13_READ_SLAVE14=1'b1
	MASTER13_READ_SLAVE15=1'b1
	MASTER13_READ_SLAVE16=1'b1
	MASTER13_READ_SLAVE17=1'b1
	MASTER13_READ_SLAVE18=1'b1
	MASTER13_READ_SLAVE19=1'b1
	MASTER13_READ_SLAVE20=1'b1
	MASTER13_READ_SLAVE21=1'b1
	MASTER13_READ_SLAVE22=1'b1
	MASTER13_READ_SLAVE23=1'b1
	MASTER13_READ_SLAVE24=1'b1
	MASTER13_READ_SLAVE25=1'b1
	MASTER13_READ_SLAVE26=1'b1
	MASTER13_READ_SLAVE27=1'b1
	MASTER13_READ_SLAVE28=1'b1
	MASTER13_READ_SLAVE29=1'b1
	MASTER13_READ_SLAVE30=1'b1
	MASTER13_READ_SLAVE31=1'b1
	MASTER14_READ_SLAVE0=1'b1
	MASTER14_READ_SLAVE1=1'b1
	MASTER14_READ_SLAVE2=1'b1
	MASTER14_READ_SLAVE3=1'b1
	MASTER14_READ_SLAVE4=1'b1
	MASTER14_READ_SLAVE5=1'b1
	MASTER14_READ_SLAVE6=1'b1
	MASTER14_READ_SLAVE7=1'b1
	MASTER14_READ_SLAVE8=1'b1
	MASTER14_READ_SLAVE9=1'b1
	MASTER14_READ_SLAVE10=1'b1
	MASTER14_READ_SLAVE11=1'b1
	MASTER14_READ_SLAVE12=1'b1
	MASTER14_READ_SLAVE13=1'b1
	MASTER14_READ_SLAVE14=1'b1
	MASTER14_READ_SLAVE15=1'b1
	MASTER14_READ_SLAVE16=1'b1
	MASTER14_READ_SLAVE17=1'b1
	MASTER14_READ_SLAVE18=1'b1
	MASTER14_READ_SLAVE19=1'b1
	MASTER14_READ_SLAVE20=1'b1
	MASTER14_READ_SLAVE21=1'b1
	MASTER14_READ_SLAVE22=1'b1
	MASTER14_READ_SLAVE23=1'b1
	MASTER14_READ_SLAVE24=1'b1
	MASTER14_READ_SLAVE25=1'b1
	MASTER14_READ_SLAVE26=1'b1
	MASTER14_READ_SLAVE27=1'b1
	MASTER14_READ_SLAVE28=1'b1
	MASTER14_READ_SLAVE29=1'b1
	MASTER14_READ_SLAVE30=1'b1
	MASTER14_READ_SLAVE31=1'b1
	MASTER15_READ_SLAVE0=1'b1
	MASTER15_READ_SLAVE1=1'b1
	MASTER15_READ_SLAVE2=1'b1
	MASTER15_READ_SLAVE3=1'b1
	MASTER15_READ_SLAVE4=1'b1
	MASTER15_READ_SLAVE5=1'b1
	MASTER15_READ_SLAVE6=1'b1
	MASTER15_READ_SLAVE7=1'b1
	MASTER15_READ_SLAVE8=1'b1
	MASTER15_READ_SLAVE9=1'b1
	MASTER15_READ_SLAVE10=1'b1
	MASTER15_READ_SLAVE11=1'b1
	MASTER15_READ_SLAVE12=1'b1
	MASTER15_READ_SLAVE13=1'b1
	MASTER15_READ_SLAVE14=1'b1
	MASTER15_READ_SLAVE15=1'b1
	MASTER15_READ_SLAVE16=1'b1
	MASTER15_READ_SLAVE17=1'b1
	MASTER15_READ_SLAVE18=1'b1
	MASTER15_READ_SLAVE19=1'b1
	MASTER15_READ_SLAVE20=1'b1
	MASTER15_READ_SLAVE21=1'b1
	MASTER15_READ_SLAVE22=1'b1
	MASTER15_READ_SLAVE23=1'b1
	MASTER15_READ_SLAVE24=1'b1
	MASTER15_READ_SLAVE25=1'b1
	MASTER15_READ_SLAVE26=1'b1
	MASTER15_READ_SLAVE27=1'b1
	MASTER15_READ_SLAVE28=1'b1
	MASTER15_READ_SLAVE29=1'b1
	MASTER15_READ_SLAVE30=1'b1
	MASTER15_READ_SLAVE31=1'b1
	RD_ARB_EN=32'b00000000000000000000000000000001
	MASTER0_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER1_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER2_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER3_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER4_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER5_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER6_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER7_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER8_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER9_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER10_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER11_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER12_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER13_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER14_CLOCK_DOMAIN_CROSSING=1'b0
	MASTER15_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE0_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE1_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE2_CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE3_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE4_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE5_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE6_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE7_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE8_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE9_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE10_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE11_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE12_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE13_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE14_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE15_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE16_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE17_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE18_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE19_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE20_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE21_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE22_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE23_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE24_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE25_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE26_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE27_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE28_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE29_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE30_CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE31_CLOCK_DOMAIN_CROSSING=1'b1
	MASTER0_TYPE=2'b00
	MASTER1_TYPE=2'b00
	MASTER2_TYPE=2'b00
	MASTER3_TYPE=2'b00
	MASTER4_TYPE=2'b00
	MASTER5_TYPE=2'b00
	MASTER6_TYPE=2'b00
	MASTER7_TYPE=2'b00
	MASTER8_TYPE=2'b00
	MASTER9_TYPE=2'b00
	MASTER10_TYPE=2'b00
	MASTER11_TYPE=2'b00
	MASTER12_TYPE=2'b00
	MASTER13_TYPE=2'b00
	MASTER14_TYPE=2'b00
	MASTER15_TYPE=2'b00
	SLAVE0_TYPE=2'b00
	SLAVE1_TYPE=2'b00
	SLAVE2_TYPE=2'b11
	SLAVE3_TYPE=2'b00
	SLAVE4_TYPE=2'b00
	SLAVE5_TYPE=2'b00
	SLAVE6_TYPE=2'b00
	SLAVE7_TYPE=2'b00
	SLAVE8_TYPE=2'b00
	SLAVE9_TYPE=2'b00
	SLAVE10_TYPE=2'b00
	SLAVE11_TYPE=2'b00
	SLAVE12_TYPE=2'b00
	SLAVE13_TYPE=2'b00
	SLAVE14_TYPE=2'b00
	SLAVE15_TYPE=2'b00
	SLAVE16_TYPE=2'b00
	SLAVE17_TYPE=2'b00
	SLAVE18_TYPE=2'b00
	SLAVE19_TYPE=2'b00
	SLAVE20_TYPE=2'b00
	SLAVE21_TYPE=2'b00
	SLAVE22_TYPE=2'b00
	SLAVE23_TYPE=2'b00
	SLAVE24_TYPE=2'b00
	SLAVE25_TYPE=2'b00
	SLAVE26_TYPE=2'b00
	SLAVE27_TYPE=2'b00
	SLAVE28_TYPE=2'b00
	SLAVE29_TYPE=2'b00
	SLAVE30_TYPE=2'b00
	SLAVE31_TYPE=2'b00
	MASTER0_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER1_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER2_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER3_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER4_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER5_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER6_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER7_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER8_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER9_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER10_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER11_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER12_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER13_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER14_DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE0_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE1_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE2_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE3_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE4_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE5_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE6_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE7_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE8_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE9_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE10_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE11_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE12_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE13_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE14_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE15_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE16_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE17_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE18_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE19_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE20_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE21_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE22_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE23_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE24_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE25_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE26_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE27_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE28_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE29_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE30_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE31_DATA_WIDTH=32'b00000000000000000000000001000000
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MASTER0_CHAN_RS=1'b1
	MASTER1_CHAN_RS=1'b1
	MASTER2_CHAN_RS=1'b1
	MASTER3_CHAN_RS=1'b1
	MASTER4_CHAN_RS=1'b1
	MASTER5_CHAN_RS=1'b1
	MASTER6_CHAN_RS=1'b1
	MASTER7_CHAN_RS=1'b1
	MASTER8_CHAN_RS=1'b1
	MASTER9_CHAN_RS=1'b1
	MASTER10_CHAN_RS=1'b1
	MASTER11_CHAN_RS=1'b1
	MASTER12_CHAN_RS=1'b1
	MASTER13_CHAN_RS=1'b1
	MASTER14_CHAN_RS=1'b1
	MASTER15_CHAN_RS=1'b1
	SLAVE0_CHAN_RS=1'b1
	SLAVE1_CHAN_RS=1'b1
	SLAVE2_CHAN_RS=1'b1
	SLAVE3_CHAN_RS=1'b1
	SLAVE4_CHAN_RS=1'b1
	SLAVE5_CHAN_RS=1'b1
	SLAVE6_CHAN_RS=1'b1
	SLAVE7_CHAN_RS=1'b1
	SLAVE8_CHAN_RS=1'b1
	SLAVE9_CHAN_RS=1'b1
	SLAVE10_CHAN_RS=1'b1
	SLAVE11_CHAN_RS=1'b1
	SLAVE12_CHAN_RS=1'b1
	SLAVE13_CHAN_RS=1'b1
	SLAVE14_CHAN_RS=1'b1
	SLAVE15_CHAN_RS=1'b1
	SLAVE16_CHAN_RS=1'b1
	SLAVE17_CHAN_RS=1'b1
	SLAVE18_CHAN_RS=1'b1
	SLAVE19_CHAN_RS=1'b1
	SLAVE20_CHAN_RS=1'b1
	SLAVE21_CHAN_RS=1'b1
	SLAVE22_CHAN_RS=1'b1
	SLAVE23_CHAN_RS=1'b1
	SLAVE24_CHAN_RS=1'b1
	SLAVE25_CHAN_RS=1'b1
	SLAVE26_CHAN_RS=1'b1
	SLAVE27_CHAN_RS=1'b1
	SLAVE28_CHAN_RS=1'b1
	SLAVE29_CHAN_RS=1'b1
	SLAVE30_CHAN_RS=1'b1
	SLAVE31_CHAN_RS=1'b1
	MASTER0_DEF_BURST_LEN=8'b00000000
	MASTER1_DEF_BURST_LEN=8'b00000000
	MASTER2_DEF_BURST_LEN=8'b00000000
	MASTER3_DEF_BURST_LEN=8'b00000000
	MASTER4_DEF_BURST_LEN=8'b00000000
	MASTER5_DEF_BURST_LEN=8'b00000000
	MASTER6_DEF_BURST_LEN=8'b00000000
	MASTER7_DEF_BURST_LEN=8'b00000000
	MASTER8_DEF_BURST_LEN=8'b00000000
	MASTER9_DEF_BURST_LEN=8'b00000000
	MASTER10_DEF_BURST_LEN=8'b00000000
	MASTER11_DEF_BURST_LEN=8'b00000000
	MASTER12_DEF_BURST_LEN=8'b00000000
	MASTER13_DEF_BURST_LEN=8'b00000000
	MASTER14_DEF_BURST_LEN=8'b00000000
	MASTER15_DEF_BURST_LEN=8'b00000000
	SLAVE0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE16_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE17_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE18_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE19_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE20_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE21_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE22_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE23_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE24_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE25_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE26_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE27_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE28_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE29_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE30_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	SLAVE31_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER0_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER1_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER2_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER3_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER4_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER5_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER6_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER7_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER8_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER9_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER10_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER11_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER12_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER13_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER14_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	MASTER15_DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	MASTER0_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER1_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER2_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER3_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER4_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER5_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER6_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER7_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER8_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER9_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER10_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER11_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER12_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER13_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER14_READ_INTERLEAVE=32'b00000000000000000000000000000000
	MASTER15_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE0_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE1_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE2_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE3_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE4_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE5_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE6_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE7_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE8_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE9_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE10_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE11_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE12_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE13_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE14_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE15_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE16_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE17_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE18_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE19_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE20_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE21_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE22_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE23_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE24_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE25_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE26_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE27_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE28_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE29_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE30_READ_INTERLEAVE=32'b00000000000000000000000000000000
	SLAVE31_READ_INTERLEAVE=32'b00000000000000000000000000000000
	NUM_MASTERS_WIDTH=32'b00000000000000000000000000000001
	UPPER_COMPARE_BIT=32'b00000000000000000000000000100000
	LOWER_COMPARE_BIT=32'b00000000000000000000000000000000
	SLOT0_MIN_VEC=32'b10000000000000000000000000000000
	SLOT1_MIN_VEC=32'b10000000000000010000000000000000
	SLOT2_MIN_VEC=32'b01100000000000000000000000000000
	SLOT3_MIN_VEC=32'b00011000000000000000000000000000
	SLOT4_MIN_VEC=32'b00100000000000000000000000000000
	SLOT5_MIN_VEC=32'b00101000000000000000000000000000
	SLOT6_MIN_VEC=32'b00110000000000000000000000000000
	SLOT7_MIN_VEC=32'b00111000000000000000000000000000
	SLOT8_MIN_VEC=32'b01000000000000000000000000000000
	SLOT9_MIN_VEC=32'b01001000000000000000000000000000
	SLOT10_MIN_VEC=32'b01010000000000000000000000000000
	SLOT11_MIN_VEC=32'b01011000000000000000000000000000
	SLOT12_MIN_VEC=32'b01100000000000000000000000000000
	SLOT13_MIN_VEC=32'b01101000000000000000000000000000
	SLOT14_MIN_VEC=32'b01110000000000000000000000000000
	SLOT15_MIN_VEC=32'b01111000000000000000000000000000
	SLOT16_MIN_VEC=32'b10000000000000000000000000000000
	SLOT17_MIN_VEC=32'b10001000000000000000000000000000
	SLOT18_MIN_VEC=32'b10010000000000000000000000000000
	SLOT19_MIN_VEC=32'b10011000000000000000000000000000
	SLOT20_MIN_VEC=32'b10100000000000000000000000000000
	SLOT21_MIN_VEC=32'b10101000000000000000000000000000
	SLOT22_MIN_VEC=32'b10110000000000000000000000000000
	SLOT23_MIN_VEC=32'b10111000000000000000000000000000
	SLOT24_MIN_VEC=32'b11000000000000000000000000000000
	SLOT25_MIN_VEC=32'b11001000000000000000000000000000
	SLOT26_MIN_VEC=32'b11010000000000000000000000000000
	SLOT27_MIN_VEC=32'b11011000000000000000000000000000
	SLOT28_MIN_VEC=32'b11100000000000000000000000000000
	SLOT29_MIN_VEC=32'b11101000000000000000000000000000
	SLOT30_MIN_VEC=32'b11110000000000000000000000000000
	SLOT31_MIN_VEC=32'b11111000000000000000000000000000
	SLOT0_MAX_VEC=32'b10000000000000001111111111111111
	SLOT1_MAX_VEC=32'b10000000111111111111111111111111
	SLOT2_MAX_VEC=32'b01100000111111111111111111111111
	SLOT3_MAX_VEC=32'b00011111111111111111111111111111
	SLOT4_MAX_VEC=32'b00100111111111111111111111111111
	SLOT5_MAX_VEC=32'b00101111111111111111111111111111
	SLOT6_MAX_VEC=32'b00110111111111111111111111111111
	SLOT7_MAX_VEC=32'b00111111111111111111111111111111
	SLOT8_MAX_VEC=32'b01000111111111111111111111111111
	SLOT9_MAX_VEC=32'b01001111111111111111111111111111
	SLOT10_MAX_VEC=32'b01010111111111111111111111111111
	SLOT11_MAX_VEC=32'b01011111111111111111111111111111
	SLOT12_MAX_VEC=32'b01100111111111111111111111111111
	SLOT13_MAX_VEC=32'b01101111111111111111111111111111
	SLOT14_MAX_VEC=32'b01110111111111111111111111111111
	SLOT15_MAX_VEC=32'b01111111111111111111111111111111
	SLOT16_MAX_VEC=32'b10000111111111111111111111111111
	SLOT17_MAX_VEC=32'b10001111111111111111111111111111
	SLOT18_MAX_VEC=32'b10010111111111111111111111111111
	SLOT19_MAX_VEC=32'b10011111111111111111111111111111
	SLOT20_MAX_VEC=32'b10100111111111111111111111111111
	SLOT21_MAX_VEC=32'b10101111111111111111111111111111
	SLOT22_MAX_VEC=32'b10110111111111111111111111111111
	SLOT23_MAX_VEC=32'b10111111111111111111111111111111
	SLOT24_MAX_VEC=32'b11000111111111111111111111111111
	SLOT25_MAX_VEC=32'b11001111111111111111111111111111
	SLOT26_MAX_VEC=32'b11010111111111111111111111111111
	SLOT27_MAX_VEC=32'b11011111111111111111111111111111
	SLOT28_MAX_VEC=32'b11100111111111111111111111111111
	SLOT29_MAX_VEC=32'b11101111111111111111111111111111
	SLOT30_MAX_VEC=32'b11110111111111111111111111111111
	SLOT31_MAX_VEC=32'b11111111111111111111111111111111
	OPEN_WRTRANS_MAX=32'b00000000000000000000000000000010
	OPEN_RDTRANS_MAX=32'b00000000000000000000000000000010
	MAX_TRANS=32'b00000000000000000000000000000100
	SLOT0_BASE_VEC=32'b00000000000000000000000000000000
	SLOT1_BASE_VEC=32'b00000000000000000000000000000001
	SLOT2_BASE_VEC=32'b00000000000000000000000000000010
	SLOT3_BASE_VEC=32'b00000000000000000000000000000011
	SLOT4_BASE_VEC=32'b00000000000000000000000000000100
	SLOT5_BASE_VEC=32'b00000000000000000000000000000101
	SLOT6_BASE_VEC=32'b00000000000000000000000000000110
	SLOT7_BASE_VEC=32'b00000000000000000000000000000111
	SLOT8_BASE_VEC=32'b00000000000000000000000000001000
	SLOT9_BASE_VEC=32'b00000000000000000000000000001001
	SLOT10_BASE_VEC=32'b00000000000000000000000000001010
	SLOT11_BASE_VEC=32'b00000000000000000000000000001011
	SLOT12_BASE_VEC=32'b00000000000000000000000000001100
	SLOT13_BASE_VEC=32'b00000000000000000000000000001101
	SLOT14_BASE_VEC=32'b00000000000000000000000000001110
	SLOT15_BASE_VEC=32'b00000000000000000000000000001111
	SLOT16_BASE_VEC=32'b00000000000000000000000000010000
	SLOT17_BASE_VEC=32'b00000000000000000000000000010001
	SLOT18_BASE_VEC=32'b00000000000000000000000000010010
	SLOT19_BASE_VEC=32'b00000000000000000000000000010011
	SLOT20_BASE_VEC=32'b00000000000000000000000000010100
	SLOT21_BASE_VEC=32'b00000000000000000000000000010101
	SLOT22_BASE_VEC=32'b00000000000000000000000000010110
	SLOT23_BASE_VEC=32'b00000000000000000000000000010111
	SLOT24_BASE_VEC=32'b00000000000000000000000000011000
	SLOT25_BASE_VEC=32'b00000000000000000000000000011001
	SLOT26_BASE_VEC=32'b00000000000000000000000000011010
	SLOT27_BASE_VEC=32'b00000000000000000000000000011011
	SLOT28_BASE_VEC=32'b00000000000000000000000000011100
	SLOT29_BASE_VEC=32'b00000000000000000000000000011101
	SLOT30_BASE_VEC=32'b00000000000000000000000000011110
	SLOT31_BASE_VEC=32'b00000000000000000000000000011111
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	SLAVE0_READ_ZERO_SLAVE_ID=1'b1
	SLAVE1_READ_ZERO_SLAVE_ID=1'b1
	SLAVE2_READ_ZERO_SLAVE_ID=1'b1
	SLAVE3_READ_ZERO_SLAVE_ID=1'b1
	SLAVE4_READ_ZERO_SLAVE_ID=1'b1
	SLAVE5_READ_ZERO_SLAVE_ID=1'b1
	SLAVE6_READ_ZERO_SLAVE_ID=1'b1
	SLAVE7_READ_ZERO_SLAVE_ID=1'b1
	SLAVE8_READ_ZERO_SLAVE_ID=1'b1
	SLAVE9_READ_ZERO_SLAVE_ID=1'b1
	SLAVE10_READ_ZERO_SLAVE_ID=1'b1
	SLAVE11_READ_ZERO_SLAVE_ID=1'b1
	SLAVE12_READ_ZERO_SLAVE_ID=1'b1
	SLAVE13_READ_ZERO_SLAVE_ID=1'b1
	SLAVE14_READ_ZERO_SLAVE_ID=1'b1
	SLAVE15_READ_ZERO_SLAVE_ID=1'b1
	SLAVE16_READ_ZERO_SLAVE_ID=1'b1
	SLAVE17_READ_ZERO_SLAVE_ID=1'b1
	SLAVE18_READ_ZERO_SLAVE_ID=1'b1
	SLAVE19_READ_ZERO_SLAVE_ID=1'b1
	SLAVE20_READ_ZERO_SLAVE_ID=1'b1
	SLAVE21_READ_ZERO_SLAVE_ID=1'b1
	SLAVE22_READ_ZERO_SLAVE_ID=1'b1
	SLAVE23_READ_ZERO_SLAVE_ID=1'b1
	SLAVE24_READ_ZERO_SLAVE_ID=1'b1
	SLAVE25_READ_ZERO_SLAVE_ID=1'b1
	SLAVE26_READ_ZERO_SLAVE_ID=1'b1
	SLAVE27_READ_ZERO_SLAVE_ID=1'b1
	SLAVE28_READ_ZERO_SLAVE_ID=1'b1
	SLAVE29_READ_ZERO_SLAVE_ID=1'b1
	SLAVE30_READ_ZERO_SLAVE_ID=1'b1
	SLAVE31_READ_ZERO_SLAVE_ID=1'b1
	SLAVE0_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE1_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE2_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE3_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE4_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE5_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE6_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE7_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE8_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE9_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE10_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE11_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE12_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE13_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE14_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE15_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE16_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE17_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE18_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE19_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE20_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE21_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE22_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE23_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE24_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE25_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE26_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE27_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE28_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE29_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE30_WRITE_ZERO_SLAVE_ID=1'b1
	SLAVE31_WRITE_ZERO_SLAVE_ID=1'b1
	MASTER0_AWCHAN_RS=1'b1
	MASTER1_AWCHAN_RS=1'b1
	MASTER2_AWCHAN_RS=1'b1
	MASTER3_AWCHAN_RS=1'b1
	MASTER4_AWCHAN_RS=1'b1
	MASTER5_AWCHAN_RS=1'b1
	MASTER6_AWCHAN_RS=1'b1
	MASTER7_AWCHAN_RS=1'b1
	MASTER8_AWCHAN_RS=1'b1
	MASTER9_AWCHAN_RS=1'b1
	MASTER10_AWCHAN_RS=1'b1
	MASTER11_AWCHAN_RS=1'b1
	MASTER12_AWCHAN_RS=1'b1
	MASTER13_AWCHAN_RS=1'b1
	MASTER14_AWCHAN_RS=1'b1
	MASTER15_AWCHAN_RS=1'b1
	MASTER0_ARCHAN_RS=1'b1
	MASTER1_ARCHAN_RS=1'b1
	MASTER2_ARCHAN_RS=1'b1
	MASTER3_ARCHAN_RS=1'b1
	MASTER4_ARCHAN_RS=1'b1
	MASTER5_ARCHAN_RS=1'b1
	MASTER6_ARCHAN_RS=1'b1
	MASTER7_ARCHAN_RS=1'b1
	MASTER8_ARCHAN_RS=1'b1
	MASTER9_ARCHAN_RS=1'b1
	MASTER10_ARCHAN_RS=1'b1
	MASTER11_ARCHAN_RS=1'b1
	MASTER12_ARCHAN_RS=1'b1
	MASTER13_ARCHAN_RS=1'b1
	MASTER14_ARCHAN_RS=1'b1
	MASTER15_ARCHAN_RS=1'b1
	MASTER0_WCHAN_RS=1'b1
	MASTER1_WCHAN_RS=1'b1
	MASTER2_WCHAN_RS=1'b1
	MASTER3_WCHAN_RS=1'b1
	MASTER4_WCHAN_RS=1'b1
	MASTER5_WCHAN_RS=1'b1
	MASTER6_WCHAN_RS=1'b1
	MASTER7_WCHAN_RS=1'b1
	MASTER8_WCHAN_RS=1'b1
	MASTER9_WCHAN_RS=1'b1
	MASTER10_WCHAN_RS=1'b1
	MASTER11_WCHAN_RS=1'b1
	MASTER12_WCHAN_RS=1'b1
	MASTER13_WCHAN_RS=1'b1
	MASTER14_WCHAN_RS=1'b1
	MASTER15_WCHAN_RS=1'b1
	MASTER0_RCHAN_RS=1'b1
	MASTER1_RCHAN_RS=1'b1
	MASTER2_RCHAN_RS=1'b1
	MASTER3_RCHAN_RS=1'b1
	MASTER4_RCHAN_RS=1'b1
	MASTER5_RCHAN_RS=1'b1
	MASTER6_RCHAN_RS=1'b1
	MASTER7_RCHAN_RS=1'b1
	MASTER8_RCHAN_RS=1'b1
	MASTER9_RCHAN_RS=1'b1
	MASTER10_RCHAN_RS=1'b1
	MASTER11_RCHAN_RS=1'b1
	MASTER12_RCHAN_RS=1'b1
	MASTER13_RCHAN_RS=1'b1
	MASTER14_RCHAN_RS=1'b1
	MASTER15_RCHAN_RS=1'b1
	MASTER0_BCHAN_RS=1'b1
	MASTER1_BCHAN_RS=1'b1
	MASTER2_BCHAN_RS=1'b1
	MASTER3_BCHAN_RS=1'b1
	MASTER4_BCHAN_RS=1'b1
	MASTER5_BCHAN_RS=1'b1
	MASTER6_BCHAN_RS=1'b1
	MASTER7_BCHAN_RS=1'b1
	MASTER8_BCHAN_RS=1'b1
	MASTER9_BCHAN_RS=1'b1
	MASTER10_BCHAN_RS=1'b1
	MASTER11_BCHAN_RS=1'b1
	MASTER12_BCHAN_RS=1'b1
	MASTER13_BCHAN_RS=1'b1
	MASTER14_BCHAN_RS=1'b1
	MASTER15_BCHAN_RS=1'b1
	SLAVE0_AWCHAN_RS=1'b1
	SLAVE1_AWCHAN_RS=1'b1
	SLAVE2_AWCHAN_RS=1'b1
	SLAVE3_AWCHAN_RS=1'b1
	SLAVE4_AWCHAN_RS=1'b1
	SLAVE5_AWCHAN_RS=1'b1
	SLAVE6_AWCHAN_RS=1'b1
	SLAVE7_AWCHAN_RS=1'b1
	SLAVE8_AWCHAN_RS=1'b1
	SLAVE9_AWCHAN_RS=1'b1
	SLAVE10_AWCHAN_RS=1'b1
	SLAVE11_AWCHAN_RS=1'b1
	SLAVE12_AWCHAN_RS=1'b1
	SLAVE13_AWCHAN_RS=1'b1
	SLAVE14_AWCHAN_RS=1'b1
	SLAVE15_AWCHAN_RS=1'b1
	SLAVE16_AWCHAN_RS=1'b1
	SLAVE17_AWCHAN_RS=1'b1
	SLAVE18_AWCHAN_RS=1'b1
	SLAVE19_AWCHAN_RS=1'b1
	SLAVE20_AWCHAN_RS=1'b1
	SLAVE21_AWCHAN_RS=1'b1
	SLAVE22_AWCHAN_RS=1'b1
	SLAVE23_AWCHAN_RS=1'b1
	SLAVE24_AWCHAN_RS=1'b1
	SLAVE25_AWCHAN_RS=1'b1
	SLAVE26_AWCHAN_RS=1'b1
	SLAVE27_AWCHAN_RS=1'b1
	SLAVE28_AWCHAN_RS=1'b1
	SLAVE29_AWCHAN_RS=1'b1
	SLAVE30_AWCHAN_RS=1'b1
	SLAVE31_AWCHAN_RS=1'b1
	SLAVE0_ARCHAN_RS=1'b1
	SLAVE1_ARCHAN_RS=1'b1
	SLAVE2_ARCHAN_RS=1'b1
	SLAVE3_ARCHAN_RS=1'b1
	SLAVE4_ARCHAN_RS=1'b1
	SLAVE5_ARCHAN_RS=1'b1
	SLAVE6_ARCHAN_RS=1'b1
	SLAVE7_ARCHAN_RS=1'b1
	SLAVE8_ARCHAN_RS=1'b1
	SLAVE9_ARCHAN_RS=1'b1
	SLAVE10_ARCHAN_RS=1'b1
	SLAVE11_ARCHAN_RS=1'b1
	SLAVE12_ARCHAN_RS=1'b1
	SLAVE13_ARCHAN_RS=1'b1
	SLAVE14_ARCHAN_RS=1'b1
	SLAVE15_ARCHAN_RS=1'b1
	SLAVE16_ARCHAN_RS=1'b1
	SLAVE17_ARCHAN_RS=1'b1
	SLAVE18_ARCHAN_RS=1'b1
	SLAVE19_ARCHAN_RS=1'b1
	SLAVE20_ARCHAN_RS=1'b1
	SLAVE21_ARCHAN_RS=1'b1
	SLAVE22_ARCHAN_RS=1'b1
	SLAVE23_ARCHAN_RS=1'b1
	SLAVE24_ARCHAN_RS=1'b1
	SLAVE25_ARCHAN_RS=1'b1
	SLAVE26_ARCHAN_RS=1'b1
	SLAVE27_ARCHAN_RS=1'b1
	SLAVE28_ARCHAN_RS=1'b1
	SLAVE29_ARCHAN_RS=1'b1
	SLAVE30_ARCHAN_RS=1'b1
	SLAVE31_ARCHAN_RS=1'b1
	SLAVE0_WCHAN_RS=1'b1
	SLAVE1_WCHAN_RS=1'b1
	SLAVE2_WCHAN_RS=1'b1
	SLAVE3_WCHAN_RS=1'b1
	SLAVE4_WCHAN_RS=1'b1
	SLAVE5_WCHAN_RS=1'b1
	SLAVE6_WCHAN_RS=1'b1
	SLAVE7_WCHAN_RS=1'b1
	SLAVE8_WCHAN_RS=1'b1
	SLAVE9_WCHAN_RS=1'b1
	SLAVE10_WCHAN_RS=1'b1
	SLAVE11_WCHAN_RS=1'b1
	SLAVE12_WCHAN_RS=1'b1
	SLAVE13_WCHAN_RS=1'b1
	SLAVE14_WCHAN_RS=1'b1
	SLAVE15_WCHAN_RS=1'b1
	SLAVE16_WCHAN_RS=1'b1
	SLAVE17_WCHAN_RS=1'b1
	SLAVE18_WCHAN_RS=1'b1
	SLAVE19_WCHAN_RS=1'b1
	SLAVE20_WCHAN_RS=1'b1
	SLAVE21_WCHAN_RS=1'b1
	SLAVE22_WCHAN_RS=1'b1
	SLAVE23_WCHAN_RS=1'b1
	SLAVE24_WCHAN_RS=1'b1
	SLAVE25_WCHAN_RS=1'b1
	SLAVE26_WCHAN_RS=1'b1
	SLAVE27_WCHAN_RS=1'b1
	SLAVE28_WCHAN_RS=1'b1
	SLAVE29_WCHAN_RS=1'b1
	SLAVE30_WCHAN_RS=1'b1
	SLAVE31_WCHAN_RS=1'b1
	SLAVE0_RCHAN_RS=1'b1
	SLAVE1_RCHAN_RS=1'b1
	SLAVE2_RCHAN_RS=1'b1
	SLAVE3_RCHAN_RS=1'b1
	SLAVE4_RCHAN_RS=1'b1
	SLAVE5_RCHAN_RS=1'b1
	SLAVE6_RCHAN_RS=1'b1
	SLAVE7_RCHAN_RS=1'b1
	SLAVE8_RCHAN_RS=1'b1
	SLAVE9_RCHAN_RS=1'b1
	SLAVE10_RCHAN_RS=1'b1
	SLAVE11_RCHAN_RS=1'b1
	SLAVE12_RCHAN_RS=1'b1
	SLAVE13_RCHAN_RS=1'b1
	SLAVE14_RCHAN_RS=1'b1
	SLAVE15_RCHAN_RS=1'b1
	SLAVE16_RCHAN_RS=1'b1
	SLAVE17_RCHAN_RS=1'b1
	SLAVE18_RCHAN_RS=1'b1
	SLAVE19_RCHAN_RS=1'b1
	SLAVE20_RCHAN_RS=1'b1
	SLAVE21_RCHAN_RS=1'b1
	SLAVE22_RCHAN_RS=1'b1
	SLAVE23_RCHAN_RS=1'b1
	SLAVE24_RCHAN_RS=1'b1
	SLAVE25_RCHAN_RS=1'b1
	SLAVE26_RCHAN_RS=1'b1
	SLAVE27_RCHAN_RS=1'b1
	SLAVE28_RCHAN_RS=1'b1
	SLAVE29_RCHAN_RS=1'b1
	SLAVE30_RCHAN_RS=1'b1
	SLAVE31_RCHAN_RS=1'b1
	SLAVE0_BCHAN_RS=1'b1
	SLAVE1_BCHAN_RS=1'b1
	SLAVE2_BCHAN_RS=1'b1
	SLAVE3_BCHAN_RS=1'b1
	SLAVE4_BCHAN_RS=1'b1
	SLAVE5_BCHAN_RS=1'b1
	SLAVE6_BCHAN_RS=1'b1
	SLAVE7_BCHAN_RS=1'b1
	SLAVE8_BCHAN_RS=1'b1
	SLAVE9_BCHAN_RS=1'b1
	SLAVE10_BCHAN_RS=1'b1
	SLAVE11_BCHAN_RS=1'b1
	SLAVE12_BCHAN_RS=1'b1
	SLAVE13_BCHAN_RS=1'b1
	SLAVE14_BCHAN_RS=1'b1
	SLAVE15_BCHAN_RS=1'b1
	SLAVE16_BCHAN_RS=1'b1
	SLAVE17_BCHAN_RS=1'b1
	SLAVE18_BCHAN_RS=1'b1
	SLAVE19_BCHAN_RS=1'b1
	SLAVE20_BCHAN_RS=1'b1
	SLAVE21_BCHAN_RS=1'b1
	SLAVE22_BCHAN_RS=1'b1
	SLAVE23_BCHAN_RS=1'b1
	SLAVE24_BCHAN_RS=1'b1
	SLAVE25_BCHAN_RS=1'b1
	SLAVE26_BCHAN_RS=1'b1
	SLAVE27_BCHAN_RS=1'b1
	SLAVE28_BCHAN_RS=1'b1
	SLAVE29_BCHAN_RS=1'b1
	SLAVE30_BCHAN_RS=1'b1
	SLAVE31_BCHAN_RS=1'b1
	AHB_MASTER0_BRESP_CHECK_MODE=2'b00
	AHB_MASTER1_BRESP_CHECK_MODE=2'b00
	AHB_MASTER2_BRESP_CHECK_MODE=2'b00
	AHB_MASTER3_BRESP_CHECK_MODE=2'b00
	AHB_MASTER4_BRESP_CHECK_MODE=2'b00
	AHB_MASTER5_BRESP_CHECK_MODE=2'b00
	AHB_MASTER6_BRESP_CHECK_MODE=2'b00
	AHB_MASTER7_BRESP_CHECK_MODE=2'b00
	AHB_MASTER8_BRESP_CHECK_MODE=2'b00
	AHB_MASTER9_BRESP_CHECK_MODE=2'b00
	AHB_MASTER10_BRESP_CHECK_MODE=2'b00
	AHB_MASTER11_BRESP_CHECK_MODE=2'b00
	AHB_MASTER12_BRESP_CHECK_MODE=2'b00
	AHB_MASTER13_BRESP_CHECK_MODE=2'b00
	AHB_MASTER14_BRESP_CHECK_MODE=2'b00
	AHB_MASTER15_BRESP_CHECK_MODE=2'b00
	AHB_MASTER0_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER1_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER2_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER3_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER4_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER5_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER6_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER7_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER8_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER9_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER10_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER11_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER12_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER13_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER14_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_MASTER15_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	HI_FREQ=32'b00000000000000000000000000000001
	NUM_SLAVES_WIDTH=32'b00000000000000000000000000000010
	ADDR_WIDTH_BITS=32'b00000000000000000000000000000101
	NUM_THREADS_WIDTH=32'b00000000000000000000000000000001
	OPEN_TRANS_WIDTH=32'b00000000000000000000000000000001
	MASTERID_WIDTH=32'b00000000000000000000000000000101
	BASE_WIDTH=32'b00000000000000000000000000100000
	SLOT_BASE_VEC=96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000
	CMPR_WIDTH=32'b00000000000000000000000000100000
	SLOT_MIN_VEC=96'b011000000000000000000000000000001000000000000001000000000000000010000000000000000000000000000000
	SLOT_MAX_VEC=96'b011000001111111111111111111111111000000011111111111111111111111110000000000000001111111111111111
	MASTER_TYPE=4'b0000
	SLAVE_TYPE=6'b110000
	SLAVE_READ_ZERO_SLAVE_ID=3'b111
	SLAVE_WRITE_ZERO_SLAVE_ID=3'b111
	MASTER_AWCHAN_RS=2'b11
	MASTER_ARCHAN_RS=2'b11
	MASTER_WCHAN_RS=2'b11
	MASTER_RCHAN_RS=2'b11
	MASTER_BCHAN_RS=2'b11
	SLAVE_AWCHAN_RS=3'b111
	SLAVE_ARCHAN_RS=3'b111
	SLAVE_WCHAN_RS=3'b111
	SLAVE_RCHAN_RS=3'b111
	SLAVE_BCHAN_RS=3'b111
	AHB_MASTER_PORTS_BRESP_CHECK_MODE=4'b0000
	AHB_MASTER_PORTS_BRESP_CNT_WIDTH=64'b0000000000000000000000000000100000000000000000000000000000001000
	MASTER_PORTS_DATA_WIDTH=64'b0000000000000000000000000100000000000000000000000000000001000000
	SLAVE_PORTS_DATA_WIDTH=96'b000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000
	MASTER_DATA_WIDTH_PORT=32'b00000000000000000000010000000000
	MDW0_UPPER=13'b0000001000000
	MDW1_UPPER=13'b0000010000000
	MDW2_UPPER=13'b0000011000000
	MDW3_UPPER=13'b0000100000000
	MDW4_UPPER=13'b0000101000000
	MDW5_UPPER=13'b0000110000000
	MDW6_UPPER=13'b0000111000000
	MDW7_UPPER=13'b0001000000000
	MDW8_UPPER=13'b0001001000000
	MDW9_UPPER=13'b0001010000000
	MDW10_UPPER=13'b0001011000000
	MDW11_UPPER=13'b0001100000000
	MDW12_UPPER=13'b0001101000000
	MDW13_UPPER=13'b0001110000000
	MDW14_UPPER=13'b0001111000000
	MDW15_UPPER=13'b0010000000000
	SLAVE_DATA_WIDTH_PORT=32'b00000000000000000000100000000000
	SDW0_UPPER=13'b0000001000000
	SDW1_UPPER=13'b0000010000000
	SDW2_UPPER=13'b0000011000000
	SDW3_UPPER=13'b0000100000000
	SDW4_UPPER=13'b0000101000000
	SDW5_UPPER=13'b0000110000000
	SDW6_UPPER=13'b0000111000000
	SDW7_UPPER=13'b0001000000000
	SDW8_UPPER=13'b0001001000000
	SDW9_UPPER=13'b0001010000000
	SDW10_UPPER=13'b0001011000000
	SDW11_UPPER=13'b0001100000000
	SDW12_UPPER=13'b0001101000000
	SDW13_UPPER=13'b0001110000000
	SDW14_UPPER=13'b0001111000000
	SDW15_UPPER=13'b0010000000000
	SDW16_UPPER=13'b0010001000000
	SDW17_UPPER=13'b0010010000000
	SDW18_UPPER=13'b0010011000000
	SDW19_UPPER=13'b0010100000000
	SDW20_UPPER=13'b0010101000000
	SDW21_UPPER=13'b0010110000000
	SDW22_UPPER=13'b0010111000000
	SDW23_UPPER=13'b0011000000000
	SDW24_UPPER=13'b0011001000000
	SDW25_UPPER=13'b0011010000000
	SDW26_UPPER=13'b0011011000000
	SDW27_UPPER=13'b0011100000000
	SDW28_UPPER=13'b0011101000000
	SDW29_UPPER=13'b0011110000000
	SDW30_UPPER=13'b0011111000000
	SDW31_UPPER=13'b0100000000000
	MDW_UPPER_VEC=26'b00000100000000000001000000
	MDW_LOWER_VEC=26'b00000010000000000000000000
	SDW_UPPER_VEC=39'b000001100000000000100000000000001000000
	SDW_LOWER_VEC=39'b000001000000000000010000000000000000000
	MASTER_STRB_WIDTH_PORT=32'b00000000000000000000000010000000
	SLAVE_STRB_WIDTH_PORT=32'b00000000000000000000000100000000
	MASTER0_WRITE_CONNECTIVITY=3'b111
	MASTER1_WRITE_CONNECTIVITY=3'b111
	MASTER2_WRITE_CONNECTIVITY=3'b111
	MASTER3_WRITE_CONNECTIVITY=3'b111
	MASTER4_WRITE_CONNECTIVITY=3'b111
	MASTER5_WRITE_CONNECTIVITY=3'b111
	MASTER6_WRITE_CONNECTIVITY=3'b111
	MASTER7_WRITE_CONNECTIVITY=3'b111
	MASTER8_WRITE_CONNECTIVITY=3'b111
	MASTER9_WRITE_CONNECTIVITY=3'b111
	MASTER10_WRITE_CONNECTIVITY=3'b111
	MASTER11_WRITE_CONNECTIVITY=3'b111
	MASTER12_WRITE_CONNECTIVITY=3'b111
	MASTER13_WRITE_CONNECTIVITY=3'b111
	MASTER14_WRITE_CONNECTIVITY=3'b111
	MASTER15_WRITE_CONNECTIVITY=3'b111
	MASTER0_READ_CONNECTIVITY=3'b111
	MASTER1_READ_CONNECTIVITY=3'b111
	MASTER2_READ_CONNECTIVITY=3'b111
	MASTER3_READ_CONNECTIVITY=3'b111
	MASTER4_READ_CONNECTIVITY=3'b111
	MASTER5_READ_CONNECTIVITY=3'b111
	MASTER6_READ_CONNECTIVITY=3'b111
	MASTER7_READ_CONNECTIVITY=3'b111
	MASTER8_READ_CONNECTIVITY=3'b111
	MASTER9_READ_CONNECTIVITY=3'b111
	MASTER10_READ_CONNECTIVITY=3'b111
	MASTER11_READ_CONNECTIVITY=3'b111
	MASTER12_READ_CONNECTIVITY=3'b111
	MASTER13_READ_CONNECTIVITY=3'b111
	MASTER14_READ_CONNECTIVITY=3'b111
	MASTER15_READ_CONNECTIVITY=3'b111
	MASTER_WRITE_CONNECTIVITY=6'b111111
	MASTER_READ_CONNECTIVITY=6'b111111
	MASTER_DEF_BURST_LEN=16'b0000000000000000
	SLAVE_DWC_DATA_FIFO_DEPTH=42'b000000000100000000000001000000000000010000
	MASTER_DWC_DATA_FIFO_DEPTH=28'b0000000001000000000000010000
	S_CDC=3'b010
	M_CDC=2'b00
	MASTER_READ_INTERLEAVE=2'b00
	SLAVE_READ_INTERLEAVE=3'b000
	CROSSBAR_INTERLEAVE=1'b0
   Generated name = COREAXI4INTERCONNECT_Z94_layer1

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001000011
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_67s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_72s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001110
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_78s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000000000111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_7s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z95_layer1
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z95_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000100
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	MASTER_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000011
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000000111
	RCHAN_WIDTH=32'b00000000000000000000000001001000
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_MstrClockDomainCrossing_Z96_layer1
Running optimization stage 1 on caxi4interconnect_MstrClockDomainCrossing_Z96_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z97_layer1

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z97_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	DATA_FIFO_DEPTH=14'b00000000010000
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MstrDataWidthConv_Z98_layer1
Running optimization stage 1 on caxi4interconnect_MstrDataWidthConv_Z98_layer1 .......

	MASTER_TYPE=2'b00
	MASTER_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ID_WIDTH=32'b00000000000000000000000000000100
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_DATA_WIDTH=32'b00000000000000000000000001000000
	DEF_BURST_LEN=8'b00000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	AHB_BRESP_CNT_WIDTH=32'b00000000000000000000000000001000
	AHB_BRESP_CHECK_MODE=2'b00
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_MasterConvertor_Z99_layer1

	NUM_MASTERS=32'b00000000000000000000000000000100
	MASTER_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	MASTER_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s
Running optimization stage 1 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
Running optimization stage 1 on caxi4interconnect_MasterConvertor_Z99_layer1 .......

	AWCHAN=1'b1
	ARCHAN=1'b1
	RCHAN=1'b1
	WCHAN=1'b1
	BCHAN=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s

	CHAN_WIDTH=32'b00000000000000000000000001000100
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_68s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_68s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001001
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_73s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000001001111
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_79s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......

	CHAN_WIDTH=32'b00000000000000000000000000001000
	IDLE=2'b00
	NO_DAT=2'b01
	ONE_DAT=2'b11
	TWO_DAT=2'b10
   Generated name = caxi4interconnect_RegSliceFull_8s_0_1_3_2
Running optimization stage 1 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
Running optimization stage 1 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z100_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z100_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z101_layer1

	ZERO_SLAVE_ID=1'b1
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0

	FIFO_SIZE=32'b00000000000000000000000000010000
	NEARLY_FULL=32'b00000000000000000000000000001111
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	ADDRESS_WIDTH=32'b00000000000000000000000000000100
	fmax=32'b00000000000000000000000000010000
	fdiff=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s
Running optimization stage 1 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000010000
	DATA_WIDTH_IN=32'b00000000000000000000000000000101
	DATA_WIDTH_OUT=32'b00000000000000000000000000000101
	NEARLY_FULL_THRESH=32'b00000000000000000000000000001111
	NEARLY_EMPTY_THRESH=32'b00000000000000000000000000000000
	FIFO_SIZE=32'b00000000000000000000000000010000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000100
	NEARLY_EMPTY=32'b00000000000000000000000000000000
	NEARLY_FULL=32'b00000000000000000000000000001111
   Generated name = caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s

	MEM_DEPTH=32'b00000000000000000000000000010000
	ADDR_WIDTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000101
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s .......
Running optimization stage 1 on caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s .......
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0 .......
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z101_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z102_layer1
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z102_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000000
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z103_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z103_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b00
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z104_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z104_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z105_layer1
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z105_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b1
	SLAVE_TYPE=2'b00
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001010
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z106_layer1

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001000100
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s .......

	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_Bin2Gray_3s
Running optimization stage 1 on caxi4interconnect_Bin2Gray_3s .......

	bin_rstValue=32'b00000000000000000000000000000001
	gray_rstValue=32'b00000000000000000000000000000000
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......

	bin_rstValue=32'b00000000000000000000000000000010
	gray_rstValue=32'b00000000000000000000000000000001
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......

	bin_rstValue=32'b00000000000000000000000000000011
	gray_rstValue=32'b00000000000000000000000000000011
	n_bits=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s
Running optimization stage 1 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_wrCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_wrCtrl_3s .......

	ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_rdCtrl_3s
Running optimization stage 1 on caxi4interconnect_CDC_rdCtrl_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001000100
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_68s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_68s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001001001
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_73s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_73s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000000001000
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000000001000
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_8s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_8s_0s_3s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	ADDR_WIDTH=32'b00000000000000000000000000000011
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
   Generated name = caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s
Running optimization stage 1 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......

	MEM_DEPTH=32'b00000000000000000000000000001000
	DATA_WIDTH=32'b00000000000000000000000001001010
	MASTER_BCHAN=32'b00000000000000000000000000000000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000011
   Generated name = caxi4interconnect_CDC_FIFO_8s_74s_0s_3s
Running optimization stage 1 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z106_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000001
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b00
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b1
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z107_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z107_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_AWCHAN_RS=4'b1111
	SLAVE_ARCHAN_RS=4'b1111
	SLAVE_WCHAN_RS=4'b1111
	SLAVE_RCHAN_RS=4'b1111
	SLAVE_BCHAN_RS=4'b1111
	DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_SlvDataWidthConverter_Z108_layer1
Running optimization stage 1 on caxi4interconnect_SlvDataWidthConverter_Z108_layer1 .......

	NUM_SLAVES=32'b00000000000000000000000000000100
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvProtocolConverter_Z109_layer1

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001001
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_9s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001001
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_9s_1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_73s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001001001
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	AWLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
	WID_RAM_ADDR_WIDTH=32'b00000000000000000000000000000010
	WID_RAM_DEPTH=32'b00000000000000000000000000000100
	IdleAWrite=2'b00
	AWrite=2'b01
	WaitFifoEmpty=2'b10
	WGetData=1'b0
	Idle_WrResp=1'b0
	SendWrResp=1'b1
   Generated name = caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":331:22:331:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":360:20:360:31|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":388:16:388:23|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":657:19:657:29|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":798:17:798:25|Removing redundant assignment.
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":825:14:825:19|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001101
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_13s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000000001101
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_13s_1 .......

	HI_FREQ=1'b0
	NEAR_FULL=32'b00000000000000000000000000000010
	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001000111
	nearFullSpace=32'b00000000000000000000000000000001
   Generated name = caxi4interconnect_FifoDualPort_0_2s_4s_71s_1
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":222:8:222:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":223:8:223:12|System task $stop is not supported yet
@N: CG793 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":252:8:252:15|Ignoring system task $display
@N: CG512 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v":253:8:253:12|System task $stop is not supported yet

	FIFO_AWIDTH=32'b00000000000000000000000000000100
	FIFO_WIDTH=32'b00000000000000000000000001000111
	HI_FREQ=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s
Running optimization stage 1 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s .......
Running optimization stage 1 on caxi4interconnect_FifoDualPort_0_2s_4s_71s_1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
	ARLEN_BITS=32'b00000000000000000000000000000100
	MAX_BEATS=32'b00000000000000000000000000010000
   Generated name = caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1
@N: CG179 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":279:20:279:28|Removing redundant assignment.
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1 .......

	SLAVE_NUMBER=32'b00000000000000000000000000000010
	SLAVE_TYPE=2'b11
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	ID_WIDTH=32'b00000000000000000000000000000101
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	MAX_TRANS=32'b00000000000000000000000000000100
	READ_INTERLEAVE=1'b0
   Generated name = caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0
Running optimization stage 1 on caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0 .......
Running optimization stage 1 on caxi4interconnect_SlvProtocolConverter_Z109_layer1 .......

	ADDR_WIDTH=32'b00000000000000000000000000100000
	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000000000001
	CLOCK_DOMAIN_CROSSING=1'b0
	SLAVE_TYPE=2'b11
	READ_INTERLEAVE=1'b0
	ADDR_CHAN_WIDTH=32'b00000000000000000000000001000100
	WCHAN_WIDTH=32'b00000000000000000000000001001111
	BCHAN_WIDTH=32'b00000000000000000000000000001000
	RCHAN_WIDTH=32'b00000000000000000000000001001001
	MEM_DEPTH=32'b00000000000000000000000000001000
   Generated name = caxi4interconnect_SlvClockDomainCrossing_Z112_layer1
Running optimization stage 1 on caxi4interconnect_SlvClockDomainCrossing_Z112_layer1 .......

	ID_WIDTH=32'b00000000000000000000000000000101
	SLAVE_NUMBER=32'b00000000000000000000000000000010
	AWCHAN_RS=1'b1
	ARCHAN_RS=1'b1
	RCHAN_RS=1'b1
	WCHAN_RS=1'b1
	BCHAN_RS=1'b1
	OPEN_TRANS_MAX=32'b00000000000000000000000000000010
	ADDR_WIDTH=32'b00000000000000000000000000100000
	DATA_WIDTH=32'b00000000000000000000000001000000
	SLAVE_DATA_WIDTH=32'b00000000000000000000000001000000
	SUPPORT_USER_SIGNALS=32'b00000000000000000000000000000000
	USER_WIDTH=32'b00000000000000000000000000000001
	SLAVE_TYPE=2'b11
	READ_ZERO_SLAVE_ID=1'b1
	WRITE_ZERO_SLAVE_ID=1'b1
	SLV_AXI4PRT_ADDRDEPTH=32'b00000000000000000000000000000100
	SLV_AXI4PRT_DATADEPTH=32'b00000000000000000000000000000100
	DWC_DATA_FIFO_DEPTH=14'b00000000010000
	DWC_ADDR_FIFO_DEPTH_CEILING=32'b00000000000000000000000000001010
	CLOCK_DOMAIN_CROSSING=1'b0
	READ_INTERLEAVE=1'b0
	NUM_THREADS=32'b00000000000000000000000000000001
	MAX_TRANS=32'b00000000000000000000000000000100
   Generated name = caxi4interconnect_SlaveConvertor_Z113_layer1
Running optimization stage 1 on caxi4interconnect_SlaveConvertor_Z113_layer1 .......
Running optimization stage 1 on COREAXI4INTERCONNECT_Z94_layer1 .......
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":126:2:126:16|*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":140:2:140:16|*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":154:2:154:16|*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":168:2:168:16|*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":182:2:182:16|*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":196:2:196:16|*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":210:2:210:16|*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":224:2:224:16|*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":238:2:238:17|*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":252:2:252:17|*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":266:2:266:17|*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":280:2:280:17|*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":294:2:294:17|*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":308:2:308:17|*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":334:2:334:15|*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":342:2:342:15|*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":350:2:350:15|*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":358:2:358:15|*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":366:2:366:15|*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":374:2:374:15|*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":382:2:382:15|*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":390:2:390:15|*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":398:2:398:16|*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":406:2:406:16|*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":414:2:414:16|*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":422:2:422:16|*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":430:2:430:16|*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":438:2:438:16|*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":453:2:453:12|*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":454:2:454:14|*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":455:2:455:14|*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":456:2:456:15|*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":459:2:459:12|*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":460:2:460:14|*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":461:2:461:14|*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":462:2:462:15|*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":465:2:465:12|*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":466:2:466:14|*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":467:2:467:14|*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":468:2:468:15|*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":471:2:471:12|*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":472:2:472:14|*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":473:2:473:14|*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":474:2:474:15|*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":477:2:477:12|*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":478:2:478:14|*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":479:2:479:14|*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":480:2:480:15|*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":483:2:483:12|*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":484:2:484:14|*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":485:2:485:14|*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":486:2:486:15|*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":489:2:489:12|*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":490:2:490:14|*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":491:2:491:14|*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":492:2:492:15|*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":495:2:495:12|*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":496:2:496:14|*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":497:2:497:14|*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":498:2:498:15|*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":501:2:501:13|*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":502:2:502:15|*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":503:2:503:15|*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":504:2:504:16|*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":507:2:507:13|*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":508:2:508:15|*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":509:2:509:15|*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":510:2:510:16|*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":513:2:513:13|*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":514:2:514:15|*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":515:2:515:15|*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":516:2:516:16|*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":519:2:519:13|*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":520:2:520:15|*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":521:2:521:15|*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":522:2:522:16|*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":525:2:525:13|*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Running optimization stage 1 on AXI4_Interconnect .......
Running optimization stage 2 on AXI4_Interconnect .......
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z113_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z112_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtocolConv_2s_3_32s_64s_1s_5s_4s_4s_4s_0 .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":341:1:341:6|Trying to extract state machine for register currStateARd.
Extracted state machine for register currStateARd
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":62:30:62:40|Input SLAVE_RLAST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":78:30:78:46|Input int_slaveARREGION is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":79:30:79:43|Input int_slaveARQOS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v":80:30:80:44|Input int_slaveARUSER is unused.
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_71s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_71s_1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_13s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_13s_1 .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":429:1:429:6|Trying to extract state machine for register currStateAWr.
Extracted state machine for register currStateAWr
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":72:28:72:36|Input SLAVE_BID is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":89:30:89:46|Input int_slaveAWREGION is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":90:30:90:43|Input int_slaveAWQOS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":91:31:91:45|Input int_slaveAWUSER is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":96:30:96:41|Input int_slaveWID is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v":100:30:100:43|Input int_slaveWUSER is unused.
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_73s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_73s_1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_4s_9s_0s_16s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_0_2s_4s_9s_1 .......
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z109_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":132:30:132:40|Input SLAVE_RUSER is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":163:31:163:41|Input SLAVE_BUSER is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z108_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z107_layer1 .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_74s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_74s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_8s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_8s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_73s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_73s_0s .......
Running optimization stage 2 on caxi4interconnect_CDC_FIFO_8s_68s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_rdCtrl_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_wrCtrl_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_3s_3s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_2s_1s_3s .......
Running optimization stage 2 on caxi4interconnect_CDC_grayCodeCounter_1s_0s_3s .......
Running optimization stage 2 on caxi4interconnect_Bin2Gray_3s .......
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_8s_3s_68s_0s .......
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z106_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":138:36:138:44|Input SLAVE_WID is unused.
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z105_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z104_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_SlaveConvertor_Z103_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v":63:30:63:36|Input ARESETN is unused.
Running optimization stage 2 on caxi4interconnect_SlvClockDomainCrossing_Z102_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":35:26:35:32|Input SLV_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Running optimization stage 2 on caxi4interconnect_RAM_BLOCK_16s_4s_5s_0s .......
Running optimization stage 2 on caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s .......
Running optimization stage 2 on caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s .......
Running optimization stage 2 on caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_4s_0 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvAXI4ID.v":42:30:42:37|Input SLAVE_ID is unused.
Running optimization stage 2 on caxi4interconnect_SlvProtocolConverter_Z101_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvProtocolConverter.v":95:33:95:44|Input int_slaveWID is unused.
Running optimization stage 2 on caxi4interconnect_SlvDataWidthConverter_Z100_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":53:26:53:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\SlvDataWidthConverter.v":54:25:54:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_RegSliceFull_8s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_79s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_73s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_68s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s .......
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z99_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":180:17:180:29|Input MASTER_HTRANS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":181:35:181:47|Input MASTER_HWDATA is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":183:12:183:24|Input MASTER_HWRITE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":186:12:186:22|Input MASTER_HSEL is unused.
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z98_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":44:26:44:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":45:25:45:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":43:38:43:41|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":44:37:44:44|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrProtocolConverter.v":142:31:142:40|Input MASTER_WID is unused.
Running optimization stage 2 on caxi4interconnect_MasterConvertor_Z97_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":57:25:57:31|Input ARESETN is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":174:18:174:29|Input MASTER_HADDR is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":175:17:175:29|Input MASTER_HBURST is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":176:12:176:27|Input MASTER_HMASTLOCK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":177:17:177:28|Input MASTER_HPROT is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":178:17:178:28|Input MASTER_HSIZE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":179:12:179:25|Input MASTER_HNONSEC is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":180:17:180:29|Input MASTER_HTRANS is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":181:35:181:47|Input MASTER_HWDATA is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":183:12:183:24|Input MASTER_HWRITE is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v":186:12:186:22|Input MASTER_HSEL is unused.
Running optimization stage 2 on caxi4interconnect_MstrClockDomainCrossing_Z96_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":35:26:35:32|Input MST_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":36:33:36:40|Input XBAR_CLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":37:25:37:32|Input sysReset is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrClockDomainCrossing.v":38:25:38:38|Input ACLK_syncReset is unused.
Running optimization stage 2 on caxi4interconnect_MstrDataWidthConv_Z95_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":44:26:44:29|Input ACLK is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\MstrDataWidthConv.v":45:25:45:32|Input sysReset is unused.
Running optimization stage 2 on caxi4interconnect_RegSliceFull_7s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_78s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_72s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegSliceFull_67s_0_1_3_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4Convertors\RegSliceFull.v":185:1:185:6|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s .......
Running optimization stage 2 on COREAXI4INTERCONNECT_Z94_layer1 .......
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":33:2:33:7|Input M_CLK0 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":34:2:34:7|Input M_CLK1 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":35:2:35:7|Input M_CLK2 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":36:2:36:7|Input M_CLK3 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":37:2:37:7|Input M_CLK4 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":38:2:38:7|Input M_CLK5 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":39:2:39:7|Input M_CLK6 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":40:2:40:7|Input M_CLK7 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":41:2:41:7|Input M_CLK8 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":42:2:42:7|Input M_CLK9 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":43:2:43:8|Input M_CLK10 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":44:2:44:8|Input M_CLK11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":45:2:45:8|Input M_CLK12 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":46:2:46:8|Input M_CLK13 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":47:2:47:8|Input M_CLK14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":48:2:48:8|Input M_CLK15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":50:2:50:7|Input S_CLK0 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":52:2:52:7|Input S_CLK2 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":53:2:53:7|Input S_CLK3 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":54:2:54:7|Input S_CLK4 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":55:2:55:7|Input S_CLK5 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":56:2:56:7|Input S_CLK6 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":57:2:57:7|Input S_CLK7 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":60:2:60:7|Input S_CLK8 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":61:2:61:7|Input S_CLK9 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":62:2:62:8|Input S_CLK10 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":63:2:63:8|Input S_CLK11 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":64:2:64:8|Input S_CLK12 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":65:2:65:8|Input S_CLK13 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":66:2:66:8|Input S_CLK14 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":67:2:67:8|Input S_CLK15 is unused.
@N: CL159 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\CoreAxi4Interconnect.v":68:2:68:8|Input S_CLK16 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on caxi4interconnect_DERR_Slave_Z93_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\DERR_Slave.v":233:0:233:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Running optimization stage 2 on caxi4interconnect_revision .......
Running optimization stage 2 on caxi4interconnect_RespController_Z92_layer1 .......
Running optimization stage 2 on caxi4interconnect_SlaveDataMuxController_Z91_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_4s_2s_0s_0 .......
Running optimization stage 2 on caxi4interconnect_WriteDataMux_Z90_layer1 .......
Running optimization stage 2 on caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_2s_1s_4s .......
Running optimization stage 2 on caxi4interconnect_FifoDualPort_1s_2_2s_1s_2 .......
Running optimization stage 2 on caxi4interconnect_WDataController_Z89_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\WDataController.v":75:53:75:59|Input port bits 3 to 0 of srcPort[4:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_AddressController_Z88_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 4 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z87_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_4s_2s_1s_0 .......
Running optimization stage 2 on caxi4interconnect_RequestQual_4s_1s_4s_1s_5s .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":32:57:32:66|Input port bits 3 to 1 of MASTER_NUM[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 18 to 15 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 13 to 10 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 8 to 5 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\RequestQual.v":33:64:33:71|Input port bits 3 to 0 of SLAVE_ID[19:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_ReadDataController_Z86_layer1 .......
Running optimization stage 2 on caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s .......
Running optimization stage 2 on caxi4interconnect_RDataController_Z85_layer1 .......
Running optimization stage 2 on caxi4interconnect_RoundRobinArb_2s_1s_1s_0 .......
Running optimization stage 2 on caxi4interconnect_MasterControl_Z84_layer1 .......
Running optimization stage 2 on caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s .......
Running optimization stage 2 on caxi4interconnect_BitScan0_1s .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_2s_32s_32s_0s_0_1610612736_1627389951_7_83_layer1 .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_1s_32s_32s_0s_0_2147549184_2164260863_7_82_layer1 .......
Running optimization stage 2 on caxi4interconnect_MasterAddressDecoder_2s_3s_0s_32s_32s_0s_0_2147483648_2147549183_7_81_layer1 .......
Running optimization stage 2 on caxi4interconnect_DependenceChecker_Z80_layer1 .......
Running optimization stage 2 on caxi4interconnect_AddressController_Z79_layer1 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.7.100\rtl\vlog\core\Axi4CrossBar\AddressController.v":110:22:110:30|Input port bits 32 to 2 of stopTrans[32:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on caxi4interconnect_TargetMuxController_Z78_layer1 .......
Running optimization stage 2 on caxi4interconnect_Axi4CrossBar_Z77_layer1 .......
Running optimization stage 2 on caxi4interconnect_ResetSycnc .......
Running optimization stage 2 on CCC_0 .......
Running optimization stage 2 on CCC_0_CCC_0_0_PF_CCC .......
Running optimization stage 2 on CORAXITOAHBL_0 .......
Running optimization stage 2 on CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z76_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":445:0:445:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_4s_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z75_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":470:0:470:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":119:28:119:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAXITOAHBL_readByteCnt .......
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Running optimization stage 2 on COREAHBLITE_0 .......
Running optimization stage 2 on COREAHBLITE_0_COREAHBLITE_0_0_CoreAHBLite_Z74_layer1 .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\COREAHBLITE_0\COREAHBLITE_0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z73_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z72_layer1 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_64_0s_0_1_0 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 7 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 7 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z71_layer1 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREAHBTOAPB3_17s_0s .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on COREJTAGDebug_0 .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z70_layer1 .......
Running optimization stage 2 on DDR3_0 .......
Running optimization stage 2 on PF_DDR_CFG_INIT_Z69_layer1 .......
Running optimization stage 2 on DDR3_0_DLL_0_PF_CCC .......
Running optimization stage 2 on DLL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":224:15:224:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":225:15:225:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":226:15:226:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":227:15:227:30|Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":243:15:243:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":244:15:244:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":245:15:245:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":246:15:246:30|Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9276:43:9276:637|*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9281:43:9281:637|*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9286:43:9286:637|*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v":9291:43:9291:637|*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on OUTBUF_FEEDBACK_DIFF .......
Running optimization stage 2 on OUTBUF_FEEDBACK .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD .......
Running optimization stage 2 on BIBUF_DIFF_DQS .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD .......
Running optimization stage 2 on TRIBUFF_FEEDBACK .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC_0 .......
Running optimization stage 2 on LANECTRL .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD .......
Running optimization stage 2 on COREDDR_TIP_Z68_layer1 .......
Running optimization stage 2 on COREDDR_TIP_INT_Z67_layer1 .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":1438:0:1438:5|Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\CoreDDR_TIP_INT.v":1475:0:1475:5|Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.
Running optimization stage 2 on ddr_init_iterator .......
Running optimization stage 2 on FIFO_BLK_3s_2s .......
Running optimization stage 2 on ram_simple_dp_3s_64s_2s_2s .......
Running optimization stage 2 on LANE_ALIGNMENT_2s_2s_3s_7s .......
Running optimization stage 2 on LANE_CTRL_2s_1s .......
Running optimization stage 2 on TIP_CTRL_BLK_Z66_layer1 .......
Running optimization stage 2 on write_callibrator_Z65_layer1 .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":121:0:121:5|Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":465:0:465:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 14 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001111
   0010000
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\write_callibrator.v":37:42:37:49|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ddr4_vref .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
Running optimization stage 2 on PHY_SIG_MOD_2s_2s .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\PHY_SIG_MOD.v":227:0:227:5|Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DELAY_CTRL_8s_1s .......
Running optimization stage 2 on LEVELLING_2s_8_8_8_8_8_8_8_8_8 .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\LEVELLING.v":118:15:118:25|Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on TRN_COMPLETE_Z64_layer1 .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_COMPLETE.v":236:3:236:8|Trying to extract state machine for register visual_trn_compl_current.
Extracted state machine for register visual_trn_compl_current
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Running optimization stage 2 on IOG_IF_2s_18s_0_1 .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\IOG_IF.v":205:0:205:5|Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on APB_IOG_CTRL_SM .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":234:3:234:8|Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.
Extracted state machine for register visual_APB_IOG_CONTROLLER_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IOG_CTRL_SM.v":59:17:59:24|Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on VREF_TR_2s .......
Running optimization stage 2 on WRLVL_BOT .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":179:0:179:5|Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL_BOT.v":114:0:114:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 17 reachable states with original encodings of:
   0000000000000000000
   0000000000000000010
   0000000000000001000
   0000000000000010000
   0000000000000100000
   0000000000001000000
   0000000000010000000
   0000000000100000000
   0000000001000000000
   0000000010000000000
   0000000100000000000
   0000001000000000000
   0000010000000000000
   0000100000000000000
   0001000000000000000
   0010000000000000000
   1000000000000000000
Running optimization stage 2 on WRLVL_2s .......
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":54:15:54:22|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\WRLVL.v":61:34:61:48|Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RDLVL_2s_8_8_8_8_8_8_8_8_8 .......
Running optimization stage 2 on RDLVL_TRAIN .......
Running optimization stage 2 on dq_align_dqs_optimization .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1701:3:1701:8|Trying to extract state machine for register visual_Lane_Fifo_Protect_current.
Extracted state machine for register visual_Lane_Fifo_Protect_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Trying to extract state machine for register visual_rx_valid_current.
Extracted state machine for register visual_rx_valid_current
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Trying to extract state machine for register visual_dq_dqs_optimisation_current.
Extracted state machine for register visual_dq_dqs_optimisation_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":69:20:69:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on gate_training .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2374:3:2374:8|Trying to extract state machine for register visual_shim_logic_2_current.
Extracted state machine for register visual_shim_logic_2_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2243:3:2243:8|Trying to extract state machine for register visual_shim_logic_1_current.
Extracted state machine for register visual_shim_logic_1_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":2112:3:2112:8|Trying to extract state machine for register visual_shim_logic_0_current.
Extracted state machine for register visual_shim_logic_0_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Trying to extract state machine for register visual_gate_training_current.
Extracted state machine for register visual_gate_training_current
State machine has 29 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00110
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
   10010
   10011
   10100
   10101
   10110
   10111
   11000
   11001
   11010
   11011
   11100
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\gate_training.v":63:20:63:27|Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8 .......
Running optimization stage 2 on DLL_MON .......
Running optimization stage 2 on trn_bclksclk .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_bclksclk.v":316:0:316:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 16 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00100
   00101
   00111
   01000
   01001
   01010
   01011
   01100
   01101
   01110
   01111
   10000
Running optimization stage 2 on trn_dqsw .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_dqsw.v":229:0:229:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 23 reachable states with original encodings of:
   000000000
   000000001
   000000010
   000000011
   000000100
   000000101
   000000111
   000001000
   000001001
   000001010
   000001011
   000001100
   000001101
   000001110
   000001111
   000010000
   000010001
   000010010
   000010011
   000010100
   000010101
   000010110
   000010111
Running optimization stage 2 on TRN_CLK_2s_1s_0s_1s_2s_3s_4s .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":418:0:418:5|Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":328:0:328:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 3 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":244:32:244:47|Input port bit 1 of dqsw270_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 3 of dqsw_igear_rx[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\TRN_CLK.v":245:32:245:44|Input port bit 1 of dqsw_igear_rx[3:0] is unused

Running optimization stage 2 on flag_generator_1s .......
Running optimization stage 2 on data_transition_detector_1s .......
Running optimization stage 2 on noisy_data_detector_1s .......
Running optimization stage 2 on trn_cmd_addr .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":353:0:353:5|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 29 reachable states with original encodings of:
   00000000000000000000000000001
   00000000000000000000000000010
   00000000000000000000000000100
   00000000000000000000000001000
   00000000000000000000000010000
   00000000000000000000000100000
   00000000000000000000001000000
   00000000000000000000010000000
   00000000000000000000100000000
   00000000000000000001000000000
   00000000000000000010000000000
   00000000000000000100000000000
   00000000000000001000000000000
   00000000000000010000000000000
   00000000000000100000000000000
   00000000000001000000000000000
   00000000000010000000000000000
   00000000000100000000000000000
   00000000001000000000000000000
   00000000010000000000000000000
   00000000100000000000000000000
   00000001000000000000000000000
   00000010000000000000000000000
   00000100000000000000000000000
   00001000000000000000000000000
   00010000000000000000000000000
   00100000000000000000000000000
   01000000000000000000000000000
   10000000000000000000000000000
@W: CL246 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\trn_cmdaddr.v":49:28:49:35|Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on APB_IF .......
@W: CL260 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\COREDDR_TIP\2.0.100\rtl\vlog\core\APB_IF.v":206:3:206:8|Trying to extract state machine for register visual_Start_current.
Extracted state machine for register visual_Start_current
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on register_bank_0s_2s .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD .......
Running optimization stage 2 on DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD .......
Running optimization stage 2 on TRIBUFF .......
Running optimization stage 2 on DFN1 .......
Running optimization stage 2 on CLKINT_PRESERVE .......
Running optimization stage 2 on DDR3_0_DDRCTRL_0_CoreDDRMemCtrlr_Z63_layer1 .......
Running optimization stage 2 on C0_sdram_sys_top_Z62_layer1 .......
Running optimization stage 2 on C0_merge_read_valid_40s_32s_5s_0_1 .......
Running optimization stage 2 on C0_init_read_capture_128s_4s_1s .......
Running optimization stage 2 on C0_util_ram_1s_128s_32s_4s_0s_0s_2s .......
Running optimization stage 2 on C0_sdram_lb_Z61_layer1 .......
Running optimization stage 2 on C0_automatic_sr_pd_Z60_layer1 .......
Running optimization stage 2 on C0_init_pda_mrs_interface_Z59_layer1 .......
Running optimization stage 2 on C0_pending_rw_Z58_layer1 .......
Running optimization stage 2 on C0_controller_busy_Z57_layer1 .......
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on C0_sdram_addr_ctrl_parity_Z56_layer1 .......
Running optimization stage 2 on C0_dfi_timing_gen_Z55_layer1 .......
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_5s_23s .......
Running optimization stage 2 on C0_dfi_phyupd_ack_gen_Z54_layer1 .......
Running optimization stage 2 on C0_force_wrdata_en_Z53_layer1 .......
Running optimization stage 2 on C0_prog_pipe_delay_64s_1_1s_1s .......
Running optimization stage 2 on C0_prog_pipe_delay_160s_0_1s_1s .......
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_0s_0 .......
Running optimization stage 2 on C0_dfi_phase_shift_dynamic_4s_1s_0 .......
Running optimization stage 2 on C0_freq_ratio_data_Z52_layer1 .......
Running optimization stage 2 on C0_freq_ratio_cac_Z51_layer1 .......
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_1 .......
Running optimization stage 2 on C0_dfi_phase_shift_static_4s_0s_0 .......
Running optimization stage 2 on C0_fastinit_Z50_layer1 .......
Extracted state machine for register srx_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register lp4_zqcal_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Extracted state machine for register init_sm
State machine has 52 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
Extracted state machine for register mr_reload_sm
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Running optimization stage 2 on C0_read_cal_timer .......
Running optimization stage 2 on C0_util_sync_16s_0_0 .......
Running optimization stage 2 on C0_util_sync_bus_2s_0_0 .......
Running optimization stage 2 on C0_pipeline_timer_8s_4s_4095_1_0 .......
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_1s_1s .......
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_1s_1s .......
Running optimization stage 2 on C0_prog_pipe_delay_1s_1s_2s_2s .......
Running optimization stage 2 on C0_qm_Z49_layer1 .......
Running optimization stage 2 on C0_openrank_Z48_layer1 .......
Running optimization stage 2 on C0_wtr_tracking_Z47_layer1 .......
Running optimization stage 2 on C0_wtr_tracking_Z46_layer1 .......
Running optimization stage 2 on C0_rw_tracking_Z45_layer1 .......
Running optimization stage 2 on C0_nwl_rolling_timer_8s_15s_4s_32767s_32768s_7s .......
Running optimization stage 2 on C0_nwl_rolling_timer_4s_9s_3s_86s_512s_3s .......
Running optimization stage 2 on C0_openbank .......
Running optimization stage 2 on C0_fastsdram_Z44_layer1 .......
Extracted state machine for register hold_sm
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Extracted state machine for register ctrlupd_sm
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register qm_load_sel
State machine has 4 reachable states with original encodings of:
   0000000000000000
   0000000000000001
   0000000000000010
   0000000000000100
Running optimization stage 2 on C0_util_param_latency_48s_3s_1s_1s .......
Running optimization stage 2 on C0_util_param_latency_130s_3s_0s_1s .......
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_2s_2s .......
Running optimization stage 2 on C0_sr_clk_mgr_Z43_layer1 .......
Running optimization stage 2 on C0_wrcmd_data_delay_Z42_layer1 .......
Running optimization stage 2 on C0_wrcmd_data_delay_Z41_layer1 .......
Running optimization stage 2 on C0_wrcmd_data_delay_Z40_layer1 .......
Running optimization stage 2 on C0_prog_pipe_delay_34s_0_7s_13s .......
Running optimization stage 2 on C0_prog_pipe_delay_2s_0_7s_40s .......
Running optimization stage 2 on C0_prog_pipe_delay_1s_0_7s_40s .......
Running optimization stage 2 on C0_prog_pipe_delay_4s_0_7s_40s .......
Running optimization stage 2 on C0_preamble_phase_shift_Z39_layer1 .......
Running optimization stage 2 on C0_odt_gen_Z38_layer1 .......
Running optimization stage 2 on C0_nwl_rolling_timer_4s_7s_3s_86s_128s_3s .......
Running optimization stage 2 on C0_dlr_tracking .......
Running optimization stage 2 on C0_sbref_generator_4s_4s .......
Running optimization stage 2 on C0_util_sync_bus_16s_0_1024s .......
Running optimization stage 2 on C0_util_sync_toggle_pos_0s .......
Running optimization stage 2 on C0_dfi_rddata_align_Z37_layer1 .......
Running optimization stage 2 on C0_init_cal_interface .......
Running optimization stage 2 on C0_multiburst_qr_Z36_layer1 .......
Running optimization stage 2 on C0_rmw_Z35_layer1 .......
Extracted state machine for register shift_enable
State machine has 5 reachable states with original encodings of:
   000000
   000001
   000011
   000111
   001111
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on C0_util_param_latency_1s_0s_0_1s .......
Running optimization stage 2 on C0_util_param_latency_16s_2s_0_0s .......
Running optimization stage 2 on C0_util_param_latency_1s_3s_0_0s .......
Running optimization stage 2 on C0_util_param_latency_3s_2s_0_0s .......
Running optimization stage 2 on C0_util_param_latency_1s_2s_0_0s .......
Running optimization stage 2 on C0_util_fifo_reg_28s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 2 on C0_mpfe_req_tracking_Z34_layer1 .......
Running optimization stage 2 on C0_dbi_Z33_layer1 .......
Running optimization stage 2 on C0_read_dbi .......
Running optimization stage 2 on C0_ddr4_byte_bit_map_1s .......
Running optimization stage 2 on C0_ddr4_byte_bit_map_0s .......
Running optimization stage 2 on C0_write_crc_dbi_Z32_layer1 .......
Running optimization stage 2 on C0_write_dbi .......
Running optimization stage 2 on C0_mpfe_starve_timer .......
Running optimization stage 2 on C0_lb_fifo_13s_1s_37s_50s_1s_115s .......

Only the first 100 messages of id 'CL260' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL260' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL260} -count unlimited' in the Tcl shell.
Running optimization stage 2 on C0_mpfe_Z31_layer1 .......
Running optimization stage 2 on C0_util_fifo_Z30_layer1 .......
Running optimization stage 2 on C0_util_ram_5s_64s_32s_2s_0s_0s_32s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_64s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_fifo_core_Z29_layer1 .......
Running optimization stage 2 on C0_mpfe_req_tracking_Z28_layer1 .......
Running optimization stage 2 on C0_util_fifo_reg_64s_5s_32s_16s_0s_1s_0s_31s .......
Running optimization stage 2 on C0_mpfe_req_tracking_Z27_layer1 .......
Running optimization stage 2 on C0_mpfe_arbiter_1s_32s .......
Running optimization stage 2 on C0_util_fifo_Z26_layer1 .......
Running optimization stage 2 on C0_util_ram_9s_70s_32s_2s_0s_0s_512s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_70s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_fifo_core_Z25_layer1 .......
Running optimization stage 2 on C0_util_fifo_Z24_layer1 .......
Running optimization stage 2 on C0_util_ram_8s_77s_32s_2s_0s_0s_256s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_77s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_fifo_core_Z23_layer1 .......
Running optimization stage 2 on C0_util_fifo_Z22_layer1 .......
Running optimization stage 2 on C0_util_ram_9s_145s_32s_4s_0s_0s_512s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_145s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_gray_sync_bin_10s .......
Running optimization stage 2 on C0_util_gray_to_bin_10s .......
Running optimization stage 2 on C0_util_sync_10s_0_0 .......
Running optimization stage 2 on C0_util_bin_to_gray_10s .......
Running optimization stage 2 on C0_util_fifo_core_Z21_layer1 .......
Running optimization stage 2 on C0_util_fifo_Z20_layer1 .......
Running optimization stage 2 on C0_util_ram_10s_129s_32s_4s_0s_0s_1024s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_129s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_fifo_core_Z19_layer1 .......
Running optimization stage 2 on C0_util_fifo_Z18_layer1 .......
Running optimization stage 2 on C0_util_ram_10s_46s_32s_1s_0s_0s_1024s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_46s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_gray_sync_bin_11s .......
Running optimization stage 2 on C0_util_gray_to_bin_11s .......
Running optimization stage 2 on C0_util_sync_11s_0_0 .......
Running optimization stage 2 on C0_util_bin_to_gray_11s .......
Running optimization stage 2 on C0_util_fifo_core_Z17_layer1 .......
Running optimization stage 2 on C0_simple_buffer_2s_5s_32s .......
Running optimization stage 2 on C0_util_fifo_Z16_layer1 .......
Running optimization stage 2 on C0_util_ram_4s_6s_6s_1s_0s_0s_16s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_6s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_fifo_core_Z15_layer1 .......
Running optimization stage 2 on C0_axi_if_Z14_layer1 .......
Running optimization stage 2 on C0_addr_tran_1s_32s_10s_31s_22s .......
Running optimization stage 2 on C0_util_fifo_Z13_layer1 .......
Running optimization stage 2 on C0_util_ram_4s_95s_32s_2s_0s_0s_16s .......
Running optimization stage 2 on C0_util_lat1_to_lat0_95s .......
Extracted state machine for register rd_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Extracted state machine for register r_wr_addr
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on C0_util_gray_sync_bin_5s .......
Running optimization stage 2 on C0_util_gray_to_bin_5s .......
Running optimization stage 2 on C0_util_sync_5s_0_0 .......
Running optimization stage 2 on C0_util_bin_to_gray_5s .......
Running optimization stage 2 on C0_util_fifo_core_Z12_layer1 .......
Running optimization stage 2 on C0_util_handshake_sync_2s .......
Running optimization stage 2 on C0_util_pulse_extender .......
Running optimization stage 2 on C0_wrap_calc_Z11_layer1 .......
Running optimization stage 2 on C0_util_param_latency_32s_0s_0_1s .......
Running optimization stage 2 on C0_util_param_latency_2s_0s_0_1s .......
Running optimization stage 2 on C0_util_param_latency_4s_0s_0_1s .......
Running optimization stage 2 on C0_phy_top_Z10_layer1 .......

Only the first 100 messages of id 'CL246' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_compiler.srr -id CL246' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL246} -count unlimited' in the Tcl shell.
Running optimization stage 2 on C0_ddr4_nwl_phy_init_Z9_layer1 .......
Extracted state machine for register state
State machine has 79 reachable states with original encodings of:
   0000000
   0000001
   0000010
   0000011
   0000100
   0000101
   0000110
   0000111
   0001000
   0001001
   0001010
   0001011
   0001100
   0001101
   0001110
   0001111
   0010000
   0010001
   0010010
   0010011
   0010100
   0010101
   0010110
   0010111
   0011000
   0011001
   0011010
   0011011
   0011100
   0011101
   0011110
   0011111
   0100000
   0100001
   0100010
   0100011
   0100100
   0100101
   0100110
   0100111
   0101000
   0101001
   0101010
   0101011
   0101100
   0101101
   0101110
   0101111
   0110000
   0110001
   0110010
   0110011
   0110100
   0110101
   0110110
   0110111
   0111000
   0111001
   0111010
   0111011
   0111100
   0111101
   0111110
   0111111
   1000000
   1000001
   1000010
   1000011
   1000100
   1000101
   1000110
   1000111
   1001000
   1001001
   1001010
   1001011
   1001100
   1001101
   1001110
Running optimization stage 2 on C0_util_sync_one_shot_1s .......
Running optimization stage 2 on C0_util_sync_reset .......
Running optimization stage 2 on C0_util_sync_4s_0_0 .......
Running optimization stage 2 on C0_util_sync_flops_0 .......
Running optimization stage 2 on C0_util_sync_1s_0_0 .......
Running optimization stage 2 on DDR3_0_CCC_0_PF_CCC .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on HS_IO_CLK .......
Running optimization stage 2 on INIT_Monitor .......
Running optimization stage 2 on INIT_Monitor_INIT_Monitor_0_PF_INIT_MONITOR .......
Running optimization stage 2 on BANKCTRL_HSIO .......
Running optimization stage 2 on INIT .......
Running optimization stage 2 on LSRAM .......
Running optimization stage 2 on LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on CFG3 .......
Running optimization stage 2 on RAM1K20 .......
Running optimization stage 2 on OR4 .......
Running optimization stage 2 on OR2 .......
Running optimization stage 2 on LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z8_layer1 .......
Running optimization stage 2 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":746:3:746:8|Trying to extract state machine for register rd_curr_state.
Extracted state machine for register rd_curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   101
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":563:3:563:8|Trying to extract state machine for register sram_curr_state.
Extracted state machine for register sram_curr_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":450:3:450:8|Trying to extract state machine for register wr_curr_state.
Extracted state machine for register wr_curr_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\LSRAM\COREAXI4SRAM_0\rtl\vlog\core\CoreAXI4SRAM_MAINCTRL.v":361:3:361:8|Trying to extract state machine for register req_curr_state.
Extracted state machine for register req_curr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_8192s_1s_5s .......
Running optimization stage 2 on MiV_AXI .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_32768_0_1s_6s_4294967289s .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":103:16:103:35|Input port bit 6 of auto_out_b_bits_user[6:0] is unused

@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":121:16:121:35|Input port bit 6 of auto_out_r_bits_user[6:0] is unused

Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XING .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ALU .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IBUF .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_AMOALU .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLB .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ARBITER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL247 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\MiV_AXI\MiV_AXI_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
Running optimization stage 2 on PF_IO_C0 .......
Running optimization stage 2 on PF_IO_I2C_SDA_0 .......
Running optimization stage 2 on reset_syn_0 .......
Running optimization stage 2 on reset_syn_0_reset_syn_0_0_CORERESET_PF .......
Running optimization stage 2 on reset_syn_1 .......
Running optimization stage 2 on reset_syn_1_reset_syn_1_0_CORERESET_PF .......
Running optimization stage 2 on SPI_Controller .......
Running optimization stage 2 on CORESPI_Z6_layer1 .......
Running optimization stage 2 on spi_32s_8s_32s_16s_0_0_1_0s .......
Running optimization stage 2 on spi_chanctrl_Z5_layer1 .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
Running optimization stage 2 on spi_clockmux .......
Running optimization stage 2 on spi_fifo_8s_32s_5 .......
Running optimization stage 2 on spi_control_8s .......
Running optimization stage 2 on spi_rf_32s_16s_0 .......
Running optimization stage 2 on UART_apb .......
Running optimization stage 2 on UART_apb_UART_apb_0_CoreUARTapb_Z4_layer1 .......
@A: CL153 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART_apb_UART_apb_0_COREUART_0s_0s_0s_26s_0s_0s .......
Running optimization stage 2 on UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\work\UART_apb\UART_apb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
Running optimization stage 2 on UART_apb_UART_apb_0_Clock_gen_0s_0s .......
Running optimization stage 2 on PF_IN_C1 .......
Running optimization stage 2 on INBUF_DIFF .......
Running optimization stage 2 on PF_IO_Z3_layer1 .......
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":96:6:96:8|Inout PAD is unused
Running optimization stage 2 on PF_OUT_C2 .......
Running optimization stage 2 on OUTBUF_DIFF .......
Running optimization stage 2 on PF_IO_Z2_layer1 .......
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":96:6:96:8|Inout PAD is unused
Running optimization stage 2 on PF_IO_GPIO .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on PF_IO_Z1_layer1 .......
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":94:6:94:9|Inout PADP is unused
@W: CL158 :"C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\component\Actel\SgCore\PF_IO\1.0.104\core\vlog\PF_IO.v":95:6:95:9|Inout PADN is unused
Running optimization stage 2 on IOD .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:01m:23s; CPU Time elapsed 0h:01m:23s; Memory used current: 641MB peak: 743MB)


Process completed successfully.
# Tue Mar 24 13:25:41 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
File C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\layer0.srs changed - recompiling
File C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\layer1.srs changed - recompiling
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 275MB peak: 283MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue Mar 24 13:25:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:33s; Memory used current: 4MB peak: 6MB)

Process took 0h:01m:33s realtime, 0h:01m:33s cputime

Process completed successfully.
# Tue Mar 24 13:25:46 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
File C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\top_comp.srs changed - recompiling
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances: iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances: MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances: rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances: trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances: trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.

At syn_nfilter Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 394MB peak: 397MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Tue Mar 24 13:25:53 2020

###########################################################]
Premap Report

# Tue Mar 24 13:25:54 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\designer\top\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top_scck.rpt 
@W: MF499 |Found issues with constraints. Please check report file C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top_scck.rpt.
@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 444MB peak: 448MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 444MB peak: 448MB)

@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s.

Start loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 463MB peak: 463MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 463MB peak: 466MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|Found instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.empty with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|Found instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus._T_2153[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AXI_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_1.v":176:2:176:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AXI_REPEATER_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_3.v":176:2:176:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_10.v":210:2:210:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.MIV_RV32IMA_L1_AXI_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4292:2:4292:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":168:65:168:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":183:65:183:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":151:65:151:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":183:65:183:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":168:65:168:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":161:65:161:73|Removing user instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_11_0\ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v":368:8:368:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_12\ddr3_0_ddrphy_blk_iod_a_12_pf_iod.v":50:8:50:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_13\ddr3_0_ddrphy_blk_iod_a_13_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_14\ddr3_0_ddrphy_blk_iod_a_14_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_15\ddr3_0_ddrphy_blk_iod_a_15_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_ba\ddr3_0_ddrphy_blk_iod_ba_pf_iod.v":152:8:152:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_bclk_training\ddr3_0_ddrphy_blk_iod_bclk_training_pf_iod.v":38:8:38:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cas_n\ddr3_0_ddrphy_blk_iod_cas_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cke\ddr3_0_ddrphy_blk_iod_cke_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_cs_n\ddr3_0_ddrphy_blk_iod_cs_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_odt\ddr3_0_ddrphy_blk_iod_odt_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_ras_n\ddr3_0_ddrphy_blk_iod_ras_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_reset_n\ddr3_0_ddrphy_blk_iod_reset_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_we_n\ddr3_0_ddrphy_blk_iod_we_n_pf_iod.v":40:8:40:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dm\ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v":41:8:41:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dq\ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v":330:8:330:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dqs\ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v":64:8:64:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_read_training\ddr3_0_ddrphy_blk_lane_0_iod_read_training_pf_iod.v":54:8:54:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":41:8:41:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dq\ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v":330:8:330:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":64:8:64:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_read_training\ddr3_0_ddrphy_blk_lane_1_iod_read_training_pf_iod.v":54:8:54:15|Removing instance vcc_inst (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD(verilog)) of black box view:work.VCC(verilog) because it does not drive other instances.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3888:2:3888:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_16 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3837:2:3837:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_15 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3786:2:3786:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_14 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3735:2:3735:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_13 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3684:2:3684:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_12 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3633:2:3633:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_11 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3531:2:3531:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_9 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3480:2:3480:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_8 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3429:2:3429:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_7 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3327:2:3327:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_5 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3276:2:3276:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_4 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3225:2:3225:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_3 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3174:2:3174:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_2 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3582:2:3582:14|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_10 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3123:2:3123:13|Removing user instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_1 because it is equivalent to instance COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z101_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z102_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z108_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z109_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z112_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z104_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z105_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z106_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_1s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z98_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_64s_0_1s_4s.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z95_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\masterconvertor.v":23:7:23:39|syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z96_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrFif. Apply syn_hier to module using name v:caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[1\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[0\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[3\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\wdatacontroller.v":25:7:25:39|syn_hier attribute not currently supported on instances iWrConXB\.iWrConFif\[2\]\.wrDMux. Apply syn_hier to module using name v:caxi4interconnect_WriteDataMux_Z90_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_3.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_3.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[0\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z86_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\rdatacontroller.v":24:7:24:39|syn_hier attribute not currently supported on instances MD\.genblk1\[1\]\.rdcon. Apply syn_hier to module using name v:caxi4interconnect_ReadDataController_Z87_layer1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.reqQual. Apply syn_hier to module using name v:caxi4interconnect_RequestQual_4s_1s_4s_1s_5s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_4s_2s_1s_0_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\readdatacontroller.v":24:7:24:42|syn_hier attribute not currently supported on instances rdmx. Apply syn_hier to module using name v:caxi4interconnect_ReadDataMux_1s_4s_2s_4s_64s_0s_1s_15_5s_7s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[0\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances mstctrlBlk\[1\]\.mstctrl. Apply syn_hier to module using name v:caxi4interconnect_MasterControl_Z84_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances rrArb\.rrArb. Apply syn_hier to module using name v:caxi4interconnect_RoundRobinArb_2s_1s_1s_0_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\addresscontroller.v":24:7:24:41|syn_hier attribute not currently supported on instances trgmx. Apply syn_hier to module using name v:caxi4interconnect_TargetMuxController_Z78_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_1.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances depck. Apply syn_hier to module using name v:caxi4interconnect_DependenceChecker_Z80_layer1_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\mastercontrol.v":23:7:23:37|syn_hier attribute not currently supported on instances trnscon. Apply syn_hier to module using name v:caxi4interconnect_TransactionController_2s_5s_1s_1s_2s_2s_9s_1s_0.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2.
@W: BN108 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slaveconvertor.v":24:7:24:38|syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z100_layer1.

Only the first 100 messages of id 'BN108' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_premap.srr -id BN108' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN108} -count unlimited' in the Tcl shell.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_1(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2022:53:2022:66|Removing instance LevelGateway_1 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2030:53:2030:66|Removing instance LevelGateway_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2038:53:2038:66|Removing instance LevelGateway_3 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2046:53:2046:66|Removing instance LevelGateway_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2062:53:2062:66|Removing instance LevelGateway_6 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2070:53:2070:66|Removing instance LevelGateway_7 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2078:53:2078:66|Removing instance LevelGateway_8 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2086:53:2086:66|Removing instance LevelGateway_9 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2094:53:2094:67|Removing instance LevelGateway_10 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2102:53:2102:67|Removing instance LevelGateway_11 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2110:53:2110:67|Removing instance LevelGateway_12 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2118:53:2118:67|Removing instance LevelGateway_13 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2126:53:2126:67|Removing instance LevelGateway_14 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2134:53:2134:67|Removing instance LevelGateway_15 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2142:53:2142:67|Removing instance LevelGateway_16 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2150:53:2150:67|Removing instance LevelGateway_17 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2158:53:2158:67|Removing instance LevelGateway_18 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2166:53:2166:67|Removing instance LevelGateway_19 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2174:53:2174:67|Removing instance LevelGateway_20 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2182:53:2182:67|Removing instance LevelGateway_21 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2190:53:2190:67|Removing instance LevelGateway_22 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2198:53:2198:67|Removing instance LevelGateway_23 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2206:53:2206:67|Removing instance LevelGateway_24 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2214:53:2214:67|Removing instance LevelGateway_25 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2222:53:2222:67|Removing instance LevelGateway_26 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2230:53:2230:67|Removing instance LevelGateway_27 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2238:53:2238:67|Removing instance LevelGateway_28 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2246:53:2246:67|Removing instance LevelGateway_29 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2254:53:2254:67|Removing instance LevelGateway_30 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2262:53:2262:67|Removing instance LevelGateway_31 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":298:48:298:73|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_4 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_15(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v":270:48:270:73|Removing instance MIV_RV32IMA_L1_AXI_QUEUE_2 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_13(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":237:48:237:48|Removing instance c (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_56(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\tip_ctrl_blk.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z66_layer1(verilog)) of type view:work.DLL_MON(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\tip_ctrl_blk.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z66_layer1(verilog)) of type view:work.APB_IF(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0\ddr3_0.v":2730:0:2730:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) of type view:work.PF_DDR_CFG_INIT_Z69_layer1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z72_layer1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":647:4:647:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2879:2:2879:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2945:2:2945:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3011:2:3011:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":106:27:106:29|Removing instance rev (in view: work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog)) of type view:work.caxi4interconnect_revision(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTii1i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":399:0:399:1|Removing sequential instance CUARTl11i (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_1(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_clk.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) of type view:work.flag_generator_1s_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoUnderRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":321:0:321:5|Removing sequential instance fifoOneAvail (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoFull (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\fifodualport.v":171:0:171:5|Removing sequential instance fifoOverRunErr (in view: work.caxi4interconnect_FifoDualPort_1s_2_2s_1s_2_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3072:1:3072:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_64_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\flag_generator.v":71:20:71:31|Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.noisy_data_detector_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\flag_generator.v":72:25:72:41|Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) of type view:work.data_transition_detector_1s_4(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v":123:59:123:65|Removing instance tdoeReg (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":92:56:92:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_0(verilog) because it does not drive other instances.
syn_allowed_resources : blockrams=952,dsps=924  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 580MB peak: 590MB)



Clock Summary
******************

          Start                                                                           Requested     Requested     Clock                          Clock                   Clock
Level     Clock                                                                           Frequency     Period        Type                           Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       REF_CLK_0                                                                       50.0 MHz      20.000        declared                       default_clkgroup        1    
1 .         CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                               111.1 MHz     9.000         generated (from REF_CLK_0)     group_404_68            13663
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT1                                              166.7 MHz     6.000         generated (from REF_CLK_0)     group_404_69            15083
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT2                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        55   
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT3                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        2    
2 ..          DDR3_0_0/CCC_0/pll_inst_0/OUT0                                              666.7 MHz     1.500         generated (from REF_CLK_0)     default_clkgroup        0    
                                                                                                                                                                                  
0 -       System                                                                          100.0 MHz     10.000        system                         system_clkgroup         0    
                                                                                                                                                                                  
0 -       TCK                                                                             30.0 MHz      33.330        declared                       default_clkgroup        0    
                                                                                                                                                                                  
0 -       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                                  100.0 MHz     10.000        inferred                       Inferred_clkgroup_7     363  
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     10.000        inferred                       Inferred_clkgroup_6     26   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_3     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     10.000        inferred                       Inferred_clkgroup_0     10   
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_5     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     10.000        inferred                       Inferred_clkgroup_2     9    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_4     1    
                                                                                                                                                                                  
0 -       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     10.000        inferred                       Inferred_clkgroup_1     1    
==================================================================================================================================================================================



Clock Load Summary
***********************

                                                                                Clock     Source                                                                                     Clock Pin                                                                                                                                                                   Non-clock Pin     Non-clock Pin                                                            
Clock                                                                           Load      Pin                                                                                        Seq Example                                                                                                                                                                 Seq Example       Comb Example                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
REF_CLK_0                                                                       1         REF_CLK_0(port)                                                                            CCC_0_0.CCC_0_0.pll_inst_0.REF_CLK_0                                                                                                                                        -                 -                                                                        
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                                 13663     CCC_0_0.CCC_0_0.pll_inst_0.OUT0(PLL)                                                       AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.fifo_ctrl_inst.rdptr[3:0].C     -                 CCC_0_0.CCC_0_0.clkint_0.I(BUFG)                                         
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  15083     DDR3_0_0.CCC_0.pll_inst_0.OUT1(PLL)                                                        AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.rdPtr_s2[2:0].C                                                            -                 DDR3_0_0.CCC_0.clkint_4.I(BUFG)                                          
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  55        DDR3_0_0.CCC_0.pll_inst_0.OUT2(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.HS_IO_CLK[0]                                                                                                           -                 DDR3_0_0.CCC_0.hs_io_clk_11.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  2         DDR3_0_0.CCC_0.pll_inst_0.OUT3(PLL)                                                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.HS_IO_CLK[1]                                                                                                                   -                 DDR3_0_0.CCC_0.hs_io_clk_15.A(HS_IO_CLK)                                 
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  0         DDR3_0_0.CCC_0.pll_inst_0.OUT0(PLL)                                                        -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
System                                                                          0         -                                                                                          -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
TCK                                                                             0         TCK(port)                                                                                  -                                                                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                                  363       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UDRCK(UJTAG)     COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.pauselow.C                                                                                                    -                 COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.TGT_TCK_GLB.I(BUFG)
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     26        DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL.TX_DQS_270(LANECTRL)                  DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0.TX_DQS_270                                                                                                                           -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 10        DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS(LANECTRL)                              DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0.TX_DQS                                                                                                               -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           9         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RX_DQS_90[0](LANECTRL)                        DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.RX_DQS_90[0]                                                                                                                   -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
                                                                                                                                                                                                                                                                                                                                                                                                                                                            
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             1         DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.TX_DQS_270(LANECTRL)                          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0.TX_DQS_270                                                                                                                     -                 -                                                                        
============================================================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dq\ddr3_0_ddrphy_blk_lane_1_iod_dq_pf_iod.v":571:53:571:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dm\ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v":56:53:56:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dqs\ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v":76:53:76:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_0_iod_dq\ddr3_0_ddrphy_blk_lane_0_iod_dq_pf_iod.v":571:53:571:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] which controls 9 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQ.I_IOD_5. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\iod_a_11_0\ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v":676:53:676:59|Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Found inferred clock COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock which controls 363 sequential elements including MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 513MB peak: 590MB)

Encoding state machine fsmmod[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_0(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_0(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_1(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_1(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_2(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_2(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_3(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_3(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_4(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_4(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_5(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_5(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_6(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_6(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_7(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_7(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_8(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_8(cuartlol)); safe FSM implementation is not required.
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0_9(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0_9(cuartlol)); safe FSM implementation is not required.
Encoding state machine xmit_state[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine sram_curr_state[5:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine rd_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   101 -> 10000
Encoding state machine wr_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine req_curr_state[2:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z9_layer1(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z35_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine shift_enable[4:0] (in view: work.C0_rmw_Z35_layer1(verilog))
original code -> new code
   000000 -> 00001
   000001 -> 00010
   000011 -> 00100
   000111 -> 01000
   001111 -> 10000
Encoding state machine hold_sm[5:0] (in view: work.C0_fastsdram_Z44_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z44_layer1(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z44_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[3:0] (in view: work.C0_controller_busy_Z57_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
Encoding state machine current_state[22:0] (in view: work.trn_dqsw_1(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
Encoding state machine current_state[22:0] (in view: work.trn_dqsw_0(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_1(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT_0(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
Encoding state machine visual_APB_IOG_CONTROLLER_current[4:0] (in view: work.APB_IOG_CTRL_SM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z64_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z65_layer1(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z75_layer1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z76_layer1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_67s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_72s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_78s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_7s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_2(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_0(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_6(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_68s_0_1_3_4(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_73s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_79s_0_1_3_3(verilog)); safe FSM implementation is not required.
Encoding state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_8s_0_1_3_3(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 527MB peak: 590MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 535MB peak: 590MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:31s; Memory used current: 326MB peak: 590MB)

Process took 0h:00m:31s realtime, 0h:00m:31s cputime
# Tue Mar 24 13:26:26 2020

###########################################################]
Map & Optimize Report

# Tue Mar 24 13:26:26 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\new_Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: STC159L01

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN309 |One or more non-fatal issues found in constraints; Please run Constraint Check for analysis
@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 310MB peak: 311MB)

@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_2_2(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_2_2(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADO (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":91:7:91:11|Tristate driver PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADON (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":90:7:90:11|Tristate driver PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) on net PADOP (in view: work.PF_IO_Z1_layer1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\sgcore\pf_io\1.0.104\core\vlog\pf_io.v":92:7:92:10|Tristate driver PADO (in view: work.PF_IO_Z2_layer1(verilog)) on net PADO (in view: work.PF_IO_Z2_layer1(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_2(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_5s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_1(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_RegisterSlice_1_1_1_1_4s_32s_64s_0s_1s_0(verilog) (flattening)

Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z87_layer1(verilog) (flattening)
Dissolving instances under view:work.caxi4interconnect_ReadDataController_Z86_layer1(verilog) (flattening)
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|Removing sequential instance uart_fifo_0.remaining[4:0] (in view: work.LVDS_UART(rtl)) of type view:PrimLib.sdffpatr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance _T_650[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Removing sequential instance blockProbeAfterGrantCount[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffrs(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_29.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_27.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_26.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd":648:12:648:15|Found ROM iPSELS_raw_17[13:0] (in view: coreapb3_lib.CoreAPB3_32_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_16_6_19(coreapb3_arch)) with 16 words by 14 bits.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_282[25:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Removing sequential instance _T_278[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_CSRFILE(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_0.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_1.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_2.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_3.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_4.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_5.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_6.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_7.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_8.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.cnt[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.RD_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|User-specified initial value defined for instance LVDS_UART_TOP_0.LVDS_UART_9.uart_fifo_0.WR_PTR[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_0_0.reset_syn_0_0.dff_0 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":50:0:50:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_1 is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v":38:0:38:5|User-specified initial value defined for instance reset_syn_1_0.reset_syn_1_0.dff_0 is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 311MB peak: 369MB)

@N: FX403 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahblite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":237:0:237:5|Register bit COREAHBLITE_0_0.COREAHBLITE_0_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\coreddr_tip_int.v":1051:0:1051:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine fsmmod[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (in view: corei2c_lib.COREI2C_COREI2CREAL_0_0_0_0_3_0_0_30_0_0_0_0_0(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|RAM uart_fifo_0.fifo_array[7:0] (in view: work.LVDS_UART(rtl)) is 16 words by 8 bits.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\hdl\uart_fifo.vhd":85:2:85:3|RAM uart_fifo_0.fifo_array[7:0] (in view: work.LVDS_UART(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\clock_gen.vhd":197:0:197:1|Found counter in view:coreuartapb_lib.UART_apb_1_UART_apb_1_0_Clock_gen_work_top_rtl_0layer0(cuarti) instance CUARTol[12:0] 
Encoding state machine CUARTlol0[0:5] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_TX_async_work_top_rtl_0layer0(cuartlol))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0(cuartlol))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":243:0:243:1|There are no possible illegal states for state machine CUARTo01[0:3] (in view: coreuartapb_lib.UART_apb_1_UART_apb_1_0_RX_ASYNC_work_top_rtl_0layer0(cuartlol)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb_1\uart_apb_1_0\rtl\vhdl\core_obfuscated\rx_async.vhd":214:0:214:1|Removing instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[2] because it is equivalent to instance LVDS_UART_TOP_0.LVDS_UART_9.UART_apb_1_0.UART_apb_1_0.CUARTl1il.CUARTI0OL.CUARTIO1I[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.UART_apb_UART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\uart_apb\uart_apb_0\rtl\vlog\core\rx_async.v":261:0:261:5|Removing instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[2] because it is equivalent to instance UART_apb_0.UART_apb_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog) instance stxs_bitcnt[4:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z5_layer1(verilog) instance spi_clk_count[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":734:2:734:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog) instance MIV_RV32IMA_L1_AXI_TLTO_AXI4._T_298[4:0] 
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_id[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 3 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size[13:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 14 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_resp[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|RAM MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER.MIV_RV32IMA_L1_AXI_QUEUE.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 8 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|RAM MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[63:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_strb[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_last (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|RAM buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_addr[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is 2 words by 32 bits.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_1.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_2.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_3.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_5.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.MIV_RV32IMA_L1_AXI_QUEUE_6.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_7.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_18.v":122:2:122:7|Removing sequential instance yank.Queue_8.ram\[0\][6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[48] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[49] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[50] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[36] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing sequential instance debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[37] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Removing sequential instance MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[45] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[47] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[46] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Register bit MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len\[0\][4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size\[0\][2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Register bit converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user\[0\][6] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Register bit debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater_4.v":200:2:200:7|Register bit MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size.MIV_RV32IMA_L1_AXI_AXI4BUFFER.MIV_RV32IMA_L1_AXI_QUEUE.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram1_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[13] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[12] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[10] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Register bit buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size.buffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size_ram0_[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][6] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.MIV_RV32IMA_L1_AXI_TLTO_AXI4.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_user[0][5] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.converter.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_len[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_292[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":329:2:329:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog) instance SystemBusFromTiletile.SystemBus_TLFIFOFixer._T_320[9:0] 
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_param[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_4.ram_source[9:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 10 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_opcode[11:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 12 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_param[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.Queue_5.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_2.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is 2 words by 31 bits.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[1] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[2] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[3] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[4] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[5] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[6] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[7] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[8] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[9] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[10] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[11] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[12] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[13] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[14] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[15] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[16] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[17] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[18] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[19] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[20] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[21] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[22] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[23] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[24] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[25] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[26] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[27] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[28] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[29] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[30] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing sequential instance SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_data[31] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[2] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Register bit SystemBus_slave_TLWidthWidget.MIV_RV32IMA_L1_AXI_REPEATER.saved_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram1_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[5] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_source_ram0_[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM MIV_RV32IMA_L1_AXI_QUEUE.ram_size[1:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[12:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 13 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[8:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 9 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|RAM PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[30:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is 2 words by 31 bits.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram1_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_0.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error_ram0_[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram1_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[8] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Register bit PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source_ram0_[7] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":563:2:563:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT(verilog) instance time\$[63:0] 
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":84:2:84:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Register bit dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_2.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_3.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_4.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_5.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_6.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_7.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_8.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_9.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_10.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_11.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_12.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_13.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_14.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":72:3:72:8|Register bit DMCONTROL.reg_15.q (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source[15:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 16 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_source[10:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 11 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_size[3:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 4 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_error (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_data[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|RAM SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_address[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is 2 words by 32 bits.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram1_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Register bit SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.ram_source_ram0_[11] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine release_state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog) instance lrscCount[4:0] 
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_3[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_2[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram_1[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":91:2:91:7|RAM data.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT.ram[7:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":90:2:90:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT.ram[20:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s1_req_tag[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit pstore1_cmd[4] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1662:25:1662:44|Found 26 by 26 bit equality operator ('==') lrscAddrMatch (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1836:18:1836:46|Found 19 by 19 bit equality operator ('==') _T_486 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1671:19:1671:37|Found 11 by 11 bit equality operator ('==') _T_1527 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":1727:19:1727:37|Found 11 by 11 bit equality operator ('==') _T_1583 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE(verilog))
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":91:2:91:7|RAM MIV_RV32IMA_L1_AXI_TAG_ARRAY.MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT.ram[19:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_icache_icache.v":238:18:238:34|Found 19 by 19 bit equality operator ('==') _T_293 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE(verilog))
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_4_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_3_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_2_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_1_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[1] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Register bit elts_0_pc[0] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151_1[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|RAM _T_1151[31:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[30] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[29] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[28] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[27] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[26] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[25] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[24] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[23] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[22] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[21] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[20] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[19] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Register bit ex_cause[18] (in view view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":247:18:247:34|Found 32 by 32 bit equality operator ('==') _T_186 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":258:18:258:34|Found 32 by 32 bit equality operator ('==') _T_252 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":201:17:201:31|Found 32 by 32 bit equality operator ('==') _T_65 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v":211:18:211:33|Found 32 by 32 bit equality operator ('==') _T_131 (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_MUL_DIV(verilog) instance count[5:0] 
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_1(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|RAM ram_resp[5:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_30_0(verilog)) is 2 words by 6 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_1(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|RAM ram[6:0] (in view: work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_QUEUE_22_0(verilog)) is 2 words by 7 bits.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_136[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_tlerror_error.v":405:2:405:7|Found counter in view:work.MiV_AXI_MiV_AXI_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR(verilog) instance _T_191[9:0] 
Encoding state machine sram_curr_state[5:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine rd_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   101 -> 10000
Encoding state machine wr_curr_state[4:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine req_curr_state[2:0] (in view: work.LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z7_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":730:3:730:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.raddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.rd_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\lsram\coreaxi4sram_0\rtl\vlog\core\coreaxi4sram_mainctrl.v":687:3:687:8|Removing sequential instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.waddrchset_mc because it is equivalent to instance LSRAM_0.COREAXI4SRAM_0.U_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL.wr_curr_state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[78:0] (in view: work.C0_ddr4_nwl_phy_init_Z9_layer1(verilog))
original code -> new code
   0000000 -> 0000000
   0000001 -> 0000001
   0000010 -> 0000011
   0000011 -> 0000010
   0000100 -> 0000110
   0000101 -> 0000111
   0000110 -> 0000101
   0000111 -> 0000100
   0001000 -> 0001100
   0001001 -> 0001101
   0001010 -> 0001111
   0001011 -> 0001110
   0001100 -> 0001010
   0001101 -> 0001011
   0001110 -> 0001001
   0001111 -> 0001000
   0010000 -> 0011000
   0010001 -> 0011001
   0010010 -> 0011011
   0010011 -> 0011010
   0010100 -> 0011110
   0010101 -> 0011111
   0010110 -> 0011101
   0010111 -> 0011100
   0011000 -> 0010100
   0011001 -> 0010101
   0011010 -> 0010111
   0011011 -> 0010110
   0011100 -> 0010010
   0011101 -> 0010011
   0011110 -> 0010001
   0011111 -> 0010000
   0100000 -> 0110000
   0100001 -> 0110001
   0100010 -> 0110011
   0100011 -> 0110010
   0100100 -> 0110110
   0100101 -> 0110111
   0100110 -> 0110101
   0100111 -> 0110100
   0101000 -> 0111100
   0101001 -> 0111101
   0101010 -> 0111111
   0101011 -> 0111110
   0101100 -> 0111010
   0101101 -> 0111011
   0101110 -> 0111001
   0101111 -> 0111000
   0110000 -> 0101000
   0110001 -> 0101001
   0110010 -> 0101011
   0110011 -> 0101010
   0110100 -> 0101110
   0110101 -> 0101111
   0110110 -> 0101101
   0110111 -> 0101100
   0111000 -> 0100100
   0111001 -> 0100101
   0111010 -> 0100111
   0111011 -> 0100110
   0111100 -> 0100010
   0111101 -> 0100011
   0111110 -> 0100001
   0111111 -> 0100000
   1000000 -> 1100000
   1000001 -> 1100001
   1000010 -> 1100011
   1000011 -> 1100010
   1000100 -> 1100110
   1000101 -> 1100111
   1000110 -> 1100101
   1000111 -> 1100100
   1001000 -> 1101100
   1001001 -> 1101101
   1001010 -> 1101111
   1001011 -> 1101110
   1001100 -> 1101010
   1001101 -> 1101011
   1001110 -> 1101001
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_6s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_46s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_129s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_95s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_145s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_70s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_77s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine r_wr_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rd_addr[2:0] (in view: work.C0_util_lat1_to_lat0_64s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[3:0] (in view: work.C0_rmw_Z35_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine init_sm[51:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   0000000 -> 000000
   0000001 -> 000001
   0000010 -> 000011
   0000011 -> 000010
   0000100 -> 000110
   0000101 -> 000111
   0000110 -> 000101
   0000111 -> 000100
   0001000 -> 001100
   0001001 -> 001101
   0001010 -> 001111
   0001011 -> 001110
   0001100 -> 001010
   0001101 -> 001011
   0001110 -> 001001
   0001111 -> 001000
   0010000 -> 011000
   0010001 -> 011001
   0010010 -> 011011
   0010011 -> 011010
   0010100 -> 011110
   0011011 -> 011111
   0011100 -> 011101
   0011101 -> 011100
   0011110 -> 010100
   0011111 -> 010101
   0100000 -> 010111
   0100001 -> 010110
   0100010 -> 010010
   0100011 -> 010011
   0101001 -> 010001
   0101010 -> 010000
   0101011 -> 110000
   0101100 -> 110001
   0101101 -> 110011
   0101110 -> 110010
   0101111 -> 110110
   0110000 -> 110111
   0110001 -> 110101
   0110010 -> 110100
   0110011 -> 111100
   0110100 -> 111101
   0110101 -> 111111
   0110110 -> 111110
   0110111 -> 111010
   0111000 -> 111011
   0111001 -> 111001
   0111010 -> 111000
   0111011 -> 101000
   0111100 -> 101001
   0111101 -> 101011
   0111110 -> 101010
Encoding state machine srx_state[5:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine lp4_zqcal_state[6:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine mr_reload_sm[6:0] (in view: work.C0_fastinit_Z50_layer1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine qm_load_sel[3:0] (in view: work.C0_fastsdram_Z44_layer1(verilog))
original code -> new code
   0000000000000000 -> 00
   0000000000000001 -> 01
   0000000000000010 -> 10
   0000000000000100 -> 11
Encoding state machine ctrlupd_sm[2:0] (in view: work.C0_fastsdram_Z44_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine current_state[4:0] (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine current_state[15:0] (in view: work.trn_bclksclk(verilog))
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00100 -> 0000000000010000
   00101 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01001 -> 0000000100000000
   01010 -> 0000001000000000
   01011 -> 0000010000000000
   01100 -> 0000100000000000
   01101 -> 0001000000000000
   01110 -> 0010000000000000
   01111 -> 0100000000000000
   10000 -> 1000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
Encoding state machine current_state[28:0] (in view: work.trn_cmd_addr(verilog))
original code -> new code
   00000000000000000000000000001 -> 00000000000000000000000000001
   00000000000000000000000000010 -> 00000000000000000000000000010
   00000000000000000000000000100 -> 00000000000000000000000000100
   00000000000000000000000001000 -> 00000000000000000000000001000
   00000000000000000000000010000 -> 00000000000000000000000010000
   00000000000000000000000100000 -> 00000000000000000000000100000
   00000000000000000000001000000 -> 00000000000000000000001000000
   00000000000000000000010000000 -> 00000000000000000000010000000
   00000000000000000000100000000 -> 00000000000000000000100000000
   00000000000000000001000000000 -> 00000000000000000001000000000
   00000000000000000010000000000 -> 00000000000000000010000000000
   00000000000000000100000000000 -> 00000000000000000100000000000
   00000000000000001000000000000 -> 00000000000000001000000000000
   00000000000000010000000000000 -> 00000000000000010000000000000
   00000000000000100000000000000 -> 00000000000000100000000000000
   00000000000001000000000000000 -> 00000000000001000000000000000
   00000000000010000000000000000 -> 00000000000010000000000000000
   00000000000100000000000000000 -> 00000000000100000000000000000
   00000000001000000000000000000 -> 00000000001000000000000000000
   00000000010000000000000000000 -> 00000000010000000000000000000
   00000000100000000000000000000 -> 00000000100000000000000000000
   00000001000000000000000000000 -> 00000001000000000000000000000
   00000010000000000000000000000 -> 00000010000000000000000000000
   00000100000000000000000000000 -> 00000100000000000000000000000
   00001000000000000000000000000 -> 00001000000000000000000000000
   00010000000000000000000000000 -> 00010000000000000000000000000
   00100000000000000000000000000 -> 00100000000000000000000000000
   01000000000000000000000000000 -> 01000000000000000000000000000
   10000000000000000000000000000 -> 10000000000000000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_cmdaddr.v":696:0:696:5|RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine current_state[22:0] (in view: work.trn_dqsw(verilog))
original code -> new code
   000000000 -> 00000000000000000000001
   000000001 -> 00000000000000000000010
   000000010 -> 00000000000000000000100
   000000011 -> 00000000000000000001000
   000000100 -> 00000000000000000010000
   000000101 -> 00000000000000000100000
   000000111 -> 00000000000000001000000
   000001000 -> 00000000000000010000000
   000001001 -> 00000000000000100000000
   000001010 -> 00000000000001000000000
   000001011 -> 00000000000010000000000
   000001100 -> 00000000000100000000000
   000001101 -> 00000000001000000000000
   000001110 -> 00000000010000000000000
   000001111 -> 00000000100000000000000
   000010000 -> 00000001000000000000000
   000010001 -> 00000010000000000000000
   000010010 -> 00000100000000000000000
   000010011 -> 00001000000000000000000
   000010100 -> 00010000000000000000000
   000010101 -> 00100000000000000000000
   000010110 -> 01000000000000000000000
   000010111 -> 10000000000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
Encoding state machine visual_gate_training_current[28:0] (in view: work.gate_training(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_shim_logic_2_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_1_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine visual_shim_logic_0_current[2:0] (in view: work.gate_training(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance read_count[11:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] 
Encoding state machine visual_rx_valid_current[4:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine visual_dq_dqs_optimisation_current[28:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00000 -> 00000000000000000000000000001
   00001 -> 00000000000000000000000000010
   00010 -> 00000000000000000000000000100
   00011 -> 00000000000000000000000001000
   00100 -> 00000000000000000000000010000
   00101 -> 00000000000000000000000100000
   00110 -> 00000000000000000000001000000
   00111 -> 00000000000000000000010000000
   01000 -> 00000000000000000000100000000
   01001 -> 00000000000000000001000000000
   01010 -> 00000000000000000010000000000
   01011 -> 00000000000000000100000000000
   01100 -> 00000000000000001000000000000
   01101 -> 00000000000000010000000000000
   01110 -> 00000000000000100000000000000
   01111 -> 00000000000001000000000000000
   10000 -> 00000000000010000000000000000
   10001 -> 00000000000100000000000000000
   10010 -> 00000000001000000000000000000
   10011 -> 00000000010000000000000000000
   10100 -> 00000000100000000000000000000
   10101 -> 00000001000000000000000000000
   10110 -> 00000010000000000000000000000
   10111 -> 00000100000000000000000000000
   11000 -> 00001000000000000000000000000
   11001 -> 00010000000000000000000000000
   11010 -> 00100000000000000000000000000
   11011 -> 01000000000000000000000000000
   11100 -> 10000000000000000000000000000
Encoding state machine visual_Lane_Fifo_Protect_current[2:0] (in view: work.dq_align_dqs_optimization(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
Encoding state machine current_state[16:0] (in view: work.WRLVL_BOT(verilog))
original code -> new code
   0000000000000000000 -> 00000000000000001
   0000000000000000010 -> 00000000000000010
   0000000000000001000 -> 00000000000000100
   0000000000000010000 -> 00000000000001000
   0000000000000100000 -> 00000000000010000
   0000000000001000000 -> 00000000000100000
   0000000000010000000 -> 00000000001000000
   0000000000100000000 -> 00000000010000000
   0000000001000000000 -> 00000000100000000
   0000000010000000000 -> 00000001000000000
   0000000100000000000 -> 00000010000000000
   0000001000000000000 -> 00000100000000000
   0000010000000000000 -> 00001000000000000
   0000100000000000000 -> 00010000000000000
   0001000000000000000 -> 00100000000000000
   0010000000000000000 -> 01000000000000000
   1000000000000000000 -> 10000000000000000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
Encoding state machine visual_APB_IOG_CONTROLLER_current[4:0] (in view: work.APB_IOG_CTRL_SM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.APB_IOG_CTRL_SM(verilog) instance delay_cnt[7:0] 
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":390:3:390:8|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.load_out[0] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine visual_trn_compl_current[9:0] (in view: work.TRN_COMPLETE_Z64_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine current_state[6:0] (in view: work.ddr4_vref(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.
Encoding state machine current_state[13:0] (in view: work.write_callibrator_Z65_layer1(verilog))
original code -> new code
   0000000 -> 00000000000001
   0000001 -> 00000000000010
   0000010 -> 00000000000100
   0000011 -> 00000000001000
   0000100 -> 00000000010000
   0000101 -> 00000000100000
   0000110 -> 00000001000000
   0000111 -> 00000010000000
   0001000 -> 00000100000000
   0001001 -> 00001000000000
   0001010 -> 00010000000000
   0001011 -> 00100000000000
   0001111 -> 01000000000000
   0010000 -> 10000000000000
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_0 (in view: work.write_callibrator_Z65_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_1 (in view: work.write_callibrator_Z65_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_2 (in view: work.write_callibrator_Z65_layer1(verilog))
@N: MF179 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match26_3 (in view: work.write_callibrator_Z65_layer1(verilog))
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Removing sequential instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0_0.COREAHBTOAPB3_0_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z73_layer1_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":77:0:77:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL_LIB.CORAXITOAHBL_0_CORAXITOAHBL_0_0_COREAXITOAHBL_4s_0s_0s_0s_0s_0s_64s_2s_8s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AXISlaveCtrl_Z75_layer1(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
Encoding state machine currState[14:0] (in view: COREAXITOAHBL_LIB.COREAXITOAHBL_AHBMasterCtrl_Z76_layer1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[1\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
Encoding state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine AXI4_Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.currState[3:0] (in view: work.AXI4_Interconnect(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.holdDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[9] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk1.awrs.sDat[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.MstConvertor_loop[1].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.arcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\targetmuxcontroller.v":838:0:838:5|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveABURST[0] because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.awcon.trgmx.slaveAPROT[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[2\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[3\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[1\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ff_syncwr_syncrd.v":95:0:95:5|RAM iWrConXB\.iWrConFif\[0\]\.wrFif.genblk1\.DPFF.mem[0] (in view: work.caxi4interconnect_WDataController_Z89_layer1(verilog)) is 4 words by 1 bits.
Encoding state machine currState[7:0] (in view: work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_ARREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Removing sequential instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.DERR_AWREADY because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.axicb.cb.derr.currState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\derr_slave.v":233:0:233:5|Found counter in view:work.caxi4interconnect_DERR_Slave_Z93_layer1(verilog) instance rxCount[7:0] 
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z107_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[1].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_3_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[67:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_68s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_73s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_8s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z113_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[2].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine currStateAWr[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_Z110_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine currStateARd[1:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":512:1:512:6|Found counter in view:work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog) instance numCombRd[7:0] 
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v":96:0:96:5|RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_Z111_layer1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.
Encoding state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z103_layer1(verilog)); safe FSM implementation is not required.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.

Starting factoring (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 408MB peak: 434MB)

@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[8] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_1.ram_size_ram0_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[1] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_size[0] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_source. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[35] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[34] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":84:2:84:7|Removing instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[33] because it is equivalent to instance MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK.deq_bits_reg.sync_0[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreddr_tip\2.0.100\rtl\vlog\core\iog_if.v":205:0:205:5|Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synlog\top_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished factoring (Real Time elapsed 0h:00m:49s; CPU Time elapsed 0h:00m:49s; Memory used current: 531MB peak: 539MB)

@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxi4interconnect\2.7.100\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing instance AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(rtl)) of black box view:VIRTEX.RAMB80(PRIM) because it does not drive other instances.
@N: FF150 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\miv_axi\miv_axi_0\core\miv_rv32ima_l1_axi_mul_div.v":289:35:289:52|Multiplier MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:53s; Memory used current: 574MB peak: 670MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 574MB peak: 670MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 589MB peak: 670MB)


Starting Early Timing Optimization (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:21s; Memory used current: 603MB peak: 670MB)


Finished Early Timing Optimization (Real Time elapsed 0h:02m:23s; CPU Time elapsed 0h:02m:22s; Memory used current: 667MB peak: 670MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:02m:26s; CPU Time elapsed 0h:02m:25s; Memory used current: 653MB peak: 671MB)

@N: MO106 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":41:4:41:7|Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00_0[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.
@N: MO106 :"c:\users\public\documents\libero\solution - copy\libero_project\component\actel\directcore\coreaxitoahbl\3.4.100\rtl\vlog\core\coreaxitoahbl_readbytecnt.v":41:4:41:7|Found ROM CORAXITOAHBL_0_0.CORAXITOAHBL_0_0.U_AXISlaveCtrl.U_readByteCnt.validBytes_1_00[7:0] (in view: work.top(rtl)) with 64 words by 8 bits.

Finished preparing to map (Real Time elapsed 0h:02m:41s; CPU Time elapsed 0h:02m:41s; Memory used current: 659MB peak: 671MB)


Finished technology mapping (Real Time elapsed 0h:02m:55s; CPU Time elapsed 0h:02m:55s; Memory used current: 674MB peak: 712MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:02m:58s		   -32.25ns		37748 /     24838
   2		0h:03m:02s		   -32.25ns		33145 /     24838
   3		0h:03m:03s		   -31.77ns		33145 /     24838

   4		0h:03m:13s		   -31.77ns		33153 /     24838
   5		0h:03m:14s		   -31.77ns		33155 /     24838
   6		0h:03m:14s		   -31.77ns		33157 /     24838
   7		0h:03m:14s		   -31.77ns		33158 /     24838
   8		0h:03m:14s		   -31.77ns		33160 /     24838


   9		0h:03m:17s		   -31.77ns		33160 /     24838
  10		0h:03m:17s		   -31.77ns		33161 /     24838
  11		0h:03m:18s		   -31.77ns		33162 /     24838
  12		0h:03m:18s		   -31.77ns		33164 /     24838
  13		0h:03m:18s		   -31.77ns		33165 /     24838
@N: FP130 |Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_5814 
@N: FP130 |Promoting Net sdram_sys_top.s1_arst on CLKINT  I_2690 
@N: FP130 |Promoting Net AXI4_Interconnect_0.AXI4_Interconnect_0.sysReset_arst on CLKINT  I_5815 
@N: FP130 |Promoting Net un1_FABRIC_RESET_N_arst on CLKINT  I_5816 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_5817 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_5818 
@N: FP130 |Promoting Net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK on CLKINT  I_5819 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_5820 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_5821 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_RX_DQS_90[0] on CLKINT  I_5822 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_RX_DQS_90[0] on CLKINT  I_5823 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_5824 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:03m:40s; CPU Time elapsed 0h:03m:39s; Memory used current: 695MB peak: 722MB)


Finished restoring hierarchy (Real Time elapsed 0h:03m:48s; CPU Time elapsed 0h:03m:48s; Memory used current: 724MB peak: 733MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
12 gated/generated clock tree(s) driving 24941 clock pin(s) of sequential element(s)
0 instances converted, 24941 sequential instances remain driven by gated/generated clocks

====================================================================================== Non-Gated/Non-Generated Clocks =======================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type           Fanout     Sample Instance                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0013       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     UJTAG                        17         COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
@K:CKID0014       REF_CLK_0                                                                     clock definition on port     1          CCC_0_0.CCC_0_0.pll_inst_0                                           
=============================================================================================================================================================================================================
============================================================================================================================= Gated/Generated Clocks =============================================================================================================================
Clock Tree ID     Driving Element                                                               Drive Element Type     Fanout     Sample Instance                                            Explanation                                                                          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       DDR3_0_0.CCC_0.hs_io_clk_11                                                   HS_IO_CLK              55         DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL       No gated clock conversion method for cell cell:work.LANECTRL                         
@K:CKID0002       DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL                          LANECTRL               26         DDR3_0_0.DDRPHY_BLK_0.IOD_WE_N.I_IOD_0                     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0003       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0004       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               10         DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_READ_TRAINING.I_IOD_0     No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0005       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0006       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               9          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0007       DDR3_0_0.CCC_0.hs_io_clk_15                                                   HS_IO_CLK              2          DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL               No gated clock conversion method for cell cell:work.LANECTRL                         
@K:CKID0008       DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL                                  LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0009       DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL                                  LANECTRL               1          DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0               No gated clock conversion method for cell cell:work.IOD                              
@K:CKID0010       CCC_0_0.CCC_0_0.pll_inst_0                                                    PLL                    14859      G_3074                                                     Multiple clocks on generating sequential element from nets REF_CLK_0_c, GND          
@K:CKID0011       DDR3_0_0.CCC_0.pll_inst_0                                                     PLL                    9648       DDR3_0_0.DDRCTRL_0.sdram_sys_top.dfi_rddata_w0_i[9]        Multiple clocks on generating sequential element from nets CCC_0_0_OUT0_FABCLK_0, GND
@K:CKID0012       COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK     CFG4                   311        MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dmiReqReg_data[0]       Clock conversion disabled                                                            
==================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:03m:54s; CPU Time elapsed 0h:03m:53s; Memory used current: 463MB peak: 737MB)

Writing Analyst data base C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:04m:02s; CPU Time elapsed 0h:04m:01s; Memory used current: 579MB peak: 737MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing Verilog Simulation files (Real Time elapsed 0h:04m:14s; CPU Time elapsed 0h:04m:13s; Memory used current: 573MB peak: 737MB)


Start final timing analysis (Real Time elapsed 0h:04m:17s; CPU Time elapsed 0h:04m:16s; Memory used current: 570MB peak: 737MB)

@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10570:21:10570:31|Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\ddr3_0_ddrphy_blk.v":10561:16:10561:22|Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dqs\ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v":61:19:61:36|Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\ddr3_0_ddrphy_blk\lane_1_iod_dm\ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v":43:21:43:40|Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":50:12:50:25|Blackbox BANKCTRL_HSIO is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\public\documents\libero\solution - copy\libero_project\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v":40:53:40:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock TCK with period 33.33ns 
@N: MT615 |Found clock CCC_0_0/CCC_0_0/pll_inst_0/OUT0 with period 9.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns 
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.RX_DQS_90_0[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.RX_DQS_90[0].
@W: MT420 |Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.
@W: MT420 |Found inferred clock COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDebug_0_0.COREJTAGDebug_0_0.iUDRCK_0.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Mar 24 13:30:44 2020
#


Top view:               top
Requested Frequency:    30.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Public\Documents\Libero\Solution - Copy\Libero_Project\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -31.922

                                                                                Requested     Estimated     Requested     Estimated                 Clock                          Clock              
Starting Clock                                                                  Frequency     Frequency     Period        Period        Slack       Type                           Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                                 111.1 MHz     85.0 MHz      9.000         11.759        -2.759      generated (from REF_CLK_0)     group_404_68       
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                                  100.0 MHz     13.5 MHz      10.000        73.844        -31.922     inferred                       Inferred_clkgroup_7
DDR3_0_0/CCC_0/pll_inst_0/OUT0                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                                  166.7 MHz     137.6 MHz     6.000         7.269         -1.269      generated (from REF_CLK_0)     group_404_69       
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                                  666.7 MHz     274.8 MHz     1.500         3.639         -2.139      generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_0/CCC_0/pll_inst_0/OUT3                                                  666.7 MHz     NA            1.500         NA            NA          generated (from REF_CLK_0)     default_clkgroup   
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     100.0 MHz     291.6 MHz     10.000        3.429         6.571       inferred                       Inferred_clkgroup_6
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_5
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_4
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_3
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]           100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_2
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock             100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_1
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock                 100.0 MHz     NA            10.000        NA            NA          inferred                       Inferred_clkgroup_0
REF_CLK_0                                                                       50.0 MHz      NA            20.000        NA            NA          declared                       default_clkgroup   
TCK                                                                             30.0 MHz      NA            33.330        NA            NA          declared                       default_clkgroup   
System                                                                          100.0 MHz     26.6 MHz      10.000        37.633        -27.634     system                         system_clkgroup    
======================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                                              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                     Ending                                                                 |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  6.000       False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_0/CCC_0/pll_inst_0/OUT2                                         |  1.500       False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]  |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|RX_DQS_90_inferred_clock[0]  |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
System                                                                       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                         |  10.000      -27.634  |  No paths    -      |  10.000      7.633  |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  9.000       -2.759   |  No paths    -      |  No paths    -      |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                              COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               System                                                                 |  6.000       2.361    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT1                                         |  6.000       -1.269   |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT2                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT1                                               DDR3_0_0/CCC_0/pll_inst_0/OUT3                                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_0/CCC_0/pll_inst_0/OUT2                                               System                                                                 |  1.500       -2.139   |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock              System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock          System                                                                 |  10.000      False    |  No paths    -      |  No paths    -      |  No paths    -      
DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock  System                                                                 |  10.000      6.571    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                               System                                                                 |  10.000      8.723    |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                               CCC_0_0/CCC_0_0/pll_inst_0/OUT0                                        |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -      
COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                               COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock                         |  10.000      4.419    |  10.000      7.534  |  5.000       1.666  |  5.000       -31.922
==============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CCC_0_0/CCC_0_0/pll_inst_0/OUT0
====================================



Starting Points with Worst Slack
********************************

                                                                                              Starting                                                                 Arrival           
Instance                                                                                      Reference                           Type     Pin     Net                 Time        Slack 
                                                                                              Clock                                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]       0.122       -2.759
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]       0.122       -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[2]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]       0.122       -2.647
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[3]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]       0.171       -2.599
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE.value_1       CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       value_1             0.171       -1.793
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMA_L1_AXI_QUEUE_3.value_1     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       value_1             0.171       -1.658
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[12]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       s2_req_addr[12]     0.171       -1.598
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[9]                                     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[9]          0.171       -1.583
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[11]                                    CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[11]         0.171       -1.570
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_addr[7]                                     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     SLE      Q       _T_2852[7]          0.171       -1.528
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                            Starting                                                                                Required           
Instance                                                                                                                                    Reference                           Type        Pin            Net                      Time         Slack 
                                                                                                                                            Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0_2[4]      8.385        -2.759
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0_2[4]      8.385        -2.759
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0_2[4]      8.385        -2.759
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[7]      reg_RW0_addr_0_2[4]      8.385        -2.759
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     reg_RW0_addr_0_0[7]      8.385        -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     reg_RW0_addr_0_0[8]      8.385        -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[13]     reg_RW0_addr_0_0[10]     8.385        -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     reg_RW0_addr_0_0[7]      8.385        -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     reg_RW0_addr_0_0[8]      8.385        -2.728
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1     CCC_0_0/CCC_0_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[13]     reg_RW0_addr_0_0[10]     8.385        -2.728
=======================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      11.144
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.759

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0 / A_ADDR[7]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                        SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        D             In      -         0.875       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        Y             Out     0.282     1.157       -         
_T_580                                                                                                                                            Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        C             In      -         2.028       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        Y             Out     0.251     2.279       -         
s2_write                                                                                                                                          Net         -             -       0.730     -           11        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        C             In      -         3.009       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        Y             Out     0.251     3.260       -         
_GEN_256_0_sqmuxa                                                                                                                                 Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        B             In      -         3.953       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        Y             Out     0.170     4.122       -         
s2_valid_miss_i_1_0                                                                                                                               Net         -             -       0.349     -           3         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        C             In      -         4.471       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        Y             Out     0.251     4.721       -         
N_38                                                                                                                                              Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        D             In      -         5.414       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        Y             Out     0.282     5.697       -         
replay_wb_common_1_0                                                                                                                              Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        D             In      -         5.730       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        Y             Out     0.282     6.012       -         
replay_wb_common                                                                                                                                  Net         -             -       0.895     -           49        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        B             In      -         6.907       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        Y             Out     0.170     7.077       -         
core_io_imem_req_valid                                                                                                                            Net         -             -       0.857     -           38        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        C             In      -         7.934       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        Y             Out     0.251     8.184       -         
_T_171[6]                                                                                                                                         Net         -             -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        D             In      -         8.635       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        Y             Out     0.282     8.918       -         
_T_346[4]                                                                                                                                         Net         -             -       1.062     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        A             In      -         9.979       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        Y             Out     0.103     10.082      -         
reg_RW0_addr_0_2[4]                                                                                                                               Net         -             -       1.062     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0           RAM1K20     A_ADDR[7]     In      -         11.144      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.759 is 3.312(28.2%) logic and 8.448(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      11.144
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.759

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3 / A_ADDR[7]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                        SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        D             In      -         0.875       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        Y             Out     0.282     1.157       -         
_T_580                                                                                                                                            Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        C             In      -         2.028       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        Y             Out     0.251     2.279       -         
s2_write                                                                                                                                          Net         -             -       0.730     -           11        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        C             In      -         3.009       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        Y             Out     0.251     3.260       -         
_GEN_256_0_sqmuxa                                                                                                                                 Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        B             In      -         3.953       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        Y             Out     0.170     4.122       -         
s2_valid_miss_i_1_0                                                                                                                               Net         -             -       0.349     -           3         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        C             In      -         4.471       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        Y             Out     0.251     4.721       -         
N_38                                                                                                                                              Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        D             In      -         5.414       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        Y             Out     0.282     5.697       -         
replay_wb_common_1_0                                                                                                                              Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        D             In      -         5.730       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        Y             Out     0.282     6.012       -         
replay_wb_common                                                                                                                                  Net         -             -       0.895     -           49        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        B             In      -         6.907       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        Y             Out     0.170     7.077       -         
core_io_imem_req_valid                                                                                                                            Net         -             -       0.857     -           38        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        C             In      -         7.934       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        Y             Out     0.251     8.184       -         
_T_171[6]                                                                                                                                         Net         -             -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        D             In      -         8.635       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        Y             Out     0.282     8.918       -         
_T_346[4]                                                                                                                                         Net         -             -       1.062     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        A             In      -         9.979       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        Y             Out     0.103     10.082      -         
reg_RW0_addr_0_2[4]                                                                                                                               Net         -             -       1.062     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_3           RAM1K20     A_ADDR[7]     In      -         11.144      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.759 is 3.312(28.2%) logic and 8.448(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      11.144
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.759

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2 / A_ADDR[7]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                        SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        D             In      -         0.875       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        Y             Out     0.282     1.157       -         
_T_580                                                                                                                                            Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        C             In      -         2.028       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        Y             Out     0.251     2.279       -         
s2_write                                                                                                                                          Net         -             -       0.730     -           11        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        C             In      -         3.009       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        Y             Out     0.251     3.260       -         
_GEN_256_0_sqmuxa                                                                                                                                 Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        B             In      -         3.953       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        Y             Out     0.170     4.122       -         
s2_valid_miss_i_1_0                                                                                                                               Net         -             -       0.349     -           3         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        C             In      -         4.471       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        Y             Out     0.251     4.721       -         
N_38                                                                                                                                              Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        D             In      -         5.414       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        Y             Out     0.282     5.697       -         
replay_wb_common_1_0                                                                                                                              Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        D             In      -         5.730       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        Y             Out     0.282     6.012       -         
replay_wb_common                                                                                                                                  Net         -             -       0.895     -           49        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        B             In      -         6.907       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        Y             Out     0.170     7.077       -         
core_io_imem_req_valid                                                                                                                            Net         -             -       0.857     -           38        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        C             In      -         7.934       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        Y             Out     0.251     8.184       -         
_T_171[6]                                                                                                                                         Net         -             -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        D             In      -         8.635       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        Y             Out     0.282     8.918       -         
_T_346[4]                                                                                                                                         Net         -             -       1.062     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        A             In      -         9.979       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        Y             Out     0.103     10.082      -         
reg_RW0_addr_0_2[4]                                                                                                                               Net         -             -       1.062     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_2           RAM1K20     A_ADDR[7]     In      -         11.144      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.759 is 3.312(28.2%) logic and 8.448(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      11.144
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.759

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1 / A_ADDR[7]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[0]                                                                                        SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[0]                                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        D             In      -         0.875       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        Y             Out     0.282     1.157       -         
_T_580                                                                                                                                            Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        C             In      -         2.028       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        Y             Out     0.251     2.279       -         
s2_write                                                                                                                                          Net         -             -       0.730     -           11        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        C             In      -         3.009       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        Y             Out     0.251     3.260       -         
_GEN_256_0_sqmuxa                                                                                                                                 Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        B             In      -         3.953       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        Y             Out     0.170     4.122       -         
s2_valid_miss_i_1_0                                                                                                                               Net         -             -       0.349     -           3         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        C             In      -         4.471       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        Y             Out     0.251     4.721       -         
N_38                                                                                                                                              Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        D             In      -         5.414       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        Y             Out     0.282     5.697       -         
replay_wb_common_1_0                                                                                                                              Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        D             In      -         5.730       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        Y             Out     0.282     6.012       -         
replay_wb_common                                                                                                                                  Net         -             -       0.895     -           49        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        B             In      -         6.907       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        Y             Out     0.170     7.077       -         
core_io_imem_req_valid                                                                                                                            Net         -             -       0.857     -           38        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        C             In      -         7.934       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        Y             Out     0.251     8.184       -         
_T_171[6]                                                                                                                                         Net         -             -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        D             In      -         8.635       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        Y             Out     0.282     8.918       -         
_T_346[4]                                                                                                                                         Net         -             -       1.062     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        A             In      -         9.979       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        Y             Out     0.103     10.082      -         
reg_RW0_addr_0_2[4]                                                                                                                               Net         -             -       1.062     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_1           RAM1K20     A_ADDR[7]     In      -         11.144      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.759 is 3.312(28.2%) logic and 8.448(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.385

    - Propagation time:                      11.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.728

    Number of logic level(s):                11
    Starting point:                          MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1] / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0 / A_ADDR[7]
    The start point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CCC_0_0/CCC_0_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                                                Pin           Pin               Arrival     No. of    
Name                                                                                                                                              Type        Name          Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.s2_req_cmd_2[1]                                                                                        SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[1]                                                                                                                                     Net         -             -       0.753     -           13        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        C             In      -         0.875       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._T_580_0_a2                                                                                        CFG4        Y             Out     0.251     1.126       -         
_T_580                                                                                                                                            Net         -             -       0.871     -           42        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        C             In      -         1.997       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_write_0_0                                                                                       CFG4        Y             Out     0.251     2.248       -         
s2_write                                                                                                                                          Net         -             -       0.730     -           11        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        C             In      -         2.977       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb._GEN_256_0_sqmuxa                                                                                  CFG4        Y             Out     0.251     3.228       -         
_GEN_256_0_sqmuxa                                                                                                                                 Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        B             In      -         3.921       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.io_cpu_resp_bits_has_data_0_RNI5K171                                                               CFG4        Y             Out     0.170     4.091       -         
s2_valid_miss_i_1_0                                                                                                                               Net         -             -       0.349     -           3         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        C             In      -         4.439       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.dcache.tlb.s2_valid_miss_i                                                                                    CFG4        Y             Out     0.251     4.690       -         
N_38                                                                                                                                              Net         -             -       0.693     -           9         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        D             In      -         5.383       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1_0                                                                                     CFG4        Y             Out     0.282     5.665       -         
replay_wb_common_1_0                                                                                                                              Net         -             -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        D             In      -         5.698       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.replay_wb_common_1                                                                                       CFG4        Y             Out     0.282     5.981       -         
replay_wb_common                                                                                                                                  Net         -             -       0.895     -           49        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        B             In      -         6.876       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.core.take_pc_mem_RNI0A511                                                                                     CFG3        Y             Out     0.170     7.045       -         
core_io_imem_req_valid                                                                                                                            Net         -             -       0.857     -           38        
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        C             In      -         7.902       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend._T_171[6]                                                                                            CFG3        Y             Out     0.251     8.153       -         
_T_171[6]                                                                                                                                         Net         -             -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        D             In      -         8.604       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache._T_346[4]                                                                                     CFG4        Y             Out     0.282     8.886       -         
_T_346[4]                                                                                                                                         Net         -             -       1.062     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        A             In      -         9.948       -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.reg_RW0_addr_0[4]     CFG3        Y             Out     0.103     10.051      -         
reg_RW0_addr_0_2[4]                                                                                                                               Net         -             -       1.062     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0.MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT.ram_ram_0_0           RAM1K20     A_ADDR[7]     In      -         11.113      -         
====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 11.728 is 3.280(28.0%) logic and 8.448(72.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                             Starting                                                                                                           Arrival            
Instance                                                                                     Reference                                          Type     Pin     Net                                            Time        Slack  
                                                                                             Clock                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                         COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       tmsenb                                         0.122       -31.922
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       endofshift                                     0.122       -31.774
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.171       1.218  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.171       1.275  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.171       1.293  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.122       1.366  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[0]     0.122       1.514  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[3]                       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       state[3]                                       0.171       1.666  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[4]                       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       state[4]                                       0.122       1.756  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[0]                       COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      Q       state[0]                                       0.122       1.862  
===================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                Starting                                                                                    Required            
Instance                                                                                                        Reference                                          Type     Pin     Net                     Time         Slack  
                                                                                                                Clock                                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      D       N_15414_i               5.000        -31.922
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      D       nextState_1_1_iv[2]     5.000        -31.922
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      D       N_15415_i               5.000        -31.784
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      D       N_15416_i               5.000        -31.783
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.ready_reg.reg_0.q          COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      D       ready                   5.000        1.218  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_ackhavereset         COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.909        1.468  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[0]           COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.909        1.468  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[1]           COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.909        1.468  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[2]           COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.909        1.468  
MiV_AXI_0.MiV_AXI_0.ChiselTop0.debug_1.dmOuter.MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE.mem_0_hartsel[3]           COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock     SLE      EN      _T_26                   4.909        1.468  
================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -31.922

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                  SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                                Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                           Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                           Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     D        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     Y        Out     0.308     36.889      -         
nextState_1_1_iv[2]                                                                                                   Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         36.922      -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.922 is 4.173(11.3%) logic and 32.749(88.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -31.922

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     D        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4     Y        Out     0.308     36.889      -         
N_15414_i                                                                                                           Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE      D        In      -         36.922      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.922 is 4.173(11.3%) logic and 32.749(88.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.784

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     B        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4     Y        Out     0.170     36.751      -         
N_15415_i                                                                                                           Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE      D        In      -         36.784      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.784 is 4.035(11.0%) logic and 32.749(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.783
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.783

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.tmsenb                                                SLE      Q        Out     0.122     0.122       -         
tmsenb                                                                                                              Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     C        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3     Y        Out     0.251     0.406       -         
dut_tms_int                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     A        In      -         1.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD     Y        Out     0.103     1.457       -         
delay_sel[1]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     A        In      -         2.405       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD     Y        Out     0.103     2.507       -         
delay_sel[2]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     A        In      -         3.455       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD     Y        Out     0.103     3.558       -         
delay_sel[3]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     A        In      -         4.506       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD     Y        Out     0.103     4.609       -         
delay_sel[4]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     A        In      -         5.557       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD     Y        Out     0.103     5.659       -         
delay_sel[5]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     A        In      -         6.607       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD     Y        Out     0.103     6.710       -         
delay_sel[6]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     A        In      -         7.658       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD     Y        Out     0.103     7.761       -         
delay_sel[7]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     A        In      -         8.709       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD     Y        Out     0.103     8.812       -         
delay_sel[8]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     A        In      -         9.759       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD     Y        Out     0.103     9.862       -         
delay_sel[9]                                                                                                        Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     A        In      -         10.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD     Y        Out     0.103     10.913      -         
delay_sel[10]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     A        In      -         11.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD     Y        Out     0.103     11.964      -         
delay_sel[11]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     A        In      -         12.912      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD     Y        Out     0.103     13.014      -         
delay_sel[12]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     A        In      -         13.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD     Y        Out     0.103     14.065      -         
delay_sel[13]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     A        In      -         15.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD     Y        Out     0.103     15.116      -         
delay_sel[14]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     A        In      -         16.064      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD     Y        Out     0.103     16.166      -         
delay_sel[15]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     A        In      -         17.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD     Y        Out     0.103     17.217      -         
delay_sel[16]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     A        In      -         18.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD     Y        Out     0.103     18.268      -         
delay_sel[17]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     A        In      -         19.216      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD     Y        Out     0.103     19.319      -         
delay_sel[18]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     A        In      -         20.267      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD     Y        Out     0.103     20.369      -         
delay_sel[19]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     A        In      -         21.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD     Y        Out     0.103     21.420      -         
delay_sel[20]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     A        In      -         22.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD     Y        Out     0.103     22.471      -         
delay_sel[21]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     A        In      -         23.419      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD     Y        Out     0.103     23.521      -         
delay_sel[22]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     A        In      -         24.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD     Y        Out     0.103     24.572      -         
delay_sel[23]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     A        In      -         25.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD     Y        Out     0.103     25.623      -         
delay_sel[24]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     A        In      -         26.571      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD     Y        Out     0.103     26.673      -         
delay_sel[25]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     A        In      -         27.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD     Y        Out     0.103     27.724      -         
delay_sel[26]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     A        In      -         28.672      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD     Y        Out     0.103     28.775      -         
delay_sel[27]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     A        In      -         29.723      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD     Y        Out     0.103     29.826      -         
delay_sel[28]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     A        In      -         30.773      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD     Y        Out     0.103     30.876      -         
delay_sel[29]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     A        In      -         31.824      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD     Y        Out     0.103     31.927      -         
delay_sel[30]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     A        In      -         32.875      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD     Y        Out     0.103     32.978      -         
delay_sel[31]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     A        In      -         33.926      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD     Y        Out     0.103     34.028      -         
delay_sel[32]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     A        In      -         34.976      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD     Y        Out     0.103     35.079      -         
delay_sel[33]                                                                                                       Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     A        In      -         36.027      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD     Y        Out     0.103     36.130      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     B        In      -         36.581      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4     Y        Out     0.170     36.750      -         
N_15416_i                                                                                                           Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE      D        In      -         36.783      -         
==============================================================================================================================================================================
Total path delay (propagation time + setup) of 36.783 is 4.034(11.0%) logic and 32.749(89.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.000

    - Propagation time:                      36.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -31.774

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift / Q
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                 Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.endofshift                                              SLE      Q        Out     0.122     0.122       -         
endofshift                                                                                                            Net      -        -       0.033     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     A        In      -         0.155       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3     Y        Out     0.103     0.258       -         
dut_tms_int                                                                                                           Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     A        In      -         1.206       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD     Y        Out     0.103     1.308       -         
delay_sel[1]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     A        In      -         2.256       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD     Y        Out     0.103     2.359       -         
delay_sel[2]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     A        In      -         3.307       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD     Y        Out     0.103     3.410       -         
delay_sel[3]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     A        In      -         4.358       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD     Y        Out     0.103     4.461       -         
delay_sel[4]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     A        In      -         5.409       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD     Y        Out     0.103     5.511       -         
delay_sel[5]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     A        In      -         6.459       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD     Y        Out     0.103     6.562       -         
delay_sel[6]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     A        In      -         7.510       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD     Y        Out     0.103     7.613       -         
delay_sel[7]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     A        In      -         8.561       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD     Y        Out     0.103     8.663       -         
delay_sel[8]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     A        In      -         9.611       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD     Y        Out     0.103     9.714       -         
delay_sel[9]                                                                                                          Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     A        In      -         10.662      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD     Y        Out     0.103     10.765      -         
delay_sel[10]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     A        In      -         11.713      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD     Y        Out     0.103     11.816      -         
delay_sel[11]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     A        In      -         12.764      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD     Y        Out     0.103     12.866      -         
delay_sel[12]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     A        In      -         13.814      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD     Y        Out     0.103     13.917      -         
delay_sel[13]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     A        In      -         14.865      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD     Y        Out     0.103     14.968      -         
delay_sel[14]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     A        In      -         15.916      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD     Y        Out     0.103     16.018      -         
delay_sel[15]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     A        In      -         16.966      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD     Y        Out     0.103     17.069      -         
delay_sel[16]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     A        In      -         18.017      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD     Y        Out     0.103     18.120      -         
delay_sel[17]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     A        In      -         19.068      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD     Y        Out     0.103     19.170      -         
delay_sel[18]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     A        In      -         20.118      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD     Y        Out     0.103     20.221      -         
delay_sel[19]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     A        In      -         21.169      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD     Y        Out     0.103     21.272      -         
delay_sel[20]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     A        In      -         22.220      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD     Y        Out     0.103     22.323      -         
delay_sel[21]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     A        In      -         23.270      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD     Y        Out     0.103     23.373      -         
delay_sel[22]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     A        In      -         24.321      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD     Y        Out     0.103     24.424      -         
delay_sel[23]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     A        In      -         25.372      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD     Y        Out     0.103     25.475      -         
delay_sel[24]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     A        In      -         26.423      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD     Y        Out     0.103     26.525      -         
delay_sel[25]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     A        In      -         27.473      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD     Y        Out     0.103     27.576      -         
delay_sel[26]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     A        In      -         28.524      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD     Y        Out     0.103     28.627      -         
delay_sel[27]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     A        In      -         29.575      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD     Y        Out     0.103     29.677      -         
delay_sel[28]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     A        In      -         30.625      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD     Y        Out     0.103     30.728      -         
delay_sel[29]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     A        In      -         31.676      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD     Y        Out     0.103     31.779      -         
delay_sel[30]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     A        In      -         32.727      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD     Y        Out     0.103     32.830      -         
delay_sel[31]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     A        In      -         33.778      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD     Y        Out     0.103     33.880      -         
delay_sel[32]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     A        In      -         34.828      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD     Y        Out     0.103     34.931      -         
delay_sel[33]                                                                                                         Net      -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     A        In      -         35.879      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD     Y        Out     0.103     35.982      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                           Net      -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     D        In      -         36.433      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4     Y        Out     0.308     36.741      -         
nextState_1_1_iv[2]                                                                                                   Net      -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE      D        In      -         36.774      -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 36.774 is 4.025(10.9%) logic and 32.749(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT1
====================================



Starting Points with Worst Slack
********************************

                                                                                                   Starting                                                                        Arrival           
Instance                                                                                           Reference                          Type     Pin     Net                         Time        Slack 
                                                                                                   Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       DDRPHY_BLK_0_CAL_SELECT     0.122       -1.269
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[4]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[4]                  0.122       -1.028
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_init_mr_addr_1[5]                DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       cal_init_mr_addr_i[5]       0.122       -0.970
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[3]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[3]                  0.122       -0.955
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[1]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[1]                  0.171       -0.927
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_init_mr_addr_1[4]                DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       cal_init_mr_addr_i[4]       0.122       -0.915
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[2]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[2]                  0.171       -0.894
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select                           DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       cal_select_i                0.122       -0.886
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[0]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[0]                  0.171       -0.856
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.init_sm[5]                                      DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      Q       init_sm[5]                  0.171       -0.805
=====================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                 Starting                                                                     Required           
Instance                                                                         Reference                          Type     Pin     Net                      Time         Slack 
                                                                                 Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       st_timer_6[4]            6.000        -1.269
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[3]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       N_450                    6.000        -1.165
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_cs_3[0]        6.000        -1.099
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[0]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[0]        6.000        -1.068
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[1]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[1]        6.000        -1.068
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_ob[3]     DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       precharge_ob_3[3]        6.000        -1.068
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[6]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       st_timer_6[6]            6.000        -1.066
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[0]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       N_94                     6.000        -1.012
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[1]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       st_timer_6_0_iv_i[1]     6.000        -1.012
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[2]        DDR3_0_0/CCC_0/pll_inst_0/OUT1     SLE      D       N_91                     6.000        -1.012
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.269
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.269

    Number of logic level(s):                8
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.211     -           212       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.333       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.436       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.671       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.953       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     C        In      -         3.841       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     Y        Out     0.251     4.092       -         
N_666                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     B        In      -         4.305       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     Y        Out     0.170     4.475       -         
un1_state_28_i_i_a5_0_o2_8                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     D        In      -         4.823       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.282     5.105       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.891       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.108       -         
N_427_i                                                                                            Net      -        -       0.632     -           7         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     D        In      -         6.740       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.293     7.033       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         7.066       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.236       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.269       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.269 is 1.889(26.0%) logic and 5.380(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.170
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.170

    Number of logic level(s):                8
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.211     -           212       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.333       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.436       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.671       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.953       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     C        In      -         3.841       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a2_6           CFG4     Y        Out     0.251     4.092       -         
N_843                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     D        In      -         4.125       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_7           CFG4     Y        Out     0.282     4.407       -         
un1_state_28_i_i_a5_0_o2_7                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     C        In      -         4.756       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.251     5.007       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.793       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.010       -         
N_427_i                                                                                            Net      -        -       0.632     -           7         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     D        In      -         6.641       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_1_0[4]             CFG4     Y        Out     0.293     6.934       -         
st_timer_6_0_iv_0_1_0[4]                                                                           Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     B        In      -         6.968       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.170     7.137       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.170       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.170 is 1.970(27.5%) logic and 5.200(72.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.165
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.165

    Number of logic level(s):                8
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[3] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.211     -           212       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.333       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.436       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.671       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.953       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     C        In      -         3.841       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     Y        Out     0.251     4.092       -         
N_666                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     B        In      -         4.305       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     Y        Out     0.170     4.475       -         
un1_state_28_i_i_a5_0_o2_8                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     D        In      -         4.823       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.282     5.105       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.891       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.108       -         
N_427_i                                                                                            Net      -        -       0.632     -           7         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_o2_1[4]            CFG2     A        In      -         6.740       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_o2_1[4]            CFG2     Y        Out     0.054     6.794       -         
N_241                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_i_a5[3]              CFG4     B        In      -         7.007       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_i_a5[3]              CFG4     Y        Out     0.125     7.132       -         
N_450                                                                                              Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[3]                          SLE      D        In      -         7.165       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.165 is 1.606(22.4%) logic and 5.560(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.113
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.113

    Number of logic level(s):                8
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                              Pin      Pin               Arrival     No. of    
Name                                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select     SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                            Net      -        -       1.211     -           212       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     A        In      -         1.333       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.cal_select_RNILC7C                   CFG2     Y        Out     0.103     1.436       -         
N_12804                                                                                            Net      -        -       1.235     -           236       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     D        In      -         2.671       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.cal_init_ack_i_0_o2_0_RNIOOI31                           CFG4     Y        Out     0.282     2.953       -         
N_12399_i                                                                                          Net      -        -       0.888     -           47        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     C        In      -         3.841       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_ns_i_i_0_a3_4[5]               CFG4     Y        Out     0.251     4.092       -         
N_666                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     B        In      -         4.305       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_o2_8           CFG4     Y        Out     0.170     4.475       -         
un1_state_28_i_i_a5_0_o2_8                                                                         Net      -        -       0.349     -           3         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     D        In      -         4.823       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.un1_state_28_i_i_a5_0_a3             CFG4     Y        Out     0.282     5.105       -         
N_376                                                                                              Net      -        -       0.786     -           19        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     C        In      -         5.891       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.state_s51_0_a5_0_a5_0_a3_RNI3JGF     CFG3     Y        Out     0.217     6.108       -         
N_427_i                                                                                            Net      -        -       0.632     -           7         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_o2_1[4]            CFG2     A        In      -         6.740       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_o2_1[4]            CFG2     Y        Out     0.054     6.794       -         
N_241                                                                                              Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     A        In      -         7.007       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer_6_0_iv_0_0[4]               CFG4     Y        Out     0.073     7.080       -         
st_timer_6[4]                                                                                      Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.phy_top.C0_ddr4_nwl_phy_init.st_timer[4]                          SLE      D        In      -         7.113       -         
=============================================================================================================================================================
Total path delay (propagation time + setup) of 7.113 is 1.553(21.8%) logic and 5.560(78.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.000

    - Propagation time:                      7.099
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                10
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select / Q
    Ending point:                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0] / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK
    The end   point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT1 [rising] on pin CLK

Instance / Net                                                                                                                                           Pin      Pin               Arrival     No. of    
Name                                                                                                                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.u_write_callibrator.select                                                  SLE      Q        Out     0.122     0.122       -         
DDRPHY_BLK_0_CAL_SELECT                                                                                                                         Net      -        -       1.211     -           212       
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.mr_cs_i_a3_0_o2[7]                                                                           CFG2     A        In      -         1.333       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.mr_cs_i_a3_0_o2[7]                                                                           CFG2     Y        Out     0.103     1.436       -         
N_232                                                                                                                                           Net      -        -       0.867     -           41        
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_5                         CFG4     D        In      -         2.303       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_5                         CFG4     Y        Out     0.282     2.585       -         
mode_req_i_5                                                                                                                                    Net      -        -       0.451     -           4         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_9_s_0_RNIHBDF             CFG2     B        In      -         3.036       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.mode_req_i_9_s_0_RNIHBDF             CFG2     Y        Out     0.170     3.206       -         
mode_m1_e_0                                                                                                                                     Net      -        -       0.213     -           2         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un12_mode_req_i_RNIL7RM1             CFG4     D        In      -         3.419       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un12_mode_req_i_RNIL7RM1             CFG4     Y        Out     0.239     3.658       -         
precharge_m5_0_m2_1_0_1                                                                                                                         Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un12_mode_req_i_RNIFDHT2_0           CFG4     C        In      -         3.691       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un12_mode_req_i_RNIFDHT2_0           CFG4     Y        Out     0.251     3.942       -         
precharge_m5_0_m2_1                                                                                                                             Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs_c_1_m0_RNIRN9V5[0]                                                    CFG3     B        In      -         3.975       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs_c_1_m0_RNIRN9V5[0]                                                    CFG3     Y        Out     0.125     4.100       -         
precharge_cs_c_1[0]                                                                                                                             Net      -        -       0.693     -           9         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_4_2_tz_RNIRPPU6     CFG4     D        In      -         4.793       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_allreq_4_2_tz_RNIRPPU6     CFG4     Y        Out     0.239     5.032       -         
precharge_m7_0_1                                                                                                                                Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un1_active_bank_RNIEMV1L[2]          CFG4     D        In      -         5.066       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.un1_active_bank_RNIEMV1L[2]          CFG4     Y        Out     0.293     5.359       -         
precharge_allreq                                                                                                                                Net      -        -       0.587     -           6         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.prechall_command_ready               CFG4     C        In      -         5.946       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.prechall_command_ready               CFG4     Y        Out     0.251     6.197       -         
precharge5                                                                                                                                      Net      -        -       0.587     -           6         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_cs_3[0]                    CFG4     D        In      -         6.784       -         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.openrank_inst\[0\]\.gen_openrank\.C0_openrank.precharge_cs_3[0]                    CFG4     Y        Out     0.282     7.066       -         
precharge_cs_3[0]                                                                                                                               Net      -        -       0.033     -           1         
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.precharge_cs[0]                                                                    SLE      D        In      -         7.099       -         
==========================================================================================================================================================================================================
Total path delay (propagation time + setup) of 7.099 is 2.357(33.2%) logic and 4.742(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_0/CCC_0/pll_inst_0/OUT2
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                              Arrival           
Instance                                   Reference                          Type     Pin     Net               Time        Slack 
                                           Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_0/CCC_0/pll_inst_0/OUT2     IOD      TX      IOD_A_12_TX_0     2.691       -2.139
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type                Pin     Net               Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_0/CCC_0/pll_inst_0/OUT2     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     1.500        -2.139
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         1.500

    - Propagation time:                      3.639
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.139

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_0/CCC_0/pll_inst_0/OUT2 [rising] on pin HS_IO_CLK[0]
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.691     2.691       -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.639       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.639 is 2.691(73.9%) logic and 0.948(26.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                           Arrival          
Instance                                   Reference                                                                       Type     Pin     Net               Time        Slack
                                           Clock                                                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     IOD      TX      IOD_A_12_TX_0     2.481       6.571
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                                                                      Required          
Instance                          Reference                                                                       Type                Pin     Net               Time         Slack
                                  Clock                                                                                                                                           
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.OB_A_12     DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock     OUTBUF_FEEDBACK     D       IOD_A_12_TX_0     10.000       6.571
==================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.429
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.571

    Number of logic level(s):                0
    Starting point:                          DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0 / TX
    Ending point:                            DDR3_0_0.DDRPHY_BLK_0.OB_A_12 / D
    The start point is clocked by            DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock [rising] on pin TX_DQS_270
    The end   point is clocked by            System [rising]

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                       Type                Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRPHY_BLK_0.IOD_A_12.I_IOD_0     IOD                 TX       Out     2.481     2.481       -         
IOD_A_12_TX_0                              Net                 -        -       0.948     -           1         
DDR3_0_0.DDRPHY_BLK_0.OB_A_12              OUTBUF_FEEDBACK     D        In      -         3.429       -         
================================================================================================================
Total path delay (propagation time + setup) of 3.429 is 2.481(72.4%) logic and 0.948(27.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                              Starting                                             Arrival            
Instance                                                                      Reference     Type      Pin          Net             Time        Slack  
                                                                              Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UTDI         UTDIInt         0.000       -27.634
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[0]     UIREGInt[0]     0.000       5.244  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[2]     UIREGInt[2]     0.000       5.276  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[3]     UIREGInt[3]     0.000       5.348  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[4]     UIREGInt[4]     0.000       5.357  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[1]     UIREGInt[1]     0.000       5.422  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[6]     UIREGInt[6]     0.000       5.424  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[7]     UIREGInt[7]     0.000       5.663  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UIREG[5]     UIREGInt[5]     0.000       5.738  
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst     System        UJTAG     UDRSH        UDRSHInt        0.000       5.847  
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                Starting                                                       Required            
Instance                                                                                                        Reference     Type     Pin     Net                             Time         Slack  
                                                                                                                Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q     System        SLE      D       nextState_1_1_iv[2]             10.000       -27.634
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q     System        SLE      D       N_15414_i                       10.000       -27.634
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q     System        SLE      D       N_15415_i                       10.000       -27.495
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q     System        SLE      D       N_15416_i                       10.000       -27.495
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4                        System        SLE      D       regs_4_1                        10.000       -26.567
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dmiAccessChain.regs_40                                                       System        SLE      D       N_325                           10.000       -26.567
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.idcodeChain.regs_31                                                          System        SLE      D       _GEN_51                         10.000       -26.388
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.dtmInfoChain.regs_31                                                         System        SLE      D       _GEN_55                         10.000       -26.388
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN.reg\$                                   System        SLE      D       COREJTAGDebug_0_0_TGT_TDI_0     10.000       -26.252
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.state[2]                                          System        SLE      D       state_24_1_iv_i[2]              10.000       5.244  
===================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.633

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                  Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                             UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                               Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                             CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                           Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                        BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                        BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                        BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                        BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                        BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                        BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                        BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                        BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                        BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                          Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                        BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                       BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                       BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                       BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                       BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                       BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                       BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                       BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                       BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                       BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                       BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                       BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                       BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                       BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                       BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                       BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                       BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                       BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                       BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                       BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                       BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                       BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                       BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                       BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                       BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                           Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4      D        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.nextState_1_1_iv_0_a2_0[2]     CFG4      Y        Out     0.308     37.600      -         
nextState_1_1_iv[2]                                                                                                   Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_2.q           SLE       D        In      -         37.633      -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 37.633 is 3.970(10.5%) logic and 33.664(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.633
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.633

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      D        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q_RNO     CFG4      Y        Out     0.308     37.600      -         
N_15414_i                                                                                                           Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_1.q         SLE       D        In      -         37.633      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.633 is 3.970(10.5%) logic and 33.664(89.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.495
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.495

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      B        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q_RNO     CFG4      Y        Out     0.170     37.462      -         
N_15415_i                                                                                                           Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_0.q         SLE       D        In      -         37.495      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.495 is 3.831(10.2%) logic and 33.664(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      37.495
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -27.495

    Number of logic level(s):                36
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      B        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.dut_tms_int                                           CFG3      Y        Out     0.170     1.117       -         
dut_tms_int                                                                                                         Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      A        In      -         2.066       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[0\]\.BUFD_BLK                      BUFD      Y        Out     0.103     2.168       -         
delay_sel[1]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      A        In      -         3.116       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[1\]\.BUFD_BLK                      BUFD      Y        Out     0.103     3.219       -         
delay_sel[2]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      A        In      -         4.167       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[2\]\.BUFD_BLK                      BUFD      Y        Out     0.103     4.270       -         
delay_sel[3]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      A        In      -         5.218       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[3\]\.BUFD_BLK                      BUFD      Y        Out     0.103     5.320       -         
delay_sel[4]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      A        In      -         6.268       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[4\]\.BUFD_BLK                      BUFD      Y        Out     0.103     6.371       -         
delay_sel[5]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      A        In      -         7.319       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[5\]\.BUFD_BLK                      BUFD      Y        Out     0.103     7.422       -         
delay_sel[6]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      A        In      -         8.370       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[6\]\.BUFD_BLK                      BUFD      Y        Out     0.103     8.472       -         
delay_sel[7]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      A        In      -         9.420       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[7\]\.BUFD_BLK                      BUFD      Y        Out     0.103     9.523       -         
delay_sel[8]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      A        In      -         10.471      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[8\]\.BUFD_BLK                      BUFD      Y        Out     0.103     10.574      -         
delay_sel[9]                                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      A        In      -         11.522      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[9\]\.BUFD_BLK                      BUFD      Y        Out     0.103     11.624      -         
delay_sel[10]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      A        In      -         12.572      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[10\]\.BUFD_BLK                     BUFD      Y        Out     0.103     12.675      -         
delay_sel[11]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      A        In      -         13.623      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[11\]\.BUFD_BLK                     BUFD      Y        Out     0.103     13.726      -         
delay_sel[12]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      A        In      -         14.674      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[12\]\.BUFD_BLK                     BUFD      Y        Out     0.103     14.777      -         
delay_sel[13]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      A        In      -         15.725      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[13\]\.BUFD_BLK                     BUFD      Y        Out     0.103     15.827      -         
delay_sel[14]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      A        In      -         16.775      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[14\]\.BUFD_BLK                     BUFD      Y        Out     0.103     16.878      -         
delay_sel[15]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      A        In      -         17.826      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[15\]\.BUFD_BLK                     BUFD      Y        Out     0.103     17.929      -         
delay_sel[16]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      A        In      -         18.877      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[16\]\.BUFD_BLK                     BUFD      Y        Out     0.103     18.979      -         
delay_sel[17]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      A        In      -         19.927      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[17\]\.BUFD_BLK                     BUFD      Y        Out     0.103     20.030      -         
delay_sel[18]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      A        In      -         20.978      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[18\]\.BUFD_BLK                     BUFD      Y        Out     0.103     21.081      -         
delay_sel[19]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      A        In      -         22.029      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[19\]\.BUFD_BLK                     BUFD      Y        Out     0.103     22.131      -         
delay_sel[20]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      A        In      -         23.079      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[20\]\.BUFD_BLK                     BUFD      Y        Out     0.103     23.182      -         
delay_sel[21]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      A        In      -         24.130      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[21\]\.BUFD_BLK                     BUFD      Y        Out     0.103     24.233      -         
delay_sel[22]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      A        In      -         25.181      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[22\]\.BUFD_BLK                     BUFD      Y        Out     0.103     25.284      -         
delay_sel[23]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      A        In      -         26.232      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[23\]\.BUFD_BLK                     BUFD      Y        Out     0.103     26.334      -         
delay_sel[24]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      A        In      -         27.282      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[24\]\.BUFD_BLK                     BUFD      Y        Out     0.103     27.385      -         
delay_sel[25]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      A        In      -         28.333      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[25\]\.BUFD_BLK                     BUFD      Y        Out     0.103     28.436      -         
delay_sel[26]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      A        In      -         29.384      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[26\]\.BUFD_BLK                     BUFD      Y        Out     0.103     29.486      -         
delay_sel[27]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      A        In      -         30.434      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[27\]\.BUFD_BLK                     BUFD      Y        Out     0.103     30.537      -         
delay_sel[28]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      A        In      -         31.485      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[28\]\.BUFD_BLK                     BUFD      Y        Out     0.103     31.588      -         
delay_sel[29]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      A        In      -         32.536      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[29\]\.BUFD_BLK                     BUFD      Y        Out     0.103     32.639      -         
delay_sel[30]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      A        In      -         33.587      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[30\]\.BUFD_BLK                     BUFD      Y        Out     0.103     33.689      -         
delay_sel[31]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      A        In      -         34.637      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[31\]\.BUFD_BLK                     BUFD      Y        Out     0.103     34.740      -         
delay_sel[32]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      A        In      -         35.688      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[32\]\.BUFD_BLK                     BUFD      Y        Out     0.103     35.791      -         
delay_sel[33]                                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      A        In      -         36.739      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TMS.bufd_gen\[33\]\.BUFD_BLK                     BUFD      Y        Out     0.103     36.841      -         
COREJTAGDebug_0_0_TGT_TMS_0                                                                                         Net       -        -       0.451     -           4         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      B        In      -         37.292      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q_RNO     CFG4      Y        Out     0.170     37.462      -         
N_15416_i                                                                                                           Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.stateMachine.currStateReg.reg_3.q         SLE       D        In      -         37.495      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 37.495 is 3.831(10.2%) logic and 33.664(89.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      36.567
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -26.567

    Number of logic level(s):                35
    Starting point:                          COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst / UTDI
    Ending point:                            MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_Z70_layer1|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                Type      Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst                           UJTAG     UTDI     Out     0.000     0.000       -         
UTDIInt                                                                                             Net       -        -       0.948     -           6         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      A        In      -         0.948       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[0\]\.BUFD_BLK      BUFD      Y        Out     0.103     1.051       -         
delay_sel[1]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      A        In      -         1.999       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[1\]\.BUFD_BLK      BUFD      Y        Out     0.103     2.101       -         
delay_sel[2]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      A        In      -         3.049       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[2\]\.BUFD_BLK      BUFD      Y        Out     0.103     3.152       -         
delay_sel[3]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      A        In      -         4.100       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[3\]\.BUFD_BLK      BUFD      Y        Out     0.103     4.203       -         
delay_sel[4]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      A        In      -         5.151       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[4\]\.BUFD_BLK      BUFD      Y        Out     0.103     5.253       -         
delay_sel[5]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      A        In      -         6.202       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[5\]\.BUFD_BLK      BUFD      Y        Out     0.103     6.304       -         
delay_sel[6]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      A        In      -         7.252       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[6\]\.BUFD_BLK      BUFD      Y        Out     0.103     7.355       -         
delay_sel[7]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      A        In      -         8.303       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[7\]\.BUFD_BLK      BUFD      Y        Out     0.103     8.406       -         
delay_sel[8]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      A        In      -         9.354       -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[8\]\.BUFD_BLK      BUFD      Y        Out     0.103     9.456       -         
delay_sel[9]                                                                                        Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      A        In      -         10.404      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[9\]\.BUFD_BLK      BUFD      Y        Out     0.103     10.507      -         
delay_sel[10]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      A        In      -         11.455      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[10\]\.BUFD_BLK     BUFD      Y        Out     0.103     11.558      -         
delay_sel[11]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      A        In      -         12.506      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[11\]\.BUFD_BLK     BUFD      Y        Out     0.103     12.608      -         
delay_sel[12]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      A        In      -         13.556      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[12\]\.BUFD_BLK     BUFD      Y        Out     0.103     13.659      -         
delay_sel[13]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      A        In      -         14.607      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[13\]\.BUFD_BLK     BUFD      Y        Out     0.103     14.710      -         
delay_sel[14]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      A        In      -         15.658      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[14\]\.BUFD_BLK     BUFD      Y        Out     0.103     15.761      -         
delay_sel[15]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      A        In      -         16.709      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[15\]\.BUFD_BLK     BUFD      Y        Out     0.103     16.811      -         
delay_sel[16]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      A        In      -         17.759      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[16\]\.BUFD_BLK     BUFD      Y        Out     0.103     17.862      -         
delay_sel[17]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      A        In      -         18.810      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[17\]\.BUFD_BLK     BUFD      Y        Out     0.103     18.913      -         
delay_sel[18]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      A        In      -         19.861      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[18\]\.BUFD_BLK     BUFD      Y        Out     0.103     19.963      -         
delay_sel[19]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      A        In      -         20.911      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[19\]\.BUFD_BLK     BUFD      Y        Out     0.103     21.014      -         
delay_sel[20]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      A        In      -         21.962      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[20\]\.BUFD_BLK     BUFD      Y        Out     0.103     22.065      -         
delay_sel[21]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      A        In      -         23.013      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[21\]\.BUFD_BLK     BUFD      Y        Out     0.103     23.115      -         
delay_sel[22]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      A        In      -         24.063      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[22\]\.BUFD_BLK     BUFD      Y        Out     0.103     24.166      -         
delay_sel[23]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      A        In      -         25.114      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[23\]\.BUFD_BLK     BUFD      Y        Out     0.103     25.217      -         
delay_sel[24]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      A        In      -         26.165      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[24\]\.BUFD_BLK     BUFD      Y        Out     0.103     26.267      -         
delay_sel[25]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      A        In      -         27.215      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[25\]\.BUFD_BLK     BUFD      Y        Out     0.103     27.318      -         
delay_sel[26]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      A        In      -         28.266      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[26\]\.BUFD_BLK     BUFD      Y        Out     0.103     28.369      -         
delay_sel[27]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      A        In      -         29.317      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[27\]\.BUFD_BLK     BUFD      Y        Out     0.103     29.420      -         
delay_sel[28]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      A        In      -         30.368      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[28\]\.BUFD_BLK     BUFD      Y        Out     0.103     30.470      -         
delay_sel[29]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      A        In      -         31.418      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[29\]\.BUFD_BLK     BUFD      Y        Out     0.103     31.521      -         
delay_sel[30]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      A        In      -         32.469      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[30\]\.BUFD_BLK     BUFD      Y        Out     0.103     32.572      -         
delay_sel[31]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      A        In      -         33.520      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[31\]\.BUFD_BLK     BUFD      Y        Out     0.103     33.622      -         
delay_sel[32]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      A        In      -         34.570      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[32\]\.BUFD_BLK     BUFD      Y        Out     0.103     34.673      -         
delay_sel[33]                                                                                       Net       -        -       0.948     -           1         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      A        In      -         35.621      -         
COREJTAGDebug_0_0.COREJTAGDebug_0_0.genblk3\.genblk1\.UJ_JTAG.BUFD_TDI.bufd_gen\[33\]\.BUFD_BLK     BUFD      Y        Out     0.103     35.724      -         
COREJTAGDebug_0_0_TGT_TDI_0                                                                         Net       -        -       0.528     -           5         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1          CFG4      D        In      -         36.252      -         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4_1          CFG4      Y        Out     0.282     36.534      -         
regs_4_1                                                                                            Net       -        -       0.033     -           1         
MiV_AXI_0.MiV_AXI_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER.irChain.regs_4            SLE       D        In      -         36.567      -         
===============================================================================================================================================================
Total path delay (propagation time + setup) of 36.567 is 3.774(10.3%) logic and 32.793(89.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":15:0:15:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.arst_aclk_sync.sysReset* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":16:0:16:0|Timing constraint (through [get_nets { AXI4_Interconnect_0.ARESETN* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.genblk1.rsync.sysReset* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":17:0:17:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":18:0:18:0|Timing constraint (from [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter.cntGray* }] to [get_cells { AXI4_Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":19:0:19:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":20:0:20:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":21:0:21:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":22:0:22:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":23:0:23:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":24:0:24:0|Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":25:0:25:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":26:0:26:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":27:0:27:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":28:0:28:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":29:0:29:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":30:0:30:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":31:0:31:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":32:0:32:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":33:0:33:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":34:0:34:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":35:0:35:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":36:0:36:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":37:0:37:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":38:0:38:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":39:0:39:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":40:0:40:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":41:0:41:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":42:0:42:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":43:0:43:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":44:0:44:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":45:0:45:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":46:0:46:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":47:0:47:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":48:0:48:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":49:0:49:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":50:0:50:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":51:0:51:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":52:0:52:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":53:0:53:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":54:0:54:0|Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":64:0:64:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":65:0:65:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/public/documents/libero/solution - copy/libero_project/designer/top/synthesis.fdc":66:0:66:0|Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:04m:18s; CPU Time elapsed 0h:04m:17s; Memory used current: 570MB peak: 737MB)


Finished timing report (Real Time elapsed 0h:04m:18s; CPU Time elapsed 0h:04m:17s; Memory used current: 570MB peak: 737MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
BANKCTRL_HSIO   1 use
BIBUF_DIFF_DQS  2 uses
BUFD            102 uses
CLKINT          15 uses
CLKINT_PRESERVE  1 use
DFN1            1 use
DLL             1 use
HS_IO_CLK       2 uses
INIT            1 use
INV             4 uses
IOD             106 uses
LANECTRL        3 uses
OR2             1 use
OR4             322 uses
OUTBUF_FEEDBACK  1 use
OUTBUF_FEEDBACK_DIFF  1 use
PLL             2 uses
TRIBUFF_FEEDBACK  2 uses
UJTAG           1 use
CFG1           194 uses
CFG2           3587 uses
CFG3           10793 uses
CFG4           11867 uses

Carry cells:
ARI1            3145 uses - used for arithmetic functions
ARI1            3097 uses - used for Wide-Mux implementation
Total ARI1      6242 uses


Sequential Cells: 
SLE            24466 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 Mult
 MACC_PA:         1 MultAdd

I/O ports: 145
I/O primitives: 111
BIBUF          50 uses
INBUF          4 uses
INBUF_DIFF     10 uses
OUTBUF         10 uses
OUTBUF_DIFF    10 uses
TRIBUFF        27 uses


Global Clock Buffers: 15

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 60 of 952 (6%)
Total Block RAMs (RAM64x12) : 107 of 2772 (3%)

Total LUTs:    32683

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 1284; LUTs = 1284;
RAM1K20  Interface Logic : SLEs = 2160; LUTs = 2160;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  24466 + 1284 + 2160 + 72 = 27982;
Total number of LUTs after P&R:  32683 + 1284 + 2160 + 72 = 36199;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:04m:19s; CPU Time elapsed 0h:04m:18s; Memory used current: 269MB peak: 737MB)

Process took 0h:04m:19s realtime, 0h:04m:18s cputime
# Tue Mar 24 13:30:46 2020

###########################################################]
