multiline_comment|/*&n; *  linux/arch/arm/mach-sa1100/cpu-sa1110.c&n; *&n; *  Copyright (C) 2001 Russell King&n; *&n; *  $Id: cpu-sa1110.c,v 1.2 2001/07/24 20:25:25 rmk Exp $&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2 as&n; * published by the Free Software Foundation.&n; *&n; * Note: there are two erratas that apply to the SA1110 here:&n; *  7 - SDRAM auto-power-up failure (rev A0)&n; * 13 - Corruption of internal register reads/writes following&n; *      SDRAM reads (rev A0, B0, B1)&n; *&n; * We ignore rev. A0 and B0 devices; I don&squot;t think they&squot;re worth supporting.&n; */
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/cpufreq.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/hardware.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/system.h&gt;
DECL|macro|DEBUG
macro_line|#undef DEBUG
r_extern
id|u_int
id|processor_id
suffix:semicolon
DECL|macro|CPU_REVISION
mdefine_line|#define CPU_REVISION&t;(processor_id &amp; 15)
DECL|macro|CPU_SA1110_A0
mdefine_line|#define CPU_SA1110_A0&t;(0)
DECL|macro|CPU_SA1110_B0
mdefine_line|#define CPU_SA1110_B0&t;(4)
DECL|macro|CPU_SA1110_B1
mdefine_line|#define CPU_SA1110_B1&t;(5)
DECL|macro|CPU_SA1110_B2
mdefine_line|#define CPU_SA1110_B2&t;(6)
DECL|macro|CPU_SA1110_B4
mdefine_line|#define CPU_SA1110_B4&t;(8)
DECL|struct|sdram_params
r_struct
id|sdram_params
(brace
DECL|member|rows
id|u_char
id|rows
suffix:semicolon
multiline_comment|/* bits&t;&t;&t;&t; */
DECL|member|cas_latency
id|u_char
id|cas_latency
suffix:semicolon
multiline_comment|/* cycles&t;&t;&t; */
DECL|member|tck
id|u_char
id|tck
suffix:semicolon
multiline_comment|/* clock cycle time (ns)&t; */
DECL|member|trcd
id|u_char
id|trcd
suffix:semicolon
multiline_comment|/* activate to r/w (ns)&t;&t; */
DECL|member|trp
id|u_char
id|trp
suffix:semicolon
multiline_comment|/* precharge to activate (ns)&t; */
DECL|member|twr
id|u_char
id|twr
suffix:semicolon
multiline_comment|/* write recovery time (ns)&t; */
DECL|member|refresh
id|u_short
id|refresh
suffix:semicolon
multiline_comment|/* refresh time for array (us)&t; */
)brace
suffix:semicolon
DECL|variable|tc59sm716_cl2_params
r_static
r_struct
id|sdram_params
id|tc59sm716_cl2_params
op_assign
(brace
id|rows
suffix:colon
l_int|12
comma
id|tck
suffix:colon
l_int|10
comma
id|trcd
suffix:colon
l_int|20
comma
id|trp
suffix:colon
l_int|20
comma
id|twr
suffix:colon
l_int|10
comma
id|refresh
suffix:colon
l_int|64000
comma
id|cas_latency
suffix:colon
l_int|2
comma
)brace
suffix:semicolon
DECL|variable|tc59sm716_cl3_params
r_static
r_struct
id|sdram_params
id|tc59sm716_cl3_params
op_assign
(brace
id|rows
suffix:colon
l_int|12
comma
id|tck
suffix:colon
l_int|8
comma
id|trcd
suffix:colon
l_int|20
comma
id|trp
suffix:colon
l_int|20
comma
id|twr
suffix:colon
l_int|8
comma
id|refresh
suffix:colon
l_int|64000
comma
id|cas_latency
suffix:colon
l_int|3
comma
)brace
suffix:semicolon
multiline_comment|/*&n; * Given a period in ns and frequency in khz, calculate the number of&n; * cycles of frequency in period.  Note that we round up to the next&n; * cycle, even if we are only slightly over.&n; */
DECL|function|ns_to_cycles
r_static
r_inline
id|u_int
id|ns_to_cycles
c_func
(paren
id|u_int
id|ns
comma
id|u_int
id|khz
)paren
(brace
r_return
(paren
id|ns
op_star
id|khz
op_plus
l_int|999999
)paren
op_div
l_int|1000000
suffix:semicolon
)brace
multiline_comment|/*&n; * Create the MDCAS register bit pattern.&n; */
DECL|function|set_mdcas
r_static
r_inline
r_void
id|set_mdcas
c_func
(paren
id|u_int
op_star
id|mdcas
comma
r_int
id|delayed
comma
id|u_int
id|rcd
)paren
(brace
id|u_int
id|shift
suffix:semicolon
id|rcd
op_assign
l_int|2
op_star
id|rcd
op_minus
l_int|1
suffix:semicolon
id|shift
op_assign
id|delayed
op_plus
l_int|1
op_plus
id|rcd
suffix:semicolon
id|mdcas
(braket
l_int|0
)braket
op_assign
(paren
l_int|1
op_lshift
id|rcd
)paren
op_minus
l_int|1
suffix:semicolon
id|mdcas
(braket
l_int|0
)braket
op_or_assign
l_int|0x55555555
op_lshift
id|shift
suffix:semicolon
id|mdcas
(braket
l_int|1
)braket
op_assign
id|mdcas
(braket
l_int|2
)braket
op_assign
l_int|0x55555555
op_lshift
(paren
id|shift
op_amp
l_int|1
)paren
suffix:semicolon
)brace
DECL|function|sdram_update_timing
r_static
r_void
id|sdram_update_timing
c_func
(paren
id|u_int
id|cpu_khz
comma
r_struct
id|sdram_params
op_star
id|sdram
)paren
(brace
id|u_int
id|mdcnfg
comma
id|mdrefr
comma
id|mdcas
(braket
l_int|3
)braket
comma
id|mem_khz
comma
id|sd_khz
comma
id|trp
comma
id|twr
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|mem_khz
op_assign
id|cpu_khz
op_div
l_int|2
suffix:semicolon
id|sd_khz
op_assign
id|mem_khz
suffix:semicolon
multiline_comment|/*&n;&t; * If SDCLK would invalidate the SDRAM timings,&n;&t; * run SDCLK at half speed.&n;&t; *&n;&t; * CPU steppings prior to B2 must either run the memory at&n;&t; * half speed or use delayed read latching (errata 13).&n;&t; */
r_if
c_cond
(paren
(paren
id|ns_to_cycles
c_func
(paren
id|sdram-&gt;tck
comma
id|sd_khz
)paren
OG
l_int|1
)paren
op_logical_or
(paren
id|CPU_REVISION
OL
id|CPU_SA1110_B2
op_logical_and
id|sd_khz
OL
l_int|62000
)paren
)paren
id|sd_khz
op_div_assign
l_int|2
suffix:semicolon
id|mdcnfg
op_assign
id|MDCNFG
op_amp
l_int|0x007f007f
suffix:semicolon
id|twr
op_assign
id|ns_to_cycles
c_func
(paren
id|sdram-&gt;twr
comma
id|mem_khz
)paren
suffix:semicolon
multiline_comment|/* trp should always be &gt;1 */
id|trp
op_assign
id|ns_to_cycles
c_func
(paren
id|sdram-&gt;trp
comma
id|mem_khz
)paren
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|trp
OL
l_int|1
)paren
id|trp
op_assign
l_int|1
suffix:semicolon
id|mdcnfg
op_or_assign
id|trp
op_lshift
l_int|8
suffix:semicolon
id|mdcnfg
op_or_assign
id|trp
op_lshift
l_int|24
suffix:semicolon
id|mdcnfg
op_or_assign
id|sdram-&gt;cas_latency
op_lshift
l_int|12
suffix:semicolon
id|mdcnfg
op_or_assign
id|sdram-&gt;cas_latency
op_lshift
l_int|28
suffix:semicolon
id|mdcnfg
op_or_assign
id|twr
op_lshift
l_int|14
suffix:semicolon
id|mdcnfg
op_or_assign
id|twr
op_lshift
l_int|30
suffix:semicolon
id|mdrefr
op_assign
id|MDREFR
op_amp
l_int|0xffbffff0
suffix:semicolon
id|mdrefr
op_or_assign
l_int|7
suffix:semicolon
r_if
c_cond
(paren
id|sd_khz
op_ne
id|mem_khz
)paren
id|mdrefr
op_or_assign
id|MDREFR_K1DB2
suffix:semicolon
multiline_comment|/* initial number of &squot;1&squot;s in MDCAS + 1 */
id|set_mdcas
c_func
(paren
id|mdcas
comma
id|sd_khz
op_ge
l_int|62000
comma
id|ns_to_cycles
c_func
(paren
id|sdram-&gt;trcd
comma
id|mem_khz
)paren
)paren
suffix:semicolon
macro_line|#ifdef DEBUG
id|mdelay
c_func
(paren
l_int|250
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;MDCNFG: %08x MDREFR: %08x MDCAS0: %08x MDCAS1: %08x MDCAS2: %08x&bslash;n&quot;
comma
id|mdcnfg
comma
id|mdrefr
comma
id|mdcas
(braket
l_int|0
)braket
comma
id|mdcas
(braket
l_int|1
)braket
comma
id|mdcas
(braket
l_int|2
)braket
)paren
suffix:semicolon
macro_line|#endif
multiline_comment|/*&n;&t; * Reprogram the DRAM timings with interrupts disabled, and&n;&t; * ensure that we are doing this within a complete cache line.&n;&t; * This means that we won&squot;t access SDRAM for the duration of&n;&t; * the programming.&n;&t; */
id|local_irq_save
c_func
(paren
id|flags
)paren
suffix:semicolon
id|asm
c_func
(paren
l_string|&quot;mcr p15, 0, %0, c10, c4&quot;
suffix:colon
suffix:colon
l_string|&quot;r&quot;
(paren
l_int|0
)paren
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|10
)paren
suffix:semicolon
id|__asm__
(paren
"&quot;"
id|b
l_float|1f
dot
id|align
l_int|5
l_int|1
suffix:colon
id|str
op_mod
l_int|3
comma
(braket
op_mod
l_int|1
comma
macro_line|#28]&t;&t;@ MDREFR
id|str
op_mod
l_int|4
comma
(braket
op_mod
l_int|1
comma
macro_line|#4]&t;&t;@ MDCAS0
id|str
op_mod
l_int|5
comma
(braket
op_mod
l_int|1
comma
macro_line|#8]&t;&t;@ MDCAS1
id|str
op_mod
l_int|6
comma
(braket
op_mod
l_int|1
comma
macro_line|#12]&t;&t;@ MDCAS2
id|str
op_mod
l_int|2
comma
(braket
op_mod
l_int|1
comma
macro_line|#0]&t;&t;@ MDCNFG
id|ldr
op_mod
l_int|0
comma
(braket
op_mod
l_int|1
comma
macro_line|#0]
id|nop
id|nop
"&quot;"
suffix:colon
l_string|&quot;=&amp;r&quot;
(paren
id|mdcnfg
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|io_p2v
c_func
(paren
id|_MDCNFG
)paren
)paren
comma
l_string|&quot;0&quot;
(paren
id|mdcnfg
)paren
comma
l_string|&quot;r&quot;
(paren
id|mdrefr
)paren
comma
l_string|&quot;r&quot;
(paren
id|mdcas
(braket
l_int|0
)braket
)paren
comma
l_string|&quot;r&quot;
(paren
id|mdcas
(braket
l_int|1
)braket
)paren
comma
l_string|&quot;r&quot;
(paren
id|mdcas
(braket
l_int|2
)braket
)paren
)paren
suffix:semicolon
id|local_irq_restore
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Set the SDRAM refresh rate.&n; */
DECL|function|sdram_set_refresh
r_static
r_inline
r_void
id|sdram_set_refresh
c_func
(paren
id|u_int
id|dri
)paren
(brace
id|MDREFR
op_assign
(paren
id|MDREFR
op_amp
l_int|0xffff000f
)paren
op_or
(paren
id|dri
op_lshift
l_int|4
)paren
suffix:semicolon
(paren
r_void
)paren
id|MDREFR
suffix:semicolon
)brace
multiline_comment|/*&n; * Update the refresh period.  We do this such that we always refresh&n; * the SDRAMs within their permissible period.  The refresh period is&n; * always a multiple of the memory clock (fixed at cpu_clock / 2).&n; *&n; * FIXME: we don&squot;t currently take account of burst accesses here,&n; * but neither do Intels DM nor Angel.&n; */
r_static
r_void
DECL|function|sdram_update_refresh
id|sdram_update_refresh
c_func
(paren
id|u_int
id|cpu_khz
comma
r_struct
id|sdram_params
op_star
id|sdram
)paren
(brace
id|u_int
id|ns_row
op_assign
(paren
id|sdram-&gt;refresh
op_star
l_int|1000
)paren
op_rshift
id|sdram-&gt;rows
suffix:semicolon
id|u_int
id|dri
op_assign
id|ns_to_cycles
c_func
(paren
id|ns_row
comma
id|cpu_khz
op_div
l_int|2
)paren
op_div
l_int|32
suffix:semicolon
macro_line|#ifdef DEBUG
id|mdelay
c_func
(paren
l_int|250
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;new dri value = %d&bslash;n&quot;
comma
id|dri
)paren
suffix:semicolon
macro_line|#endif
id|sdram_set_refresh
c_func
(paren
id|dri
)paren
suffix:semicolon
)brace
r_static
r_int
DECL|function|sdram_notifier
id|sdram_notifier
c_func
(paren
r_struct
id|notifier_block
op_star
id|nb
comma
r_int
r_int
id|val
comma
r_void
op_star
id|data
)paren
(brace
r_struct
id|cpufreq_info
op_star
id|ci
op_assign
id|data
suffix:semicolon
r_struct
id|sdram_params
op_star
id|sdram
op_assign
op_amp
id|tc59sm716_cl3_params
suffix:semicolon
r_switch
c_cond
(paren
id|val
)paren
(brace
r_case
id|CPUFREQ_MINMAX
suffix:colon
multiline_comment|/*&n;&t;&t; * until we work out why the assabet&n;&t;&t; * crashes below 147.5MHz...&n;&t;&t; */
id|cpufreq_updateminmax
c_func
(paren
id|data
comma
l_int|147500
comma
op_minus
l_int|1
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPUFREQ_PRECHANGE
suffix:colon
multiline_comment|/*&n;&t;&t; * The clock could be going away for some time.&n;&t;&t; * Set the SDRAMs to refresh rapidly (every 64&n;&t;&t; * memory clock cycles).  To get through the&n;&t;&t; * whole array, we need to wait 262144 mclk cycles.&n;&t;&t; * We wait 20ms to be safe.&n;&t;&t; */
id|sdram_set_refresh
c_func
(paren
l_int|2
)paren
suffix:semicolon
id|set_current_state
c_func
(paren
id|TASK_UNINTERRUPTIBLE
)paren
suffix:semicolon
id|schedule_timeout
c_func
(paren
l_int|20
op_star
id|HZ
op_div
l_int|1000
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ci-&gt;old_freq
OL
id|ci-&gt;new_freq
)paren
id|sdram_update_timing
c_func
(paren
id|ci-&gt;new_freq
comma
id|sdram
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPUFREQ_POSTCHANGE
suffix:colon
r_if
c_cond
(paren
id|ci-&gt;old_freq
OG
id|ci-&gt;new_freq
)paren
id|sdram_update_timing
c_func
(paren
id|ci-&gt;new_freq
comma
id|sdram
)paren
suffix:semicolon
id|sdram_update_refresh
c_func
(paren
id|ci-&gt;new_freq
comma
id|sdram
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|sa1110_clkchg_block
r_static
r_struct
id|notifier_block
id|sa1110_clkchg_block
op_assign
(brace
id|notifier_call
suffix:colon
id|sdram_notifier
comma
)brace
suffix:semicolon
DECL|function|sa1110_sdram_init
r_static
r_int
id|__init
id|sa1110_sdram_init
c_func
(paren
r_void
)paren
(brace
r_struct
id|sdram_params
op_star
id|sdram
op_assign
op_amp
id|tc59sm716_cl3_params
suffix:semicolon
r_int
r_int
id|cur_freq
op_assign
id|cpufreq_get
c_func
(paren
id|smp_processor_id
c_func
(paren
)paren
)paren
suffix:semicolon
id|sdram_update_timing
c_func
(paren
id|cur_freq
comma
id|sdram
)paren
suffix:semicolon
id|sdram_update_refresh
c_func
(paren
id|cur_freq
comma
id|sdram
)paren
suffix:semicolon
r_return
id|cpufreq_register_notifier
c_func
(paren
op_amp
id|sa1110_clkchg_block
)paren
suffix:semicolon
)brace
DECL|variable|sa1110_sdram_init
id|__initcall
c_func
(paren
id|sa1110_sdram_init
)paren
suffix:semicolon
eof
