<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333')">rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.24</td>
<td class="s6 cl rt"><a href="mod1401.html#Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1401.html#Toggle" > 89.81</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_87362"  onclick="showContent('inst_tag_87362')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87362_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87362_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1401.html#inst_tag_87362_Toggle" >  4.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87362_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_87366"  onclick="showContent('inst_tag_87366')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87366_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87366_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1401.html#inst_tag_87366_Toggle" >  4.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87366_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_87365"  onclick="showContent('inst_tag_87365')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></td>
<td class="s6 cl rt"> 61.99</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87365_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87365_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1401.html#inst_tag_87365_Toggle" > 72.82</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87365_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_87364"  onclick="showContent('inst_tag_87364')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></td>
<td class="s6 cl rt"> 64.05</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87364_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87364_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1401.html#inst_tag_87364_Toggle" > 81.07</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87364_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1401.html#inst_tag_87363"  onclick="showContent('inst_tag_87363')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></td>
<td class="s6 cl rt"> 65.63</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87363_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87363_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1401.html#inst_tag_87363_Toggle" > 87.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87363_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_87362'>
<hr>
<a name="inst_tag_87362"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_87362" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87362_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87362_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1401.html#inst_tag_87362_Toggle" >  4.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87362_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.22</td>
<td class="s6 cl rt"> 65.59</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.47</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.82</td>
<td class="wht cl rt"></td>
<td><a href="mod2234.html#inst_tag_197915" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87366'>
<hr>
<a name="inst_tag_87366"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy29.html#tag_urg_inst_87366" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87366_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87366_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod1401.html#inst_tag_87366_Toggle" >  4.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87366_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.00</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  4.85</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.79</td>
<td class="s6 cl rt"> 62.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  1.37</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.02</td>
<td class="wht cl rt"></td>
<td><a href="mod902.html#inst_tag_69169" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87365'>
<hr>
<a name="inst_tag_87365"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_87365" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.99</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87365_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87365_Cond" > 50.00</a></td>
<td class="s7 cl rt"><a href="mod1401.html#inst_tag_87365_Toggle" > 72.82</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87365_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 61.99</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 72.82</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 87.78</td>
<td class="s9 cl rt"> 96.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 59.74</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.91</td>
<td class="wht cl rt"></td>
<td><a href="mod1116.html#inst_tag_76666" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87364'>
<hr>
<a name="inst_tag_87364"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_87364" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.05</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87364_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87364_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1401.html#inst_tag_87364_Toggle" > 81.07</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87364_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.05</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 81.07</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 93.03</td>
<td class="s9 cl rt"> 97.65</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 78.12</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.36</td>
<td class="wht cl rt"></td>
<td><a href="mod2482.html#inst_tag_217544" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_87363'>
<hr>
<a name="inst_tag_87363"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_87363" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.63</td>
<td class="s6 cl rt"><a href="mod1401.html#inst_tag_87363_Line" > 68.00</a></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87363_Cond" > 50.00</a></td>
<td class="s8 cl rt"><a href="mod1401.html#inst_tag_87363_Toggle" > 87.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1401.html#inst_tag_87363_Branch" > 57.14</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.63</td>
<td class="s6 cl rt"> 68.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s8 cl rt"> 87.38</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.95</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 84.36</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.42</td>
<td class="wht cl rt"></td>
<td><a href="mod492.html#inst_tag_32830" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">16</td>
<td class="rt">59.26 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">185</td>
<td class="rt">89.81 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">94</td>
<td class="rt">91.26 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">91</td>
<td class="rt">88.35 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">16</td>
<td class="rt">59.26 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">185</td>
<td class="rt">89.81 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">94</td>
<td class="rt">91.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">91</td>
<td class="rt">88.35 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1401.html" >rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87362'>
<a name="inst_tag_87362_Line"></a>
<b>Line Coverage for Instance : <a href="mod1401.html#inst_tag_87362" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_87362_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1401.html#inst_tag_87362" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87362_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1401.html#inst_tag_87362" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87362_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1401.html#inst_tag_87362" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87366'>
<a name="inst_tag_87366_Line"></a>
<b>Line Coverage for Instance : <a href="mod1401.html#inst_tag_87366" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_87366_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1401.html#inst_tag_87366" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87366_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1401.html#inst_tag_87366" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">4</td>
<td class="rt">14.81 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">10</td>
<td class="rt">4.85  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">6</td>
<td class="rt">5.83  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">3.88  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87366_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1401.html#inst_tag_87366" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87365'>
<a name="inst_tag_87365_Line"></a>
<b>Line Coverage for Instance : <a href="mod1401.html#inst_tag_87365" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_87365_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1401.html#inst_tag_87365" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87365_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1401.html#inst_tag_87365" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">150</td>
<td class="rt">72.82 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">76</td>
<td class="rt">73.79 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">74</td>
<td class="rt">71.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">150</td>
<td class="rt">72.82 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">76</td>
<td class="rt">73.79 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">74</td>
<td class="rt">71.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87365_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1401.html#inst_tag_87365" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87364'>
<a name="inst_tag_87364_Line"></a>
<b>Line Coverage for Instance : <a href="mod1401.html#inst_tag_87364" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_87364_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1401.html#inst_tag_87364" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87364_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1401.html#inst_tag_87364" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">167</td>
<td class="rt">81.07 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">86</td>
<td class="rt">83.50 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">81</td>
<td class="rt">78.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">10</td>
<td class="rt">37.04 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">167</td>
<td class="rt">81.07 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">86</td>
<td class="rt">83.50 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">81</td>
<td class="rt">78.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87364_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1401.html#inst_tag_87364" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_87363'>
<a name="inst_tag_87363_Line"></a>
<b>Line Coverage for Instance : <a href="mod1401.html#inst_tag_87363" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>25</td><td>17</td><td>68.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207947</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>207952</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207965</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207977</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207982</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>207987</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>207994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
207946                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207947     1/1          		if ( ! Sys_Clk_RstN )
207948     1/1          			Cnt &lt;= #1.0 ( 2'b0 );
207949     1/1          		else if ( CntInc )
207950     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 2 { CntClr }  } &amp; Cnt + 2'b01 );</font>
                        MISSING_ELSE
207951                  	always @( StrmRatio ) begin
207952     1/1          		case ( StrmRatio )
207953     <font color = "red">0/1     ==>  			2'b10   : MaxCnt = 2'b11 ;</font>
207954     <font color = "red">0/1     ==>  			2'b01   : MaxCnt = 2'b01 ;</font>
207955     1/1          			2'b0    : MaxCnt = 2'b0 ;
207956     <font color = "red">0/1     ==>  			default : MaxCnt = 2'b0 ;</font>
207957                  		endcase
207958                  	end
207959                  	assign Sys_Pwr_Idle = 1'b1;
207960                  	assign Sys_Pwr_WakeUp = 1'b0;
207961                  	assign RegCe = Wide &amp; Cnt == ( StrmAddr &amp; MaxCnt ) &amp; Rx_Rsp_Vld;
207962                  	assign RegSel = Wide &amp; MaxCnt != ( StrmAddr &amp; MaxCnt );
207963                  	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
207964                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207965     1/1          		if ( ! Sys_Clk_RstN )
207966     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
207967     1/1          		else if ( RegCe )
207968     <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( Rx_Rsp_Data );</font>
                        MISSING_ELSE
207969                  	assign Tx_Rsp_Last = Rx_Rsp_Last;
207970                  	assign Tx_Rsp_Opc = Rx_Rsp_Opc;
207971                  	assign Tx_Rsp_SeqId = Rx_Rsp_SeqId;
207972                  	assign Tx_Rsp_SeqUnOrdered = Rx_Rsp_SeqUnOrdered;
207973                  	assign Tx_Rsp_Status = Rx_Rsp_Status;
207974                  	assign Tx_Rsp_Vld = Rx_Rsp_Vld &amp; ( ~ Wide | CntClr );
207975                  	assign IllStrmRsp = Rx_Rsp_Vld &amp; StrmBusy &amp; ( CurRatio != StrmRatio | CurAddr != StrmAddr );
207976                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207977     1/1          			if ( ! Sys_Clk_RstN )
207978     1/1          				StrmBusy &lt;= #1.0 ( 1'b0 );
207979     1/1          			else if ( CntInc )
207980     <font color = "red">0/1     ==>  				StrmBusy &lt;= #1.0 ( ~ CntClr );</font>
                        MISSING_ELSE
207981                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207982     1/1          			if ( ! Sys_Clk_RstN )
207983     1/1          				CurRatio &lt;= #1.0 ( 2'b0 );
207984     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207985     <font color = "red">0/1     ==>  				CurRatio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
207986                  		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
207987     1/1          			if ( ! Sys_Clk_RstN )
207988     1/1          				CurAddr &lt;= #1.0 ( 2'b0 );
207989     1/1          			else if ( CntInc &amp; ~ StrmBusy )
207990     <font color = "red">0/1     ==>  				CurAddr &lt;= #1.0 ( StrmAddr );</font>
                        MISSING_ELSE
207991                  	// synopsys translate_off
207992                  	// synthesis translate_off
207993                  	always @( posedge Sys_Clk )
207994     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
207995     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmRsp ) !== 1'b0 ) begin
207996     <font color = "grey">unreachable  </font>				dontStop = 0;
207997     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
207998     <font color = "grey">unreachable  </font>				if (!dontStop) begin
207999     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;StrmExpand.RspUnit: StrmRatio or StrmAddr not constant during de-padding&quot; );
208000     <font color = "grey">unreachable  </font>					$stop;
208001                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
208002                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_87363_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1401.html#inst_tag_87363" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       207963
 EXPRESSION (RegSel ? u_7c15 : Rx_Rsp_Data)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_87363_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1401.html#inst_tag_87363" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">27</td>
<td class="rt">15</td>
<td class="rt">55.56 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">206</td>
<td class="rt">180</td>
<td class="rt">87.38 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">91</td>
<td class="rt">88.35 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">89</td>
<td class="rt">86.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">27</td>
<td class="rt">15</td>
<td class="rt">55.56 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">206</td>
<td class="rt">180</td>
<td class="rt">87.38 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">103</td>
<td class="rt">91</td>
<td class="rt">88.35 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">103</td>
<td class="rt">89</td>
<td class="rt">86.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_87363_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1401.html#inst_tag_87363" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Isersp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">21</td>
<td class="rt">12</td>
<td class="rt">57.14 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">207963</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207947</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">207952</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207965</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207977</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207982</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">207987</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207963     	assign Tx_Rsp_Data = RegSel ? u_7c15 : Rx_Rsp_Data;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "red">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207947     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207948     			Cnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
207949     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
207950     			Cnt <= #1.0 ( ~ { 2 { CntClr }  } & Cnt + 2'b01 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207952     		case ( StrmRatio )
           		<font color = "red">-1-</font>  
207953     			2'b10   : MaxCnt = 2'b11 ;
           <font color = "red">			==></font>
207954     			2'b01   : MaxCnt = 2'b01 ;
           <font color = "red">			==></font>
207955     			2'b0    : MaxCnt = 2'b0 ;
           <font color = "green">			==></font>
207956     			default : MaxCnt = 2'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207965     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
207966     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
207967     		else if ( RegCe )
           		     <font color = "red">-2-</font>  
207968     			u_7c15 <= #1.0 ( Rx_Rsp_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207977     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207978     				StrmBusy <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
207979     			else if ( CntInc )
           			     <font color = "red">-2-</font>  
207980     				StrmBusy <= #1.0 ( ~ CntClr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207982     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207983     				CurRatio <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207984     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207985     				CurRatio <= #1.0 ( StrmRatio );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
207987     			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
207988     				CurAddr <= #1.0 ( 2'b0 );
           <font color = "green">				==></font>
207989     			else if ( CntInc & ~ StrmBusy )
           			     <font color = "red">-2-</font>  
207990     				CurAddr <= #1.0 ( StrmAddr );
           <font color = "red">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_87362">
    <li>
      <a href="#inst_tag_87362_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87362_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87362_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87362_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87363">
    <li>
      <a href="#inst_tag_87363_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87363_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87363_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87363_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87364">
    <li>
      <a href="#inst_tag_87364_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87364_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87364_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87364_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87365">
    <li>
      <a href="#inst_tag_87365_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87365_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87365_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87365_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_87366">
    <li>
      <a href="#inst_tag_87366_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_87366_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_87366_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_87366_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Rspu_aae9b333">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
