KEY LIBERO "2022.1"
KEY CAPTURE "2022.1.0.1"
KEY DEFAULT_IMPORT_LOC "C:\Libero_projects\test_fabric2\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VERILOG"
KEY VERILOGMODE "SYSTEMVERILOG"
KEY VHDLMODE "VHDL2008"
KEY SYSTEMVERILOGMFCU "FALSE"
KEY UseConstraintFlowTechnology "TRUE"
KEY VendorTechnology_Family "PolarFire"
KEY VendorTechnology_Die "PA5M300T"
KEY VendorTechnology_Package "fcg1152"
KEY VendorTechnology_Speed "-1"
KEY VendorTechnology_DieVoltage "1.0"
KEY VendorTechnology_PART_RANGE "EXT"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVCMOS18"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA5M300T"
KEY VendorTechnology_TEMPR "EXT"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_1.8_VOLTR "EXT"
KEY VendorTechnology_VCCI_2.5_VOLTR "EXT"
KEY VendorTechnology_VCCI_3.3_VOLTR "EXT"
KEY VendorTechnology_VOLTR "EXT"
KEY ProjectLocation "/sqahyd/Pramod/Github_Examples/SmartDebug_PCIe_Register_read/PCIe_Register_Read"
KEY ProjectDescription ""
KEY UseRootLocationForLinkedFiles "FALSE"
KEY RootLocationENVForLinkedFiles ""
KEY RootLocationForLinkedFiles ""
KEY GlobalIncludePaths ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY MemoryMapDrcSeverity "FALSE"
KEY LossOfDataDRCSeverity "TRUE"
KEY IdWidthMismatchDRCSeverity "TRUE"
KEY SimulationType "VERILOG"
KEY Vendor "Actel"
KEY ActiveRoot "PCIe_EP_Demo::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAXITOAHBL_LIB
COREAXI4DMACONTROLLER_LIB
COREAPB3_LIB
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=../component/Actel/DirectCore/CoreAHBLite/5.4.102/mti/user_vlog/COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL_LIB
ALIAS=COREAXITOAHBL_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXI4DMACONTROLLER_LIB
ALIAS=COREAXI4DMACONTROLLER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST GlobalIncludeFileList
ENDLIST
LIST FileManager
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1652758090"
SIZE="3798"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1652758090"
SIZE="912"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="8059"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="2462"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="48752"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="122458"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="6576"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="2069"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="17556"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="227942"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="14709"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="9403"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1652758062"
SIZE="2657"
PARENT="<project>/component/work/AHBtoAPB/AHBtoAPB.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="319"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="8087"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="25157"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="36289"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="122470"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v,hdl"
STATE="utd"
TIME="1652758062"
SIZE="4166"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v,hdl"
STATE="utd"
TIME="1652758062"
SIZE="12238"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v,hdl"
STATE="utd"
TIME="1652758062"
SIZE="4182"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v,hdl"
STATE="utd"
TIME="1652758062"
SIZE="3770"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1652758062"
SIZE="4142"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1652758092"
SIZE="2736"
PARENT="<project>/component/work/Core_APB/Core_APB.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="1239"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1652758092"
SIZE="912"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="4645"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="9100"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="25147"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="36284"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="122465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v,hdl"
STATE="utd"
TIME="1652758092"
SIZE="29701"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v,hdl"
STATE="utd"
TIME="1652758092"
SIZE="4465"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v,hdl"
STATE="utd"
TIME="1652758092"
SIZE="5708"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1652758092"
SIZE="23813"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1652758086"
SIZE="8433"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="10016"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="68504"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_stream_slave_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="28899"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="33308"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="4936"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="2737"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ctrl_if_mux_cdc.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="2463"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_controller.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="16873"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_start_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="4630"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="22397"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="8506"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="10264"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="5424"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="3247"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="27897"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="4498"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="4231"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="5248"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ram_1k20_wrapper.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="2501"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="13722"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="7780"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="2659"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="4461"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="9757"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="12816"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="9278"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="28928"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="16638"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readDataChannel.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="20215"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeAddressChannel.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="18450"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeDataChannel.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="15852"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeResponseChannel.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="18522"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_master.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="15466"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_slave_ram.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="28639"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="21119"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master_application.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="1385"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_to_axi4_lite_bridge.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="43144"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_application.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="22516"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="14361"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf,actgen_cxf"
STATE="utd"
TIME="1652758082"
SIZE="10731"
PARENT="<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.cxf"
PARENT="<project>/component/work/CoreAXI4_Lite/CoreAXI4_Lite.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="125863"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="5029"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4088"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="1933"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="1371"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="2245"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4785"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="2160"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="2827"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="2823"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="14452"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="7971"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="27256"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="10773"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="20887"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="16284"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="26269"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="21282"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="17636"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="3576"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="7274"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="5111"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="10289"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12824"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="13185"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4767"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="16471"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="14452"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4456"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4465"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="5191"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="6207"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="39481"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="7856"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="13155"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="19930"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="14777"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="1433"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="17504"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="6558"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="39235"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="3796"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="19979"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="27174"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="10721"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12313"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="20986"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="24629"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="28137"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="16073"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="38845"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="1348"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="10714"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="9191"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="3236"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="3224"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="11879"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="4070"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="8206"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="14968"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12739"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12909"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="54288"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="3500"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="2245"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="7317"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="1496"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="7653"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="61062"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="24177"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12536"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="15748"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="12977"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="521096"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AHBModel/AHBL_Master.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="13377"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="64960"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="47227"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="18641"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="9861"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/run_user_test_ts.do,do"
STATE="utd"
TIME="1652758081"
SIZE="2548"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/User_Test.v,tb_hdl"
STATE="utd"
TIME="1652758081"
SIZE="442333"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/wave_toplevel.do,do"
STATE="utd"
TIME="1652758081"
SIZE="1926"
PARENT="<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/COREAXI4INTERCONNECT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXI4SRAM/2.7.102/COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1652758181"
SIZE="369"
PARENT="<project>/component/work/SRAM_AXI/SRAM_AXI.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758074"
SIZE="2401"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/mti/scripts/wave.do,do"
STATE="utd"
TIME="1652758074"
SIZE="3973"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="277527"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="4401"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="44479"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="2554"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="7051"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="2579"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="2314"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="2447"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v,tb_hdl"
STATE="utd"
TIME="1652758074"
SIZE="7813"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v,tb_hdl"
STATE="utd"
TIME="1652758074"
SIZE="26606"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreDDRMemCtrlr/2.3.101/CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1652758177"
SIZE="372"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf,actgen_cxf"
STATE="utd"
TIME="1652758161"
SIZE="4135"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="10659"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="15606"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="78701"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="68811"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="43646"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="5657"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="2258"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="55594"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="1573"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="860"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="63181"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="5670"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="1809"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="113148"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="12200"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="6910"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="1728"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="19448"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="1398"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSIMULATION"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="34434"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="3011"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="9254"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="12945"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="12172"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="24045"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="43687"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="11801"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="20421"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="21924"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="10342"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="12939"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="2095"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="26265"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="5795"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="10340"
PARENT="<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/COREDDR_TIP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CORERESET_PF/2.1.100/CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1652758179"
SIZE="485"
PARENT="<project>/component/work/PF_RESET/PF_RESET.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREUART/5.7.100/COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1652758093"
SIZE="573"
PARENT="<project>/component/work/Core_UART/Core_UART.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_CCC/2.2.100/PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758178"
SIZE="279"
PARENT="<project>/component/work/CCC_111MHz/CCC_111MHz.cxf"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_CLK_DIV/1.0.103/PF_CLK_DIV.cxf,actgen_cxf"
STATE="utd"
TIME="1652758080"
SIZE="247"
PARENT="<project>/component/work/CLK_DIV2/CLK_DIV2.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v,hdl"
STATE="utd"
TIME="1652758178"
SIZE="40782"
PARENT="<project>/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/PF_DDR_CFG_INIT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/PF_DDR_CFG_INIT.cxf,actgen_cxf"
STATE="utd"
TIME="1652758178"
SIZE="458"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_INIT_MONITOR/2.0.302/PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1652758098"
SIZE="288"
PARENT="<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_IOD/1.0.218/PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758168"
SIZE="243"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_LANECTRL/2.0.102/PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758168"
SIZE="364"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_NGMUX/1.0.101/ICB_NGMUX_pre_comps.v,hdl"
STATE="utd"
TIME="1652758095"
SIZE="336"
PARENT="<project>/component/Actel/SgCore/PF_NGMUX/1.0.101/PF_NGMUX.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_NGMUX/1.0.101/ICB_NGMUX_syn_comps.v,hdl"
STATE="utd"
TIME="1652758095"
SIZE="333"
PARENT="<project>/component/Actel/SgCore/PF_NGMUX/1.0.101/PF_NGMUX.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_NGMUX/1.0.101/PF_NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1652758095"
SIZE="705"
PARENT="<project>/component/work/NGMUX/NGMUX.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_OSC/1.0.102/PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758096"
SIZE="243"
PARENT="<project>/component/work/OSC_160MHz/OSC_160MHz.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v,hdl"
STATE="utd"
TIME="1652758229"
SIZE="11279"
PARENT="<project>/component/Actel/SgCore/PF_PCIE/2.0.116/PF_PCIE.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_PCIE/2.0.116/PF_PCIE.cxf,actgen_cxf"
STATE="utd"
TIME="1652758229"
SIZE="461"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_TPSRAM/1.1.108/PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1652758188"
SIZE="246"
PARENT="<project>/component/work/SRAM_AXI/SRAM_AXI.cxf"
PARENT="<project>/component/work/tpsram/tpsram.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_TX_PLL/2.0.300/PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758100"
SIZE="246"
PARENT="<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/PF_XCVR_REF_CLK/1.0.103/PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1652758227"
SIZE="252"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/component/work/AHBtoAPB/AHBtoAPB.cxf,actgen_cxf"
STATE="utd"
TIME="1652758062"
SIZE="6869"
ENDFILE
VALUE "<project>/component/work/AHBtoAPB/AHBtoAPB.v,hdl"
STATE="utd"
TIME="1652758062"
SIZE="4778"
PARENT="<project>/component/work/AHBtoAPB/AHBtoAPB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.cxf,actgen_cxf"
STATE="utd"
TIME="1652758069"
SIZE="162151"
ENDFILE
VALUE "<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.v,hdl"
STATE="utd"
TIME="1652758065"
SIZE="249443"
PARENT="<project>/component/work/AXI4_Interconnect/AXI4_Interconnect.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758075"
SIZE="13699"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="9186"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758074"
SIZE="1504"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL.cxf"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758074"
SIZE="460"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v,hdl"
STATE="utd"
TIME="1652758074"
SIZE="20630"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1652758074"
SIZE="9562"
LIBRARY="COREAXITOAHBL_LIB"
PARENT="<project>/component/work/AXItoAHBL/AXItoAHBL_0/AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/AXItoAPB/AXItoAPB.cxf,actgen_cxf"
STATE="utd"
TIME="1652758211"
SIZE="12675"
ENDFILE
VALUE "<project>/component/work/AXItoAPB/AXItoAPB.v,hdl"
STATE="utd"
TIME="1652758211"
SIZE="13539"
PARENT="<project>/component/work/AXItoAPB/AXItoAPB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CCC_111MHz/CCC_111MHz.cxf,actgen_cxf"
STATE="utd"
TIME="1652758079"
SIZE="18131"
ENDFILE
VALUE "<project>/component/work/CCC_111MHz/CCC_111MHz.v,hdl"
STATE="utd"
TIME="1652758079"
SIZE="9823"
PARENT="<project>/component/work/CCC_111MHz/CCC_111MHz.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758079"
SIZE="461"
PARENT="<project>/component/work/CCC_111MHz/CCC_111MHz.cxf"
ENDFILE
VALUE "<project>/component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1652758079"
SIZE="3765"
PARENT="<project>/component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CLK_DIV2/CLK_DIV2.cxf,actgen_cxf"
STATE="utd"
TIME="1652758080"
SIZE="2286"
ENDFILE
VALUE "<project>/component/work/CLK_DIV2/CLK_DIV2.v,hdl"
STATE="utd"
TIME="1652758080"
SIZE="2480"
PARENT="<project>/component/work/CLK_DIV2/CLK_DIV2.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.cxf,actgen_cxf"
STATE="utd"
TIME="1652758080"
SIZE="461"
PARENT="<project>/component/work/CLK_DIV2/CLK_DIV2.cxf"
ENDFILE
VALUE "<project>/component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v,hdl"
STATE="utd"
TIME="1652758080"
SIZE="394"
PARENT="<project>/component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreAXI4_Lite/CoreAXI4_Lite.cxf,actgen_cxf"
STATE="utd"
TIME="1652758084"
SIZE="84269"
ENDFILE
VALUE "<project>/component/work/CoreAXI4_Lite/CoreAXI4_Lite.v,hdl"
STATE="utd"
TIME="1652758082"
SIZE="211835"
PARENT="<project>/component/work/CoreAXI4_Lite/CoreAXI4_Lite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.cxf,actgen_cxf"
STATE="utd"
TIME="1652758087"
SIZE="21004"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="19241"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf,actgen_cxf"
STATE="utd"
TIME="1652758086"
SIZE="4771"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller.cxf"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="3073"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="26036"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="16095"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v,hdl"
STATE="utd"
TIME="1652758086"
SIZE="7812"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/test/coreaxi4dmacontroller_testbench.v,tb_hdl"
STATE="utd"
TIME="1652758086"
SIZE="43963"
LIBRARY="COREAXI4DMACONTROLLER_LIB"
PARENT="<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER.cxf"
MODULE_UNDER_TEST="CoreAXI4DMAController_testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758206"
SIZE="26260"
ENDFILE
VALUE "<project>/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v,hdl"
STATE="utd"
TIME="1652758206"
SIZE="36377"
PARENT="<project>/component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758090"
SIZE="16314"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="28418"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="3622"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1652758090"
SIZE="1867"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL.cxf"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v,hdl"
STATE="utd"
TIME="1652758090"
SIZE="24068"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
STATE="utd"
TIME="1652758090"
SIZE="52652"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/work/Core_AHBL/Core_AHBL_0/Core_AHBL_Core_AHBL_0_CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_APB/Core_APB.cxf,actgen_cxf"
STATE="utd"
TIME="1652758092"
SIZE="8535"
ENDFILE
VALUE "<project>/component/work/Core_APB/Core_APB.v,hdl"
STATE="utd"
TIME="1652758092"
SIZE="12480"
PARENT="<project>/component/work/Core_APB/Core_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART.cxf,actgen_cxf"
STATE="utd"
TIME="1652758094"
SIZE="4782"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="5176"
PARENT="<project>/component/work/Core_UART/Core_UART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/coreparameters.v,tb_hdl"
STATE="utd"
TIME="1652758093"
SIZE="452"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf,actgen_cxf"
STATE="utd"
TIME="1652758093"
SIZE="1887"
PARENT="<project>/component/work/Core_UART/Core_UART.cxf"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/mti/scripts/wave_vlog.do,do"
STATE="utd"
TIME="1652758093"
SIZE="1458"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="12908"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="14272"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="8260"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="20567"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v,hdl"
STATE="utd"
TIME="1652758093"
SIZE="8860"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
STATE="utd"
TIME="1652758093"
SIZE="39118"
PARENT="<project>/component/work/Core_UART/Core_UART_0/Core_UART_Core_UART_0_COREUART.cxf"
MODULE_UNDER_TEST="testbnch"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/NGMUX/NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1652758095"
SIZE="2461"
ENDFILE
VALUE "<project>/component/work/NGMUX/NGMUX.v,hdl"
STATE="utd"
TIME="1652758095"
SIZE="2173"
PARENT="<project>/component/work/NGMUX/NGMUX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.cxf,actgen_cxf"
STATE="utd"
TIME="1652758095"
SIZE="445"
PARENT="<project>/component/work/NGMUX/NGMUX.cxf"
ENDFILE
VALUE "<project>/component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.v,hdl"
STATE="utd"
TIME="1652758095"
SIZE="412"
PARENT="<project>/component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/OSC_160MHz/OSC_160MHz.cxf,actgen_cxf"
STATE="utd"
TIME="1652758097"
SIZE="2383"
ENDFILE
VALUE "<project>/component/work/OSC_160MHz/OSC_160MHz.v,hdl"
STATE="utd"
TIME="1652758096"
SIZE="2121"
PARENT="<project>/component/work/OSC_160MHz/OSC_160MHz.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758096"
SIZE="461"
PARENT="<project>/component/work/OSC_160MHz/OSC_160MHz.cxf"
ENDFILE
VALUE "<project>/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v,hdl"
STATE="utd"
TIME="1652758096"
SIZE="361"
PARENT="<project>/component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.cxf,actgen_cxf"
STATE="utd"
TIME="1652758229"
SIZE="449"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v,hdl"
STATE="utd"
TIME="1652758229"
SIZE="369427"
PARENT="<project>/component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIe_EP.cxf,actgen_cxf"
STATE="utd"
TIME="1652758229"
SIZE="19139"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIe_EP.v,hdl"
STATE="utd"
TIME="1652758229"
SIZE="25505"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1652758227"
SIZE="477"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v,hdl"
STATE="utd"
TIME="1652758227"
SIZE="876"
PARENT="<project>/component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_EP_Demo/PCIe_EP_Demo.cxf,actgen_cxf"
STATE="utd"
TIME="1652758246"
SIZE="14709"
ENDFILE
VALUE "<project>/component/work/PCIe_EP_Demo/PCIe_EP_Demo.v,hdl"
STATE="utd"
TIME="1652758246"
SIZE="82464"
PARENT="<project>/component/work/PCIe_EP_Demo/PCIe_EP_Demo.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1652758098"
SIZE="10119"
ENDFILE
VALUE "<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1652758098"
SIZE="11091"
PARENT="<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.cxf,actgen_cxf"
STATE="utd"
TIME="1652758098"
SIZE="507"
PARENT="<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.cxf"
ENDFILE
VALUE "<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v,hdl"
STATE="utd"
TIME="1652758098"
SIZE="5479"
PARENT="<project>/component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_TL_CLK/PCIe_TL_CLK.cxf,actgen_cxf"
STATE="utd"
TIME="1652758215"
SIZE="2298"
ENDFILE
VALUE "<project>/component/work/PCIe_TL_CLK/PCIe_TL_CLK.v,hdl"
STATE="utd"
TIME="1652758215"
SIZE="4061"
PARENT="<project>/component/work/PCIe_TL_CLK/PCIe_TL_CLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758100"
SIZE="5467"
ENDFILE
VALUE "<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL.v,hdl"
STATE="utd"
TIME="1652758100"
SIZE="4644"
PARENT="<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758100"
SIZE="471"
PARENT="<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL.cxf"
ENDFILE
VALUE "<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v,hdl"
STATE="utd"
TIME="1652758100"
SIZE="2101"
PARENT="<project>/component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758137"
SIZE="447"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1652758137"
SIZE="4632"
PARENT="<project>/component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v,hdl"
STATE="utd"
TIME="1652758138"
SIZE="7042584"
PARENT="<project>/component/work/PF_DDR3_SS/DDRCTRL_0/PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DDRCTRL_0/DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1652758138"
SIZE="431"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DDRCTRL_0/PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1652758138"
SIZE="501"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DDRCTRL_0/sdram_lb_defines_1.v,hdl"
STATE="utd"
TIME="1652758138"
SIZE="2212"
PARENT="<project>/component/work/PF_DDR3_SS/DDRCTRL_0/DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758139"
SIZE="447"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1652758138"
SIZE="2594"
PARENT="<project>/component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf,actgen_cxf"
STATE="utd"
TIME="1652758139"
SIZE="18411"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.v,hdl"
STATE="utd"
TIME="1652758139"
SIZE="189534"
PARENT="<project>/component/work/PF_DDR3_SS/PF_DDR3_SS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758115"
SIZE="479"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758115"
SIZE="40582"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758116"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758116"
SIZE="3993"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758116"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758116"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758117"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758117"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758117"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758117"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758118"
SIZE="471"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758118"
SIZE="10438"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758118"
SIZE="493"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758118"
SIZE="3797"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758119"
SIZE="477"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758119"
SIZE="3787"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758119"
SIZE="473"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758119"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758120"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758120"
SIZE="3786"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758120"
SIZE="473"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758120"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758121"
SIZE="477"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758121"
SIZE="3787"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758121"
SIZE="499"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758121"
SIZE="3732"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758122"
SIZE="481"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758122"
SIZE="3791"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758123"
SIZE="475"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758123"
SIZE="3785"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758129"
SIZE="649"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758129"
SIZE="4829"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758129"
SIZE="3580"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758123"
SIZE="633"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758123"
SIZE="5076"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758123"
SIZE="3572"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758124"
SIZE="485"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758124"
SIZE="3972"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758124"
SIZE="485"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758124"
SIZE="32180"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758125"
SIZE="487"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758125"
SIZE="4731"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758125"
SIZE="507"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758125"
SIZE="3834"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758126"
SIZE="507"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758126"
SIZE="4262"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758126"
SIZE="633"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758126"
SIZE="5076"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758126"
SIZE="3572"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758127"
SIZE="485"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758127"
SIZE="3972"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758127"
SIZE="485"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758127"
SIZE="32186"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758128"
SIZE="487"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758128"
SIZE="4731"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758128"
SIZE="507"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758128"
SIZE="3834"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758129"
SIZE="507"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758129"
SIZE="4262"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1652758135"
SIZE="38985"
ENDFILE
VALUE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1652758130"
SIZE="854486"
PARENT="<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758177"
SIZE="447"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1652758177"
SIZE="4629"
PARENT="<project>/component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v,hdl"
STATE="utd"
TIME="1652758177"
SIZE="7042584"
PARENT="<project>/component/work/PF_DDR4_SS/DDRCTRL_0/PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DDRCTRL_0/DDRCTRL_0.cxf,actgen_cxf"
STATE="utd"
TIME="1652758177"
SIZE="431"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DDRCTRL_0/PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr.cxf,actgen_cxf"
STATE="utd"
TIME="1652758177"
SIZE="501"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DDRCTRL_0/sdram_lb_defines_0.v,hdl"
STATE="utd"
TIME="1652758177"
SIZE="2212"
PARENT="<project>/component/work/PF_DDR4_SS/DDRCTRL_0/DDRCTRL_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1652758178"
SIZE="447"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v,hdl"
STATE="utd"
TIME="1652758178"
SIZE="2594"
PARENT="<project>/component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf,actgen_cxf"
STATE="utd"
TIME="1652758179"
SIZE="18792"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.v,hdl"
STATE="utd"
TIME="1652758178"
SIZE="192294"
PARENT="<project>/component/work/PF_DDR4_SS/PF_DDR4_SS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758156"
SIZE="477"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758156"
SIZE="3785"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758154"
SIZE="479"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758154"
SIZE="40558"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758155"
SIZE="475"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758155"
SIZE="3991"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758155"
SIZE="475"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758155"
SIZE="3782"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758156"
SIZE="471"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758156"
SIZE="7106"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758157"
SIZE="493"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758157"
SIZE="3795"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758157"
SIZE="471"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758157"
SIZE="7106"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758158"
SIZE="477"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758158"
SIZE="3785"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758158"
SIZE="473"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758158"
SIZE="3782"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758159"
SIZE="475"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758159"
SIZE="3784"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758159"
SIZE="473"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758159"
SIZE="3782"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758160"
SIZE="477"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758160"
SIZE="3785"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758160"
SIZE="499"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758160"
SIZE="3730"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758161"
SIZE="481"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758161"
SIZE="3789"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758162"
SIZE="475"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758162"
SIZE="3783"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758168"
SIZE="649"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758168"
SIZE="4827"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758168"
SIZE="3580"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758162"
SIZE="633"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758162"
SIZE="5074"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758162"
SIZE="3572"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758163"
SIZE="485"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758163"
SIZE="3970"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758163"
SIZE="485"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758163"
SIZE="32164"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758164"
SIZE="487"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758164"
SIZE="4729"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758164"
SIZE="507"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758164"
SIZE="3832"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758165"
SIZE="507"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758165"
SIZE="4260"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf,actgen_cxf"
STATE="utd"
TIME="1652758165"
SIZE="633"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v,hdl"
STATE="utd"
TIME="1652758165"
SIZE="5074"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v,hdl"
STATE="utd"
TIME="1652758165"
SIZE="3572"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758166"
SIZE="485"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758166"
SIZE="3970"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758166"
SIZE="485"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758166"
SIZE="32170"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758167"
SIZE="487"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758167"
SIZE="4729"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758167"
SIZE="507"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758167"
SIZE="3832"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758168"
SIZE="507"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v,hdl"
STATE="utd"
TIME="1652758168"
SIZE="4260"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf,actgen_cxf"
STATE="utd"
TIME="1652758174"
SIZE="42364"
ENDFILE
VALUE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v,hdl"
STATE="utd"
TIME="1652758169"
SIZE="859585"
PARENT="<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_RESET/PF_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1652758180"
SIZE="2848"
ENDFILE
VALUE "<project>/component/work/PF_RESET/PF_RESET.v,hdl"
STATE="utd"
TIME="1652758179"
SIZE="2585"
PARENT="<project>/component/work/PF_RESET/PF_RESET.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v,hdl"
STATE="utd"
TIME="1652758179"
SIZE="1513"
PARENT="<project>/component/work/PF_RESET/PF_RESET_0/PF_RESET_PF_RESET_0_CORERESET_PF.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/PF_RESET/PF_RESET_0/PF_RESET_PF_RESET_0_CORERESET_PF.cxf,actgen_cxf"
STATE="utd"
TIME="1652758179"
SIZE="820"
PARENT="<project>/component/work/PF_RESET/PF_RESET.cxf"
ENDFILE
VALUE "<project>/component/work/PF_RESET/PF_RESET_0/test/corereset_pf_tb.v,tb_hdl"
STATE="utd"
TIME="1652758179"
SIZE="2988"
PARENT="<project>/component/work/PF_RESET/PF_RESET_0/PF_RESET_PF_RESET_0_CORERESET_PF.cxf"
MODULE_UNDER_TEST="corereset_pf_tb"
SIMULATION_TIME=""
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v,hdl"
STATE="utd"
TIME="1652758181"
SIZE="22624"
PARENT="<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v,hdl"
STATE="utd"
TIME="1652758181"
SIZE="96145"
PARENT="<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v,hdl"
STATE="utd"
TIME="1652758181"
SIZE="114613"
PARENT="<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v,hdl"
STATE="utd"
TIME="1652758181"
SIZE="11485"
PARENT="<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/COREAXI4SRAM_0/SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1652758181"
SIZE="998"
PARENT="<project>/component/work/SRAM_AXI/SRAM_AXI.cxf"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1652758184"
SIZE="740"
PARENT="<project>/component/work/SRAM_AXI/SRAM_AXI.cxf"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1652758183"
SIZE="5485"
PARENT="<project>/component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/SRAM_AXI.cxf,actgen_cxf"
STATE="utd"
TIME="1652758185"
SIZE="12464"
ENDFILE
VALUE "<project>/component/work/SRAM_AXI/SRAM_AXI.v,hdl"
STATE="utd"
TIME="1652758184"
SIZE="31912"
PARENT="<project>/component/work/SRAM_AXI/SRAM_AXI.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/tpsram/tpsram.cxf,actgen_cxf"
STATE="utd"
TIME="1652758188"
SIZE="4835"
ENDFILE
VALUE "<project>/component/work/tpsram/tpsram.v,hdl"
STATE="utd"
TIME="1652758188"
SIZE="3490"
PARENT="<project>/component/work/tpsram/tpsram.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1652758188"
SIZE="714"
PARENT="<project>/component/work/tpsram/tpsram.cxf"
ENDFILE
VALUE "<project>/component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.v,hdl"
STATE="utd"
TIME="1652758187"
SIZE="4375"
PARENT="<project>/component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/UART_SD/UART_SD.cxf,actgen_cxf"
STATE="utd"
TIME="1652758196"
SIZE="11414"
ENDFILE
VALUE "<project>/component/work/UART_SD/UART_SD.v,hdl"
STATE="utd"
TIME="1652758195"
SIZE="12737"
PARENT="<project>/component/work/UART_SD/UART_SD.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/constraint/fp/fp_constraints.pdc,fp_pdc"
STATE="utd"
TIME="1652758278"
SIZE="1464"
ENDFILE
VALUE "<project>/constraint/io/io_constraints.pdc,io_pdc"
STATE="utd"
TIME="1652758278"
SIZE="18077"
ENDFILE
VALUE "<project>/constraint/PCIe_EP_Demo_derived_constraints.sdc,sdc"
STATE="utd"
TIME="1652758354"
SIZE="14325"
ENDFILE
VALUE "<project>/constraint/timing_user_constraints.sdc,sdc"
STATE="utd"
TIME="1652758356"
SIZE="417"
ENDFILE
VALUE "<project>/hdl/AXI4DMA_INIT.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="20685"
ENDFILE
VALUE "<project>/hdl/AXI_IO_CTRL.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="13035"
ENDFILE
VALUE "<project>/hdl/CMD_CTRLR.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="17351"
ENDFILE
VALUE "<project>/hdl/Debounce.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="3479"
ENDFILE
VALUE "<project>/hdl/PATTERN_GEN_CHECKER.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="16468"
ENDFILE
VALUE "<project>/hdl/SW_Debounce.v,hdl"
STATE="utd"
TIME="1652758058"
SIZE="1570"
ENDFILE
VALUE "<project>/simulation/axi_mstr_ram_init.mem,sim"
STATE="utd"
TIME="1652758088"
SIZE="2558"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1652758093"
SIZE="1229"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1652758090"
SIZE="26241"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1652758090"
SIZE="6518"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1652758090"
SIZE="6200"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1652758090"
SIZE="6200"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1652758090"
SIZE="12178"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1652758092"
SIZE="8016"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/CoreAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/master.bfm,sim"
STATE="utd"
TIME="1652758063"
SIZE="2823"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/PCIE_1_compile_bfm.tcl,sim"
STATE="utd"
TIME="1652758229"
SIZE="567"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/simulation/PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
STATE="utd"
TIME="1652758229"
SIZE="434"
PARENT="<project>/component/work/PCIe_EP/PCIe_EP.cxf"
ENDFILE
VALUE "<project>/simulation/ram_init.mem,sim"
STATE="utd"
TIME="1652758075"
SIZE="1278"
PARENT="<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/COREAXITOAHBL.cxf"
ENDFILE
VALUE "<project>/simulation/slave_0_ram_init.mem,sim"
STATE="utd"
TIME="1652758088"
SIZE="81918"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>/simulation/slave_1_ram_init.mem,sim"
STATE="utd"
TIME="1652758088"
SIZE="81918"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>/simulation/slave_2_ram_init.mem,sim"
STATE="utd"
TIME="1652758088"
SIZE="81918"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>/simulation/stream_ram_init.mem,sim"
STATE="utd"
TIME="1652758088"
SIZE="81918"
PARENT="<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/COREAXI4DMACONTROLLER.cxf"
ENDFILE
VALUE "<project>/synthesis/PCIe_EP_Demo.so,so"
STATE="utd"
TIME="1652758724"
SIZE="272"
ENDFILE
VALUE "<project>/synthesis/PCIe_EP_Demo.vm,syn_vm"
STATE="utd"
TIME="1652758712"
SIZE="24412682"
ENDFILE
VALUE "<project>/synthesis/PCIe_EP_Demo_syn.prj,prj"
STATE="utd"
TIME="1652761137"
SIZE="56788"
ENDFILE
VALUE "<project>/synthesis/PCIe_EP_Demo_vm.sdc,syn_sdc"
STATE="utd"
TIME="1652758716"
SIZE="28616"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "Core_UART_Core_UART_0_COREUART::work"
FILE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/Core_UART/Core_UART_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
VALUE "<project>/component/work/Core_UART/Core_UART_0/mti/scripts/wave_vlog.do,do"
ENDLIST
ENDLIST
LIST "COREAXI4INTERCONNECT::work"
FILE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v,hdl"
LIST Other_Association
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AHBModel/AHBL_Master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/User_Test.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/run_user_test_ts.do,do"
ENDLIST
ENDLIST
LIST "PCIe_EP::work"
FILE "<project>/component/work/PCIe_EP/PCIe_EP.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
VALUE "<project>/simulation/PCIE_1_compile_bfm.tcl,sim"
ENDLIST
ENDLIST
LIST "PCIe_EP_Demo::work"
FILE "<project>/component/work/PCIe_EP_Demo/PCIe_EP_Demo.v,hdl"
LIST SynthesisConstraints
VALUE "<project>/constraint/PCIe_EP_Demo_derived_constraints.sdc,sdc"
VALUE "<project>/constraint/timing_user_constraints.sdc,sdc"
ENDLIST
LIST TimingConstraints
VALUE "<project>/constraint/PCIe_EP_Demo_derived_constraints.sdc,sdc"
VALUE "<project>/constraint/timing_user_constraints.sdc,sdc"
ENDLIST
LIST PNRConstraints
VALUE "<project>/constraint/PCIe_EP_Demo_derived_constraints.sdc,sdc"
VALUE "<project>/constraint/timing_user_constraints.sdc,sdc"
VALUE "<project>/constraint/io/io_constraints.pdc,io_pdc"
VALUE "<project>/constraint/fp/fp_constraints.pdc,fp_pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>/synthesis/PCIe_EP_Demo.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST synthesis_implementations
VALUE "synthesis"
ENDLIST
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK::work"
FILE "<project>/component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK::work"
FILE "<project>/component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v,hdl"
LIST Other_Association
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v,hdl"
ENDLIST
ENDLIST
LIST "PF_RESET_PF_RESET_0_CORERESET_PF::work"
FILE "<project>/component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/PF_RESET/PF_RESET_0/test/corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB"
FILE "<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB"
FILE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB"
FILE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v,tb_hdl"
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::COREAXI4DMACONTROLLER_LIB"
FILE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v,hdl"
LIST Other_Association
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_application.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master_application.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_slave_ram.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_to_axi4_lite_bridge.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readAddressChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readDataChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeAddressChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeDataChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeResponseChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect.v,tb_hdl"
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/test/coreaxi4dmacontroller_testbench.v,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB"
FILE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/mti/scripts/wave_user.do,do"
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
ENDLIST
LIST Other_Association
LIST COREAXI4INTERCONNECT
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AHBModel/AHBL_Master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/User_Test.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/run_user_test_ts.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v,tb_hdl"
VALUE "<project>/component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST Core_AHBL_Core_AHBL_0_CoreAHBLite
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslave.v,tb_hdl"
VALUE "<project>/component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/test/user/testbench.v,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_main.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apb.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslave.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/test/user/testbench.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.2.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_firmware_driver_model.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/coreaxi4dmacontroller_application.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master_application.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_slave_ram.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_to_axi4_lite_bridge.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readAddressChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readDataChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeAddressChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeDataChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeResponseChannel.v,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect.v,tb_hdl"
VALUE "<project>/component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/test/coreaxi4dmacontroller_testbench.v,tb_hdl"
ENDLIST
LIST Core_UART_Core_UART_0_COREUART
VALUE "<project>/component/work/Core_UART/Core_UART_0/coreparameters.v,tb_hdl"
VALUE "<project>/component/work/Core_UART/Core_UART_0/rtl/vlog/test/user/testbnch.v,tb_hdl"
VALUE "<project>/component/work/Core_UART/Core_UART_0/mti/scripts/wave_vlog.do,do"
ENDLIST
LIST PCIe_EP
VALUE "<project>/simulation/PCIe_EP_PCIex4_0_PF_PCIE_PCIE_1_user.bfm,sim"
VALUE "<project>/simulation/PCIE_1_compile_bfm.tcl,sim"
ENDLIST
LIST PF_DDR3_SS_DDRPHY_BLK
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v,hdl"
ENDLIST
LIST PF_DDR4_SS_DDRPHY_BLK
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_no_training.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/OE_GLUE_LOGIC.v,hdl"
VALUE "<project>/component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SIM.v,hdl"
ENDLIST
LIST PF_RESET_PF_RESET_0_CORERESET_PF
VALUE "<project>/component/work/PF_RESET/PF_RESET_0/test/corereset_pf_tb.v,tb_hdl"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
SdfCorner=slow_lv_ht
PliPath=/captures/daily_builds/soc/lin/soc_lin_May12_1446/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so
UseCustomPliPath=false
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
OnDemandBuildDH=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=TRUE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
AbortFlowOn3.3V_IO_ON=FALSE
InstantiateInSmartDesign=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME2"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="/soft/sqatest5/releases/production/Synopsys/Synplify/lin/synplify_S202109M/bin/synplify_pro"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME Pro"
FUNCTION="Simulation"
TOOL="ModelSim Pro Edition"
LOCATION="vsim"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="identify_debugger"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "PCIe_EP_Demo::work"
LIST Impl1
ideSYNTHESIS(<project>/synthesis/PCIe_EP_Demo.vm,syn_vm)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
UseFhbAutoInst=FALSE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Run Programming Action:PCIe_EP_Demo_PROGRAM.log
SmartDesign;PCIe_EP_Demo;0
SmartDesign;PCIe_TL_CLK;0
StartPage;StartPage;0
ACTIVEVIEW;PCIe_TL_CLK
ENDLIST
LIST ModuleSubBlockList
LIST "AHBtoAPB::work","component/work/AHBtoAPB/AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
ENDLIST
LIST "APB_IF::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v","FALSE","FALSE"
ENDLIST
LIST "APB_IOG_CTRL_SM::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "AXI4_Interconnect::work","component/work/AXI4_Interconnect/AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "axi4dma_init::work","hdl/AXI4DMA_INIT.v","FALSE","FALSE"
ENDLIST
LIST "axi_io_ctrl::work","hdl/AXI_IO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "AXItoAHBL::work","component/work/AXItoAHBL/AXItoAHBL.v","TRUE","FALSE"
SUBBLOCK "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v","FALSE","FALSE"
ENDLIST
LIST "AXItoAPB::work","component/work/AXItoAPB/AXItoAPB.v","TRUE","FALSE"
SUBBLOCK "AHBtoAPB::work","component/work/AHBtoAPB/AHBtoAPB.v","TRUE","FALSE"
SUBBLOCK "AXItoAHBL::work","component/work/AXItoAHBL/AXItoAHBL.v","TRUE","FALSE"
SUBBLOCK "Core_AHBL::work","component/work/Core_AHBL/Core_AHBL.v","TRUE","FALSE"
SUBBLOCK "Core_APB::work","component/work/Core_APB/Core_APB.v","TRUE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_revision::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "CCC_111MHz::work","component/work/CCC_111MHz/CCC_111MHz.v","TRUE","FALSE"
SUBBLOCK "CCC_111MHz_CCC_111MHz_0_PF_CCC::work","component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CCC_111MHz_CCC_111MHz_0_PF_CCC::work","component/work/CCC_111MHz/CCC_111MHz_0/CCC_111MHz_CCC_111MHz_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "CLK_DIV2::work","component/work/CLK_DIV2/CLK_DIV2.v","TRUE","FALSE"
SUBBLOCK "CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV::work","component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v","FALSE","FALSE"
ENDLIST
LIST "CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV::work","component/work/CLK_DIV2/CLK_DIV2_0/CLK_DIV2_CLK_DIV2_0_PF_CLK_DIV.v","FALSE","FALSE"
ENDLIST
LIST "cmd_ctrlr::work","hdl/CMD_CTRLR.v","FALSE","FALSE"
ENDLIST
LIST "Core_AHBL::work","component/work/Core_AHBL/Core_AHBL.v","TRUE","FALSE"
SUBBLOCK "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
ENDLIST
LIST "Core_APB::work","component/work/Core_APB/Core_APB.v","TRUE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART::work","component/work/Core_UART/Core_UART.v","TRUE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_COREUART::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Clock_gen::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_COREUART::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Clock_gen::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Clock_gen.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Rx_async::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_Tx_async::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_fifo_256x8::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_fifo_256x8::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_fifo_ctrl_256::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_fifo_ctrl_256::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
SUBBLOCK "Core_UART_Core_UART_0_ram256x8_g5::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_ram256x8_g5::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/fifo_256x8_g5.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Rx_async::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Rx_async.v","FALSE","FALSE"
ENDLIST
LIST "Core_UART_Core_UART_0_Tx_async::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/Tx_async.v","FALSE","FALSE"
ENDLIST
LIST "CoreAXI4_Lite::work","component/work/CoreAXI4_Lite/CoreAXI4_Lite.v","TRUE","FALSE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v","FALSE","FALSE"
ENDLIST
LIST "COREAXI4INTERCONNECT::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Axi4CrossBar::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller::work","component/work/CoreDMA_Controller/CoreDMA_Controller.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_IO_CTRL::work","component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v","TRUE","FALSE"
SUBBLOCK "CoreAXI4_Lite::work","component/work/CoreAXI4_Lite/CoreAXI4_Lite.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_Controller::work","component/work/CoreDMA_Controller/CoreDMA_Controller.v","TRUE","FALSE"
SUBBLOCK "UART_SD::work","component/work/UART_SD/UART_SD.v","TRUE","FALSE"
SUBBLOCK "axi4dma_init::work","hdl/AXI4DMA_INIT.v","FALSE","FALSE"
SUBBLOCK "axi_io_ctrl::work","hdl/AXI_IO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "ddr4_vref::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v","FALSE","FALSE"
ENDLIST
LIST "ddr_init_iterator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v","FALSE","FALSE"
ENDLIST
LIST "debounce::work","hdl/Debounce.v","FALSE","FALSE"
ENDLIST
LIST "DLL_MON::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v","FALSE","FALSE"
ENDLIST
LIST "dq_align_dqs_optimization::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Axi4CrossBar::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Axi4CrossBar.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DERR_Slave::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RespController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_BitScan0::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DERR_Slave::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DERR_Slave.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_revision::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/Revision.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RespController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RespController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlaveDataMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveDataMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/SlaveDataMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TargetMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_TransactionController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_BitScan0::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/BitScan0.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP_INT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v","FALSE","FALSE"
ENDLIST
LIST "COREDDR_TIP_INT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_INT.v","FALSE","FALSE"
SUBBLOCK "ddr_init_iterator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr_init_iterator.v","FALSE","FALSE"
SUBBLOCK "LANE_ALIGNMENT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "TIP_CTRL_BLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "register_bank::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v","FALSE","FALSE"
ENDLIST
LIST "data_transition_detector::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "DELAY_CTRL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "flag_generator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
SUBBLOCK "data_transition_detector::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
SUBBLOCK "noisy_data_detector::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "G5_APBLINK_MASTER::work","component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v","FALSE","FALSE"
ENDLIST
LIST "IOG_IF::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v","FALSE","FALSE"
SUBBLOCK "APB_IOG_CTRL_SM::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IOG_CTRL_SM.v","FALSE","FALSE"
ENDLIST
LIST "LANE_ALIGNMENT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_ALIGNMENT.v","FALSE","FALSE"
SUBBLOCK "FIFO_BLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "LANE_CTRL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "LEVELLING::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v","FALSE","FALSE"
SUBBLOCK "DELAY_CTRL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DELAY_CTRL.v","FALSE","FALSE"
SUBBLOCK "IOG_IF::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/IOG_IF.v","FALSE","FALSE"
SUBBLOCK "RDLVL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v","FALSE","FALSE"
SUBBLOCK "TRN_COMPLETE::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v","FALSE","FALSE"
SUBBLOCK "VREF_TR::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v","FALSE","FALSE"
SUBBLOCK "WRLVL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v","FALSE","FALSE"
ENDLIST
LIST "noisy_data_detector::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR_CFG_INIT::work","component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PHY_SIG_MOD::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL.v","FALSE","FALSE"
SUBBLOCK "RDLVL_SMS::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_SMS::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_SMS.v","FALSE","FALSE"
SUBBLOCK "RDLVL_TRAIN::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v","FALSE","FALSE"
ENDLIST
LIST "register_bank::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/register_bank.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_SLVIF.v","FALSE","FALSE"
ENDLIST
LIST "TIP_CTRL_BLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TIP_CTRL_BLK.v","FALSE","FALSE"
SUBBLOCK "APB_IF::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/APB_IF.v","FALSE","FALSE"
SUBBLOCK "DLL_MON::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/DLL_MON.v","FALSE","FALSE"
SUBBLOCK "TRN_CLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "ddr4_vref::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ddr4_vref.v","FALSE","FALSE"
SUBBLOCK "LEVELLING::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LEVELLING.v","FALSE","FALSE"
SUBBLOCK "PHY_SIG_MOD::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/PHY_SIG_MOD.v","FALSE","FALSE"
SUBBLOCK "write_callibrator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "TRN_COMPLETE::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_COMPLETE.v","FALSE","FALSE"
ENDLIST
LIST "VREF_TR::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/VREF_TR.v","FALSE","FALSE"
ENDLIST
LIST "write_callibrator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/write_callibrator.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL.v","FALSE","FALSE"
SUBBLOCK "WRLVL_BOT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_AddressController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/AddressController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TargetMuxController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TargetMuxController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterControl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterControl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_TransactionController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/TransactionController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DependenceChecker::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DependenceChecker.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_WriteDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/WriteDataMux.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Bin2Gray::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Bin2Gray.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlaveConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlaveConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvDataWidthConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvDataWidthConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RegSliceFull::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegSliceFull.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterAddressDecoder::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/MasterAddressDecoder.v","FALSE","FALSE"
ENDLIST
LIST "FIFO_BLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/FIFO_BLK.v","FALSE","FALSE"
SUBBLOCK "ram_simple_dp::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "gate_training::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v","FALSE","FALSE"
ENDLIST
LIST "LANE_CTRL::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/LANE_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "NGMUX::work","component/work/NGMUX/NGMUX.v","TRUE","FALSE"
SUBBLOCK "NGMUX_NGMUX_0_PF_NGMUX::work","component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.v","FALSE","FALSE"
ENDLIST
LIST "NGMUX_NGMUX_0_PF_NGMUX::work","component/work/NGMUX/NGMUX_0/NGMUX_NGMUX_0_PF_NGMUX.v","FALSE","FALSE"
ENDLIST
LIST "OSC_160MHz::work","component/work/OSC_160MHz/OSC_160MHz.v","TRUE","FALSE"
SUBBLOCK "OSC_160MHz_OSC_160MHz_0_PF_OSC::work","component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "OSC_160MHz_OSC_160MHz_0_PF_OSC::work","component/work/OSC_160MHz/OSC_160MHz_0/OSC_160MHz_OSC_160MHz_0_PF_OSC.v","FALSE","FALSE"
ENDLIST
LIST "pattern_gen_checker::work","hdl/PATTERN_GEN_CHECKER.v","FALSE","FALSE"
SUBBLOCK "tpsram::work","component/work/tpsram/tpsram.v","TRUE","FALSE"
ENDLIST
LIST "PCIe_EP::work","component/work/PCIe_EP/PCIe_EP.v","TRUE","FALSE"
SUBBLOCK "PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK::work","component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
SUBBLOCK "PCIe_EP_PCIex4_0_PF_PCIE::work","component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v","FALSE","FALSE"
SUBBLOCK "PCIe_TL_CLK::work","component/work/PCIe_TL_CLK/PCIe_TL_CLK.v","TRUE","FALSE"
SUBBLOCK "PCIe_TX_PLL::work","component/work/PCIe_TX_PLL/PCIe_TX_PLL.v","TRUE","FALSE"
SUBBLOCK "sw_debounce::work","hdl/SW_Debounce.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_EP_Demo::work","component/work/PCIe_EP_Demo/PCIe_EP_Demo.v","TRUE","FALSE"
SUBBLOCK "AXI4_Interconnect::work","component/work/AXI4_Interconnect/AXI4_Interconnect.v","TRUE","FALSE"
SUBBLOCK "AXItoAPB::work","component/work/AXItoAPB/AXItoAPB.v","TRUE","FALSE"
SUBBLOCK "CCC_111MHz::work","component/work/CCC_111MHz/CCC_111MHz.v","TRUE","FALSE"
SUBBLOCK "CoreDMA_IO_CTRL::work","component/work/CoreDMA_IO_CTRL/CoreDMA_IO_CTRL.v","TRUE","FALSE"
SUBBLOCK "PCIe_EP::work","component/work/PCIe_EP/PCIe_EP.v","TRUE","FALSE"
SUBBLOCK "PF_DDR3_SS::work","component/work/PF_DDR3_SS/PF_DDR3_SS.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS::work","component/work/PF_DDR4_SS/PF_DDR4_SS.v","TRUE","FALSE"
SUBBLOCK "PF_RESET::work","component/work/PF_RESET/PF_RESET.v","TRUE","FALSE"
SUBBLOCK "SRAM_AXI::work","component/work/SRAM_AXI/SRAM_AXI.v","TRUE","FALSE"
ENDLIST
LIST "PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK::work","component/work/PCIe_EP/PCIe_REF_CLK_0/PCIe_EP_PCIe_REF_CLK_0_PF_XCVR_REF_CLK.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_EP_PCIex4_0_PF_PCIE::work","component/work/PCIe_EP/PCIex4_0/PCIe_EP_PCIex4_0_PF_PCIE.v","FALSE","FALSE"
SUBBLOCK "G5_APBLINK_MASTER::work","component/Actel/SgCore/PF_PCIE/2.0.116/g5_apblink_master.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_INIT_MONITOR::work","component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.v","TRUE","FALSE"
SUBBLOCK "PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR::work","component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR::work","component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR_0/PCIe_INIT_MONITOR_PCIe_INIT_MONITOR_0_PF_INIT_MONITOR.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_TL_CLK::work","component/work/PCIe_TL_CLK/PCIe_TL_CLK.v","TRUE","FALSE"
SUBBLOCK "CLK_DIV2::work","component/work/CLK_DIV2/CLK_DIV2.v","TRUE","FALSE"
SUBBLOCK "NGMUX::work","component/work/NGMUX/NGMUX.v","TRUE","FALSE"
SUBBLOCK "OSC_160MHz::work","component/work/OSC_160MHz/OSC_160MHz.v","TRUE","FALSE"
SUBBLOCK "PCIe_INIT_MONITOR::work","component/work/PCIe_INIT_MONITOR/PCIe_INIT_MONITOR.v","TRUE","FALSE"
ENDLIST
LIST "PCIe_TX_PLL::work","component/work/PCIe_TX_PLL/PCIe_TX_PLL.v","TRUE","FALSE"
SUBBLOCK "PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL::work","component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL::work","component/work/PCIe_TX_PLL/PCIe_TX_PLL_0/PCIe_TX_PLL_PCIe_TX_PLL_0_PF_TX_PLL.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS::work","component/work/PF_DDR3_SS/PF_DDR3_SS.v","TRUE","FALSE"
SUBBLOCK "PF_DDR3_SS_CCC_0_PF_CCC::work","component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK::work","component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR3_SS_DLL_0_PF_CCC::work","component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component/work/PF_DDR3_SS/DDRCTRL_0/CoreDDRMemCtrlr_1.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_CCC_0_PF_CCC::work","component/work/PF_DDR3_SS/CCC_0/PF_DDR3_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK::work","component/work/PF_DDR3_SS_DDRPHY_BLK/PF_DDR3_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR3_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_12/PF_DDR3_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_13/PF_DDR3_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_14/PF_DDR3_SS_DDRPHY_BLK_IOD_A_14_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_A_15/PF_DDR3_SS_DDRPHY_BLK_IOD_A_15_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BA/PF_DDR3_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CKE/PF_DDR3_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_ODT/PF_DDR3_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR3_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR3_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR3_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR3_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR3_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR3_SS_DLL_0_PF_CCC::work","component/work/PF_DDR3_SS/DLL_0/PF_DDR3_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS::work","component/work/PF_DDR4_SS/PF_DDR4_SS.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_CCC_0_PF_CCC::work","component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK::work","component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_DLL_0_PF_CCC::work","component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRCTRL_0_CoreDDRMemCtrlr::work","component/work/PF_DDR4_SS/DDRCTRL_0/CoreDDRMemCtrlr_0.v","FALSE","FALSE"
SUBBLOCK "PF_DDR_CFG_INIT::work","component/Actel/SgCore/PF_DDR_CFG_INIT/1.0.100/cfg_init.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_CCC_0_PF_CCC::work","component/work/PF_DDR4_SS/CCC_0/PF_DDR4_SS_CCC_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK::work","component/work/PF_DDR4_SS_DDRPHY_BLK/PF_DDR4_SS_DDRPHY_BLK.v","TRUE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
SUBBLOCK "COREDDR_TIP::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/CoreDDR_TIP_SYN.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_11_0/PF_DDR4_SS_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_12/PF_DDR4_SS_DDRPHY_BLK_IOD_A_12_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_A_13/PF_DDR4_SS_DDRPHY_BLK_IOD_A_13_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ACT_N/PF_DDR4_SS_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BA/PF_DDR4_SS_DDRPHY_BLK_IOD_BA_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BCLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_BG/PF_DDR4_SS_DDRPHY_BLK_IOD_BG_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CKE/PF_DDR4_SS_DDRPHY_BLK_IOD_CKE_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_CS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_CS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_ODT/PF_DDR4_SS_DDRPHY_BLK_IOD_ODT_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RAS_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_REF_CLK_TRAINING/PF_DDR4_SS_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_RESET_N/PF_DDR4_SS_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/IOD_WE_N/PF_DDR4_SS_DDRPHY_BLK_IOD_WE_N_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_0_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_CTRL/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DM/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQ/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQS/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_DQSW_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_DQSW_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANE_1_IOD_READ_TRAINING/PF_DDR4_SS_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v","FALSE","FALSE"
SUBBLOCK "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL_PAUSE_SYNC::work","component/work/PF_DDR4_SS_DDRPHY_BLK/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v","FALSE","FALSE"
ENDLIST
LIST "PF_DDR4_SS_DLL_0_PF_CCC::work","component/work/PF_DDR4_SS/DLL_0/PF_DDR4_SS_DLL_0_PF_CCC.v","FALSE","FALSE"
ENDLIST
LIST "PF_RESET::work","component/work/PF_RESET/PF_RESET.v","TRUE","FALSE"
SUBBLOCK "PF_RESET_PF_RESET_0_CORERESET_PF::work","component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "PF_RESET_PF_RESET_0_CORERESET_PF::work","component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "ram_simple_dp::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/ram_simple_dp.v","FALSE","FALSE"
ENDLIST
LIST "RDLVL_TRAIN::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/RDLVL_TRAIN.v","FALSE","FALSE"
SUBBLOCK "dq_align_dqs_optimization::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/dq_align_dqs_optimization.v","FALSE","FALSE"
SUBBLOCK "gate_training::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/gate_training.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI::work","component/work/SRAM_AXI/SRAM_AXI.v","TRUE","FALSE"
SUBBLOCK "SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
SUBBLOCK "SRAM_AXI_COREAXI4SRAM_0_COREAXI4SRAM::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_ECC::work","component/work/SRAM_AXI/COREAXI4SRAM_0/rtl/vlog/core/CoreAXI4SRAM_MAINCTRL_ECC.v","FALSE","FALSE"
ENDLIST
LIST "SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM::work","component/work/SRAM_AXI/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "sw_debounce::work","hdl/SW_Debounce.v","FALSE","FALSE"
SUBBLOCK "debounce::work","hdl/Debounce.v","FALSE","FALSE"
ENDLIST
LIST "tpsram::work","component/work/tpsram/tpsram.v","TRUE","FALSE"
SUBBLOCK "tpsram_tpsram_0_PF_TPSRAM::work","component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "tpsram_tpsram_0_PF_TPSRAM::work","component/work/tpsram/tpsram_0/tpsram_tpsram_0_PF_TPSRAM.v","FALSE","FALSE"
ENDLIST
LIST "trn_bclksclk::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v","FALSE","FALSE"
ENDLIST
LIST "TRN_CLK::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/TRN_CLK.v","FALSE","FALSE"
SUBBLOCK "flag_generator::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/flag_generator.v","FALSE","FALSE"
SUBBLOCK "trn_bclksclk::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_bclksclk.v","FALSE","FALSE"
SUBBLOCK "trn_cmd_addr::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v","FALSE","FALSE"
SUBBLOCK "trn_dqsw::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "trn_cmd_addr::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_cmdaddr.v","FALSE","FALSE"
ENDLIST
LIST "trn_dqsw::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/trn_dqsw.v","FALSE","FALSE"
ENDLIST
LIST "UART_SD::work","component/work/UART_SD/UART_SD.v","TRUE","FALSE"
SUBBLOCK "Core_UART::work","component/work/Core_UART/Core_UART.v","TRUE","FALSE"
SUBBLOCK "cmd_ctrlr::work","hdl/CMD_CTRLR.v","FALSE","FALSE"
SUBBLOCK "pattern_gen_checker::work","hdl/PATTERN_GEN_CHECKER.v","FALSE","FALSE"
ENDLIST
LIST "WRLVL_BOT::work","component/Actel/DirectCore/COREDDR_TIP/2.1.101/rtl/vlog/core/WRLVL_BOT.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
ENDLIST
LIST "corereset_pf_tb::work","component/work/PF_RESET/PF_RESET_0/test/corereset_pf_tb.v","FALSE","TRUE"
SUBBLOCK "PF_RESET_PF_RESET_0_CORERESET_PF::work","component/work/PF_RESET/PF_RESET_0/core/corereset_pf.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Master::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AHBModel/AHBL_Master.v","FALSE","TRUE"
ENDLIST
LIST "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_AHB_SM::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_AHB_SM::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/AHB_SM.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvAXI4ID::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvAXI4ID.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvAxi4ProtocolConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtocolConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvRead::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvRead.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_SlvAxi4ProtConvWrite::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvAxi4ProtConvWrite.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4MasterGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4MasterGen.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_readWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_readWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Rd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Rd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_byte2bit::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/byte2bit.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvrd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvrd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_DownConv_writeWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_writeWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_Hold_Reg_Wr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/DWC_DownConv_Hold_Reg_Wr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_preCalcCmdFifoWrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_brespCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_brespCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_CmdFifoWriteCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_DownConv_widthConvwr::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_DownConv_widthConvwr.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcRChan_Ctrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_Hold_Reg_Ctrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/Axi4Convertors/Hold_Reg_Ctrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_Hold_Reg::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_Hold_Reg.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChan_ReadDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_Wchan_WriteDataFifoCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_upsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_upsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_BChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_BChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_AChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_AChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_RChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_RChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_WChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_WChannel.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DWC_UpConv_preCalcAChannel::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DWC_UpConv_preCalcAChannel.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MasterConvertor::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MasterConvertor.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrAHBtoAXI4Converter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrAHBtoAXI4Converter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ResetSycnc::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ResetSycnc.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RegisterSlice::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RegisterSlice.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrProtocolConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrProtocolConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_MstrDataWidthConv::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/MstrDataWidthConv.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_UpConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/UpConverter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DownConverter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/DownConverter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_ReadDataController::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataController.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RdFifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RdFifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_ReadDataMux::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/ReadDataMux.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RequestQual::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RequestQual.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RoundRobinArb::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/RoundRobinArb.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_SlvClockDomainCrossing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/SlvClockDomainCrossing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_downsizing::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_downsizing.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_ASyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/DualPort_Ram_SyncWr_ASyncRd.v","FALSE","TRUE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_CDC_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_rdCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_rdCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_wrCtrl::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_wrCtrl.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_CDC_grayCodeCounter::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/CDC_grayCodeCounter.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FIFO::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_FIFO_CTRL::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/FIFO_CTRL.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_FifoDualPort::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/FifoDualPort.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_FF_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_FF_SyncWr_SyncRd.v","FALSE","FALSE"
SUBBLOCK "caxi4interconnect_DualPort_RAM_SyncWr_SyncRd::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4CrossBar/DualPort_Ram_SyncWr_SyncRd.v","FALSE","FALSE"
ENDLIST
LIST "caxi4interconnect_RAM_BLOCK::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/Axi4Convertors/RAM_BLOCK.v","FALSE","FALSE"
ENDLIST
LIST "testbench::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/User_Test.v","FALSE","TRUE"
SUBBLOCK "COREAXI4INTERCONNECT::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/rtl/vlog/core/CoreAxi4Interconnect.v","FALSE","FALSE"
SUBBLOCK "AHBL_Master::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AHBModel/AHBL_Master.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "AxiMaster::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/AxiMaster.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
SUBBLOCK "Axi4SlaveGen::work","component/Actel/DirectCore/COREAXI4INTERCONNECT/2.5.100/sim/AXI4Models/Axi4SlaveGen.v","FALSE","TRUE"
ENDLIST
LIST "testbnch::work","component/work/Core_UART/Core_UART_0/rtl/vlog/test/user/testbnch.v","FALSE","TRUE"
SUBBLOCK "Core_UART_Core_UART_0_COREUART::work","component/work/Core_UART/Core_UART_0/rtl/vlog/core/CoreUART.v","FALSE","FALSE"
ENDLIST
LIST "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavearbiter.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_matrix4x16.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_slavestage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBSLAVEEXT::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_masterstage.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_defaultslavesm.v","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/core/coreahblite_addrdec.v","FALSE","FALSE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "BFM_MAIN::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "Core_AHBL_Core_AHBL_0_CoreAHBLite::COREAHBLITE_LIB","component/work/Core_AHBL/Core_AHBL_0/rtl/vlog/core/coreahblite.v","FALSE","FALSE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBSLAVE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbslave.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "BFM_AHBL::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.4.102/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_ahbtoapbsm.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_apbaddrdata.v","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3_penablescheduler.v","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_APBSLAVEEXT::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAHBTOAPB3_BFM_MAIN::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/core/coreahbtoapb3.v","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3_BFM_APBSLAVE::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3_BFM_AHBL::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.2.101/rtl/vlog/amba_bfm/bfm_ahbl.v","FALSE","TRUE"
ENDLIST
LIST "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_RAM_syncWrAsyncRd::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_RAM_syncWrAsyncRd.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_synchronizer::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AHBMasterCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v","FALSE","FALSE"
ENDLIST
LIST "AHBL_Slave::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v","FALSE","TRUE"
ENDLIST
LIST "AXI_Master::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "COREAXITOAHBL_AXIOutReg::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v","FALSE","FALSE"
ENDLIST
LIST "COREAXITOAHBL_AXISlaveCtrl::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSRTBAddrOffset::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_WSTRBPopCntr::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v","FALSE","FALSE"
SUBBLOCK "COREAXITOAHBL_readByteCnt::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v","FALSE","FALSE"
ENDLIST
LIST "testbench::COREAXITOAHBL_LIB","component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "AHBL_Slave::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AHBL_Slave.v","FALSE","TRUE"
SUBBLOCK "AXItoAHBL_AXItoAHBL_0_COREAXITOAHBL::COREAXITOAHBL_LIB","component/work/AXItoAHBL/AXItoAHBL_0/rtl/vlog/core/CoreAXItoAHBL.v","FALSE","FALSE"
SUBBLOCK "AXI_Master::COREAXITOAHBL_LIB","component/Actel/DirectCore/COREAXITOAHBL/3.3.102/rtl/vlog/test/user/AXI_Master.v","FALSE","TRUE"
ENDLIST
LIST "CAXI4DMAI110I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_start_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAOI11I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAI1OOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIIO0I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIOIOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ctrl_if_mux_cdc.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAlO1l::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_stream_slave_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAO0I1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAOI11I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAOlIll::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAII10::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v","FALSE","FALSE"
ENDLIST
LIST "CoreDMA_Controller_CoreDMA_Controller_0_COREAXI4DMACONTROLLER::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAI1OOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_lite_slave_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIOIOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ctrl_if_mux_cdc.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAlO1l::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_stream_slave_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAI1lOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIO0OI::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAO::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAOI00::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAl1IOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAllIOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAI1lOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_control_registers.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAI1OlI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAII10::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller_fifo.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAII1lI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIlIIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIO0OI::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_controller.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAOlIll::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_x_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIOI0I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAIOIIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAl0IIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAl1I1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIOIIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_trans_ack.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIlIIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_queue.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAO01Ol::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAl0IIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_wr_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAlO1Ol::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAllOIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAl1IOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_controller.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAI110I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_start_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAO0I1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_status_mux.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAO0IlI::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAOOO1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAl1I1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_tran_ctrl.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAllO1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAllIOI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_buffer_descriptors.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAI1OlI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ram_1k20_wrapper.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAllO1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_ext_dscrptr_fetch_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAllOIl::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAlO1Ol::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_error_ctrl_fsm.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAO::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_axi4_master_ctrl.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAO01Ol::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_rd_tran_queue.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAO0IlI::COREAXI4DMACONTROLLER_LIB","component/work/CoreDMA_Controller/CoreDMA_Controller_0/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dma_arbiter.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIIO0I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAII1lI::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_fixed_priority_arbiter.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAIOI0I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_int_ext_dscrptr_cache.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAOI00::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_cache.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAOI11I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "CAXI4DMAOOO1I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_dscrptr_src_mux.v","FALSE","FALSE"
SUBBLOCK "CAXI4DMAOI11I::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/core_obfuscated/coreaxi4dmacontroller_round_robin_arbiter_w_ack.v","FALSE","FALSE"
ENDLIST
LIST "AXI4_Master::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_master.v","FALSE","TRUE"
ENDLIST
LIST "AXI4SlaveRAM::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_slave_ram.v","FALSE","TRUE"
ENDLIST
LIST "AXI4StreamMaster::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_stream_master.v","FALSE","TRUE"
ENDLIST
LIST "AXI4ToAXI4LiteBridge::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_to_axi4_lite_bridge.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_readAddressChannel::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readAddressChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_readDataChannel::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_readDataChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeAddressChannel::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeAddressChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeDataChannel::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeDataChannel.v","FALSE","TRUE"
ENDLIST
LIST "interconnect_writeResponseChannel::COREAXI4DMACONTROLLER_LIB","component/Actel/DirectCore/COREAXI4DMACONTROLLER/2.0.100/rtl/vlog/test/axi4_interconnect_writeResponseChannel.v","FALSE","TRUE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_iaddr_reg.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3_muxptob3.v","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_BFM_APB::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_MAIN::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_APBSLAVEEXT::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslaveext.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFM_MAIN::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_main.v","FALSE","TRUE"
ENDLIST
LIST "COREAPB3_BFMA1l1OII::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_ahbtoapb.v","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/test/user/testbench.v","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/core/coreapb3.v","FALSE","FALSE"
SUBBLOCK "COREAPB3_BFM_APB::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apb.v","FALSE","TRUE"
SUBBLOCK "COREAPB3_BFM_APBSLAVE::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.2.100/rtl/vlog/amba_bfm/bfm_apbslave.v","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint/io/io_constraints.pdc"
ENDLIST
LIST FPTabList
VALUE "constraint/fp/fp_constraints.pdc"
ENDLIST
LIST TimingTabList
VALUE "constraint/PCIe_EP_Demo_derived_constraints.sdc"
VALUE "constraint/timing_user_constraints.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
