#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 04:06:52 2024
# Process ID: 99600
# Current directory: /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1
# Command line: vivado -log Task2_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Task2_top.tcl -notrace
# Log file: /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top.vdi
# Journal file: /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Task2_top.tcl -notrace
Command: link_design -top Task2_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.srcs/constrs_1/imports/M3L5.srcs/consts.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1775.988 ; gain = 0.000 ; free physical = 5059 ; free virtual = 11519
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances

7 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1887.582 ; gain = 111.594 ; free physical = 5047 ; free virtual = 11507

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e206dca

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2320.434 ; gain = 432.852 ; free physical = 4685 ; free virtual = 11145

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e206dca

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103b8e47b

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1949c8d33

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1949c8d33

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1949c8d33

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1949c8d33

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
Ending Logic Optimization Task | Checksum: 1e5e69cf2

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e5e69cf2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e5e69cf2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
Ending Netlist Obfuscation Task | Checksum: 1e5e69cf2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.371 ; gain = 659.383 ; free physical = 4574 ; free virtual = 11035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.371 ; gain = 0.000 ; free physical = 4574 ; free virtual = 11035
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2467.387 ; gain = 0.000 ; free physical = 4573 ; free virtual = 11035
INFO: [Common 17-1381] The checkpoint '/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task2_top_drc_opted.rpt -pb Task2_top_drc_opted.pb -rpx Task2_top_drc_opted.rpx
Command: report_drc -file Task2_top_drc_opted.rpt -pb Task2_top_drc_opted.pb -rpx Task2_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cenema/Desktop/Xilinx/Vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4525 ; free virtual = 10986
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 191ef1b86

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4525 ; free virtual = 10986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4525 ; free virtual = 10986

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'fsm1/count[7]_i_2' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	dp1/upCntr1/count_reg[5] {FDCE}
	dp1/upCntr1/count_reg[2] {FDCE}
	dp1/upCntr1/count_reg[4] {FDCE}
	dp1/upCntr1/count_reg[0] {FDCE}
	dp1/upCntr1/count_reg[1] {FDCE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18be1b72a

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4524 ; free virtual = 10986

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21956cc34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4530 ; free virtual = 10991

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21956cc34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4530 ; free virtual = 10991
Phase 1 Placer Initialization | Checksum: 21956cc34

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4530 ; free virtual = 10991

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b999c040

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4543 ; free virtual = 11004

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1022] Very high fanout net 'dp1/upCntr1/count_reg[0]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1507 to 308 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dp1/upCntr1/count_reg[1]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1506 to 307 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dp1/upCntr1/count_reg[2]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1505 to 306 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dp1/upCntr1/count_reg[3]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1504 to 305 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'dp1/upCntr1/count_reg[4]_0' has -through timing constraint on its net segments or hierarchy pins. To preserve -through timing constraint its fanout number considered in optimization is changed from 1503 to 304 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4582 ; free virtual = 11043

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 226764eec

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4582 ; free virtual = 11043
Phase 2.2 Global Placement Core | Checksum: 1b551091e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4581 ; free virtual = 11042
Phase 2 Global Placement | Checksum: 1b551091e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4581 ; free virtual = 11042

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2117a1d6e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4580 ; free virtual = 11042

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1594e3f0d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4576 ; free virtual = 11038

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1888cb3ce

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4576 ; free virtual = 11038

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a7f08bd0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4576 ; free virtual = 11038

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1535d1cb8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4566 ; free virtual = 11027

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b7ae6d2a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4566 ; free virtual = 11027

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2190a852c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4566 ; free virtual = 11027
Phase 3 Detail Placement | Checksum: 2190a852c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4566 ; free virtual = 11027

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ff1b9e25

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ff1b9e25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.776. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ad1f021c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
Phase 4.1 Post Commit Optimization | Checksum: 1ad1f021c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ad1f021c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ad1f021c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
Phase 4.4 Final Placement Cleanup | Checksum: 1295e0159

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1295e0159

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
Ending Placer Task | Checksum: 111a8dc86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4563 ; free virtual = 11025
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4579 ; free virtual = 11041
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4566 ; free virtual = 11032
INFO: [Common 17-1381] The checkpoint '/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Task2_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4554 ; free virtual = 11016
INFO: [runtcl-4] Executing : report_utilization -file Task2_top_utilization_placed.rpt -pb Task2_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Task2_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2566.238 ; gain = 0.000 ; free physical = 4559 ; free virtual = 11022
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5fb758c ConstDB: 0 ShapeSum: 2bad66fa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6e7cefbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2615.496 ; gain = 0.000 ; free physical = 4423 ; free virtual = 10883
Post Restoration Checksum: NetGraph: ee4d251 NumContArr: 5f981d6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6e7cefbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2636.152 ; gain = 20.656 ; free physical = 4384 ; free virtual = 10844

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6e7cefbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2668.152 ; gain = 52.656 ; free physical = 4354 ; free virtual = 10814

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6e7cefbb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2668.152 ; gain = 52.656 ; free physical = 4354 ; free virtual = 10814
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14f0aebc5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.418 ; gain = 79.922 ; free physical = 4324 ; free virtual = 10784
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.175  | TNS=0.000  | WHS=-0.071 | THS=-0.137 |

Phase 2 Router Initialization | Checksum: 162ba6003

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2695.418 ; gain = 79.922 ; free physical = 4324 ; free virtual = 10784

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00169735 %
  Global Horizontal Routing Utilization  = 0.00717533 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1557
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1553
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 2


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24078fc3f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4320 ; free virtual = 10781

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 183faa490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792
Phase 4 Rip-up And Reroute | Checksum: 183faa490

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16d74df28

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16d74df28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16d74df28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792
Phase 5 Delay and Skew Optimization | Checksum: 16d74df28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15996972a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2698.418 ; gain = 82.922 ; free physical = 4332 ; free virtual = 10792
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.360  | TNS=0.000  | WHS=-0.537 | THS=-37.984|

Phase 6.1 Hold Fix Iter | Checksum: 18684b1d7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4330 ; free virtual = 10790
Phase 6 Post Hold Fix | Checksum: 19d6a4f74

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4330 ; free virtual = 10790

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.785089 %
  Global Horizontal Routing Utilization  = 0.800938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17af3bc16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4330 ; free virtual = 10790

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17af3bc16

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4326 ; free virtual = 10787

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c5a38e97

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4327 ; free virtual = 10788

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 18bf37864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4327 ; free virtual = 10788
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.376  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18bf37864

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4327 ; free virtual = 10788
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.418 ; gain = 85.922 ; free physical = 4368 ; free virtual = 10828

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2701.418 ; gain = 135.180 ; free physical = 4368 ; free virtual = 10828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.418 ; gain = 0.000 ; free physical = 4368 ; free virtual = 10828
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2701.418 ; gain = 0.000 ; free physical = 4360 ; free virtual = 10825
INFO: [Common 17-1381] The checkpoint '/home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Task2_top_drc_routed.rpt -pb Task2_top_drc_routed.pb -rpx Task2_top_drc_routed.rpx
Command: report_drc -file Task2_top_drc_routed.rpt -pb Task2_top_drc_routed.pb -rpx Task2_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Task2_top_methodology_drc_routed.rpt -pb Task2_top_methodology_drc_routed.pb -rpx Task2_top_methodology_drc_routed.rpx
Command: report_methodology -file Task2_top_methodology_drc_routed.rpt -pb Task2_top_methodology_drc_routed.pb -rpx Task2_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/cenema/Desktop/Xilinx_Projects/ChipXprt_Reda_Raid2/DSD/assiginment2/Task2/Task2.runs/impl_1/Task2_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Task2_top_power_routed.rpt -pb Task2_top_power_summary_routed.pb -rpx Task2_top_power_routed.rpx
Command: report_power -file Task2_top_power_routed.rpt -pb Task2_top_power_summary_routed.pb -rpx Task2_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 33 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Task2_top_route_status.rpt -pb Task2_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Task2_top_timing_summary_routed.rpt -pb Task2_top_timing_summary_routed.pb -rpx Task2_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Task2_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Task2_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Task2_top_bus_skew_routed.rpt -pb Task2_top_bus_skew_routed.pb -rpx Task2_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 04:07:38 2024...
