#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '+define+' 'test/testbench.sv' 'src/top.sv' 'src/sys_defs.svh' '../LMS/src/LMS.sv' '../LMS/memory/verilog/SRAM_128_12.v' '../Shat/src/Shat.sv' '../W/src/W.sv' '../W_top/src/W_top.sv' '../LPD/src/LPD.sv' '../QNS/src/mod2.v' '-o' 'simv' 2>&1
