#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_0000025a26649c10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000025a26649da0 .scope module, "simu" "simu" 3 2;
 .timescale -9 -12;
v0000025a266a0d10_0 .var "ALU_OP", 3 0;
v0000025a266a0f90_0 .net "F", 31 0, L_0000025a26644980;  1 drivers
v0000025a266a0630_0 .net "FR", 3 0, L_0000025a266a08b0;  1 drivers
v0000025a266a12b0_0 .var "R_Addr_A", 4 0;
v0000025a266a1d50_0 .var "R_Addr_B", 4 0;
v0000025a266a0770_0 .var "Reg_Write", 0 0;
v0000025a266a1990_0 .var "W_Addr", 4 0;
v0000025a266a15d0_0 .var "clk_F", 0 0;
v0000025a266a1670_0 .var "clk_RR", 0 0;
v0000025a266a13f0_0 .var "clk_WB", 0 0;
v0000025a266a1e90_0 .var "rst_n", 0 0;
S_0000025a266304a0 .scope module, "uut" "module_top" 3 20, 4 2 0, S_0000025a26649da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reg_Write";
    .port_info 1 /INPUT 1 "clk_WB";
    .port_info 2 /INPUT 1 "clk_RR";
    .port_info 3 /INPUT 1 "clk_F";
    .port_info 4 /INPUT 1 "rst_n";
    .port_info 5 /INPUT 5 "R_Addr_A";
    .port_info 6 /INPUT 5 "R_Addr_B";
    .port_info 7 /INPUT 5 "W_Addr";
    .port_info 8 /INPUT 4 "ALU_OP";
    .port_info 9 /OUTPUT 32 "F";
    .port_info 10 /OUTPUT 4 "FR";
L_0000025a26644980 .functor BUFZ 32, v0000025a266a18f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025a266a0ef0_0 .var "A", 31 0;
v0000025a266a0590_0 .net "ALU_OP", 3 0, v0000025a266a0d10_0;  1 drivers
v0000025a266a0b30_0 .var "B", 31 0;
v0000025a266a1530_0 .net "F", 31 0, L_0000025a26644980;  alias, 1 drivers
v0000025a266a0bd0_0 .net "FR", 3 0, L_0000025a266a08b0;  alias, 1 drivers
v0000025a266a1ad0_0 .net "R_Addr_A", 4 0, v0000025a266a12b0_0;  1 drivers
v0000025a266a03b0_0 .net "R_Addr_B", 4 0, v0000025a266a1d50_0;  1 drivers
v0000025a266a0450_0 .net "Reg_Write", 0 0, v0000025a266a0770_0;  1 drivers
v0000025a266a1210_0 .net "W_Addr", 4 0, v0000025a266a1990_0;  1 drivers
v0000025a266a1350_0 .net "clk_F", 0 0, v0000025a266a15d0_0;  1 drivers
v0000025a266a0c70_0 .net "clk_RR", 0 0, v0000025a266a1670_0;  1 drivers
v0000025a266a09f0_0 .net "clk_WB", 0 0, v0000025a266a13f0_0;  1 drivers
v0000025a266a18f0_0 .var "reg_F", 31 0;
v0000025a266a06d0_0 .net "rst_n", 0 0, v0000025a266a1e90_0;  1 drivers
v0000025a266a0db0_0 .net "temp_A", 31 0, L_0000025a26644e50;  1 drivers
v0000025a266a1b70_0 .net "temp_B", 31 0, L_0000025a26644910;  1 drivers
v0000025a266a1cb0_0 .net "temp_F", 31 0, L_0000025a26644a60;  1 drivers
E_0000025a26647c40 .event posedge, v0000025a266a1350_0;
E_0000025a266487c0 .event posedge, v0000025a266a0c70_0;
v0000025a2669f4e0_0 .array/port v0000025a2669f4e0, 0;
v0000025a2669f4e0_1 .array/port v0000025a2669f4e0, 1;
v0000025a2669f4e0_2 .array/port v0000025a2669f4e0, 2;
v0000025a2669f4e0_3 .array/port v0000025a2669f4e0, 3;
L_0000025a266a08b0 .concat8 [ 1 1 1 1], v0000025a2669f4e0_0, v0000025a2669f4e0_1, v0000025a2669f4e0_2, v0000025a2669f4e0_3;
S_0000025a26630630 .scope module, "u_alu" "module_alu" 4 48, 5 2 0, S_0000025a266304a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ALU_A";
    .port_info 1 /INPUT 32 "ALU_B";
    .port_info 2 /INPUT 4 "ALU_OP";
    .port_info 3 /OUTPUT 32 "F";
    .port_info 4 /OUTPUT 1 "ZF";
    .port_info 5 /OUTPUT 1 "SF";
    .port_info 6 /OUTPUT 1 "CF";
    .port_info 7 /OUTPUT 1 "OF";
enum0000025a26632310 .enum4 (4)
   "add" 4'b0000,
   "sll" 4'b0001,
   "slt" 4'b0010,
   "sltu" 4'b0011,
   "lxor" 4'b0100,
   "srl" 4'b0101,
   "lor" 4'b0110,
   "land" 4'b0111,
   "sub" 4'b1000,
   "sra" 4'b1101
 ;
L_0000025a26644a60 .functor BUFZ 32, v0000025a266307c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025a26649f30_0 .net "ALU_A", 31 0, v0000025a266a0ef0_0;  1 drivers
v0000025a265e34f0_0 .net "ALU_B", 31 0, v0000025a266a0b30_0;  1 drivers
v0000025a266307c0_0 .var "ALU_F", 31 0;
v0000025a26630860_0 .net "ALU_OP", 3 0, v0000025a266a0d10_0;  alias, 1 drivers
v0000025a2669f1c0_0 .var "C32", 0 0;
v0000025a2669fbc0_0 .net "CF", 0 0, v0000025a2669f4e0_1;  1 drivers
v0000025a2669f9e0_0 .net "F", 31 0, L_0000025a26644a60;  alias, 1 drivers
v0000025a2669f4e0 .array "Flags", 0 3, 0 0;
v0000025a2669f580_0 .net "OF", 0 0, v0000025a2669f4e0_2;  1 drivers
v0000025a2669ff80_0 .net "SF", 0 0, v0000025a2669f4e0_3;  1 drivers
v0000025a2669f120_0 .net "ZF", 0 0, v0000025a2669f4e0_0;  1 drivers
E_0000025a26648440/0 .event anyedge, v0000025a26630860_0, v0000025a26649f30_0, v0000025a265e34f0_0, v0000025a266307c0_0;
E_0000025a26648440/1 .event anyedge, v0000025a2669f1c0_0;
E_0000025a26648440 .event/or E_0000025a26648440/0, E_0000025a26648440/1;
S_0000025a2661f0e0 .scope module, "u_register_heap" "register_heap" 4 23, 6 3 0, S_0000025a266304a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Reg_Write";
    .port_info 1 /INPUT 1 "clk_Regs";
    .port_info 2 /INPUT 1 "rst_n";
    .port_info 3 /INPUT 5 "R_Addr_A";
    .port_info 4 /INPUT 5 "R_Addr_B";
    .port_info 5 /INPUT 5 "W_Addr";
    .port_info 6 /INPUT 32 "W_Data";
    .port_info 7 /OUTPUT 32 "R_Data_A";
    .port_info 8 /OUTPUT 32 "R_Data_B";
L_0000025a26644e50 .functor BUFZ 32, L_0000025a266a0810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025a26644910 .functor BUFZ 32, L_0000025a266a17b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025a2669f260 .array "REG_Files", 31 0, 31 0;
v0000025a2669fee0_0 .net "R_Addr_A", 4 0, v0000025a266a12b0_0;  alias, 1 drivers
v0000025a2669f760_0 .net "R_Addr_B", 4 0, v0000025a266a1d50_0;  alias, 1 drivers
v0000025a2669fb20_0 .net "R_Data_A", 31 0, L_0000025a26644e50;  alias, 1 drivers
v0000025a2669f080_0 .net "R_Data_B", 31 0, L_0000025a26644910;  alias, 1 drivers
v0000025a2669fda0_0 .net "Reg_Write", 0 0, v0000025a266a0770_0;  alias, 1 drivers
v0000025a2669fa80_0 .net "W_Addr", 4 0, v0000025a266a1990_0;  alias, 1 drivers
v0000025a2669f300_0 .net "W_Data", 31 0, L_0000025a26644980;  alias, 1 drivers
v0000025a2669f800_0 .net *"_ivl_0", 31 0, L_0000025a266a0810;  1 drivers
v0000025a2669fd00_0 .net *"_ivl_10", 6 0, L_0000025a266a1490;  1 drivers
L_0000025a266d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a2669f8a0_0 .net *"_ivl_13", 1 0, L_0000025a266d00d0;  1 drivers
v0000025a2669f3a0_0 .net *"_ivl_2", 6 0, L_0000025a266a1710;  1 drivers
L_0000025a266d0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025a2669f940_0 .net *"_ivl_5", 1 0, L_0000025a266d0088;  1 drivers
v0000025a2669fc60_0 .net *"_ivl_8", 31 0, L_0000025a266a17b0;  1 drivers
v0000025a2669f620_0 .net "clk_Regs", 0 0, v0000025a266a13f0_0;  alias, 1 drivers
v0000025a2669fe40_0 .var/i "i", 31 0;
v0000025a2669f6c0_0 .net "rst_n", 0 0, v0000025a266a1e90_0;  alias, 1 drivers
E_0000025a26648680/0 .event negedge, v0000025a2669f6c0_0;
E_0000025a26648680/1 .event posedge, v0000025a2669f620_0;
E_0000025a26648680 .event/or E_0000025a26648680/0, E_0000025a26648680/1;
L_0000025a266a0810 .array/port v0000025a2669f260, L_0000025a266a1710;
L_0000025a266a1710 .concat [ 5 2 0 0], v0000025a266a12b0_0, L_0000025a266d0088;
L_0000025a266a17b0 .array/port v0000025a2669f260, L_0000025a266a1490;
L_0000025a266a1490 .concat [ 5 2 0 0], v0000025a266a1d50_0, L_0000025a266d00d0;
    .scope S_0000025a2661f0e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a2669fe40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000025a2669fe40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000025a2669fe40_0;
    %store/vec4a v0000025a2669f260, 4, 0;
    %load/vec4 v0000025a2669fe40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a2669fe40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0000025a2661f0e0;
T_1 ;
    %wait E_0000025a26648680;
    %load/vec4 v0000025a2669f6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025a2669fe40_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000025a2669fe40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025a2669fe40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a2669f260, 0, 4;
    %load/vec4 v0000025a2669fe40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025a2669fe40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025a2669fda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000025a2669fa80_0;
    %pushi/vec4 15, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000025a2669f300_0;
    %load/vec4 v0000025a2669fa80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025a2669f260, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025a26630630;
T_2 ;
    %wait E_0000025a26648440;
    %load/vec4 v0000025a26630860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.0 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %load/vec4 v0000025a265e34f0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %ix/getv 4, v0000025a265e34f0_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %load/vec4 v0000025a26649f30_0;
    %load/vec4 v0000025a265e34f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 33;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %load/vec4 v0000025a26649f30_0;
    %load/vec4 v0000025a265e34f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 33;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %load/vec4 v0000025a265e34f0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.5 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %ix/getv 4, v0000025a265e34f0_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %load/vec4 v0000025a265e34f0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %load/vec4 v0000025a265e34f0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %load/vec4 v0000025a265e34f0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0000025a26649f30_0;
    %pad/u 33;
    %ix/getv 4, v0000025a265e34f0_0;
    %shiftr 4;
    %split/vec4 32;
    %store/vec4 v0000025a266307c0_0, 0, 32;
    %store/vec4 v0000025a2669f1c0_0, 0, 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v0000025a266307c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a2669f4e0, 4, 0;
    %load/vec4 v0000025a26630860_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0000025a2669f1c0_0;
    %and;
    %load/vec4 v0000025a26630860_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000025a2669f1c0_0;
    %and;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a2669f4e0, 4, 0;
    %load/vec4 v0000025a26649f30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000025a265e34f0_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v0000025a2669f1c0_0;
    %xor;
    %load/vec4 v0000025a266307c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a2669f4e0, 4, 0;
    %load/vec4 v0000025a266307c0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000025a2669f4e0, 4, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000025a266304a0;
T_3 ;
    %wait E_0000025a266487c0;
    %load/vec4 v0000025a266a0db0_0;
    %assign/vec4 v0000025a266a0ef0_0, 0;
    %load/vec4 v0000025a266a1b70_0;
    %assign/vec4 v0000025a266a0b30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0000025a266304a0;
T_4 ;
    %wait E_0000025a26647c40;
    %load/vec4 v0000025a266a1cb0_0;
    %assign/vec4 v0000025a266a18f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025a26649da0;
T_5 ;
    %vpi_call/w 3 5 "$dumpfile", "lab-4.vcd" {0 0 0};
    %vpi_call/w 3 6 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025a26649da0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000025a26649da0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a1e90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000025a266a12b0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000025a266a1d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a1670_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025a266a0d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a15d0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000025a266a1990_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a13f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a1670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a15d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a0770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a13f0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000025a266a12b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000025a266a1d50_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a1670_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000025a266a0d10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a15d0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000025a266a1990_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025a266a13f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a1670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a15d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a0770_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025a266a13f0_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    ".\lab-4\test.sv";
    ".\lab-4\top.sv";
    ".\lab-4\ALU.sv";
    ".\lab-4\reg_heap.sv";
