INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/divizor_de_ceas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divizor_de_ceas
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/conversie_bin_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/afisare_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afisare_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_0_0/sim/figura3_3_binary_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_1_0/sim/figura3_3_binary_counter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_divizor_de_ceas_0_0/sim/figura3_3_divizor_de_ceas_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_divizor_de_ceas_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_0_0/sim/figura3_3_bin2bcd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_1_0/sim/figura3_3_bin2bcd_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_afisare_7seg_0_0/sim/figura3_3_afisare_7seg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_afisare_7seg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/sim/figura3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hdl/figura3_3_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
