

================================================================
== Vivado HLS Report for 'G'
================================================================
* Date:           Sat Jul 27 13:52:51 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        accelerating_blake2s
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.783 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %b)" [blake2s.cpp:7]   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %a)" [blake2s.cpp:7]   --->   Operation 18 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %a_read to i64" [blake2s.cpp:8]   --->   Operation 19 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i4 %b_read to i64" [blake2s.cpp:8]   --->   Operation 20 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_V_addr = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln8" [blake2s.cpp:8]   --->   Operation 21 'getelementptr' 'v_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%v_V_load = load i32* %v_V_addr, align 4" [blake2s.cpp:8]   --->   Operation 22 'load' 'v_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v_V_addr_5 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln8_1" [blake2s.cpp:8]   --->   Operation 23 'getelementptr' 'v_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.79ns)   --->   "%v_V_load_3 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:8]   --->   Operation 24 'load' 'v_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)" [blake2s.cpp:7]   --->   Operation 25 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.79ns)   --->   "%v_V_load = load i32* %v_V_addr, align 4" [blake2s.cpp:8]   --->   Operation 26 'load' 'v_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (0.79ns)   --->   "%v_V_load_3 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:8]   --->   Operation 27 'load' 'v_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i32 %x_V_read, %v_V_load_3" [blake2s.cpp:8]   --->   Operation 28 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%rhs_V = add i32 %add_ln209, %v_V_load" [blake2s.cpp:8]   --->   Operation 29 'add' 'rhs_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "store i32 %rhs_V, i32* %v_V_addr, align 4" [blake2s.cpp:8]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%d_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %d)" [blake2s.cpp:7]   --->   Operation 31 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i5 %d_read to i64" [blake2s.cpp:9]   --->   Operation 32 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%v_V_addr_6 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln9" [blake2s.cpp:9]   --->   Operation 33 'getelementptr' 'v_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.79ns)   --->   "%lhs_V = load i32* %v_V_addr_6, align 4" [blake2s.cpp:9]   --->   Operation 34 'load' 'lhs_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.98>
ST_4 : Operation 35 [1/2] (0.79ns)   --->   "%lhs_V = load i32* %v_V_addr_6, align 4" [blake2s.cpp:9]   --->   Operation 35 'load' 'lhs_V' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 36 [1/1] (0.40ns)   --->   "%ret_V = xor i32 %lhs_V, %rhs_V" [blake2s.cpp:9]   --->   Operation 36 'xor' 'ret_V' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%r_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 16, i32 31)" [blake2s.cpp:4->blake2s.cpp:9]   --->   Operation 37 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln790 = trunc i32 %ret_V to i16" [blake2s.cpp:4->blake2s.cpp:9]   --->   Operation 38 'trunc' 'trunc_ln790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %trunc_ln790, i16 %r_V)" [blake2s.cpp:4->blake2s.cpp:9]   --->   Operation 39 'bitconcatenate' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.79ns)   --->   "store i32 %ret_V_1, i32* %v_V_addr_6, align 4" [blake2s.cpp:9]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%c_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %c)" [blake2s.cpp:7]   --->   Operation 41 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %c_read to i64" [blake2s.cpp:10]   --->   Operation 42 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%v_V_addr_7 = getelementptr [16 x i32]* %v_V, i64 0, i64 %zext_ln10" [blake2s.cpp:10]   --->   Operation 43 'getelementptr' 'v_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (0.79ns)   --->   "%v_V_load_5 = load i32* %v_V_addr_7, align 4" [blake2s.cpp:10]   --->   Operation 44 'load' 'v_V_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 45 [1/2] (0.79ns)   --->   "%v_V_load_5 = load i32* %v_V_addr_7, align 4" [blake2s.cpp:10]   --->   Operation 45 'load' 'v_V_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 46 [1/1] (1.20ns)   --->   "%rhs_V_1 = add i32 %v_V_load_5, %ret_V_1" [blake2s.cpp:10]   --->   Operation 46 'add' 'rhs_V_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.79ns)   --->   "store i32 %rhs_V_1, i32* %v_V_addr_7, align 4" [blake2s.cpp:10]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 48 [2/2] (0.79ns)   --->   "%lhs_V_1 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:11]   --->   Operation 48 'load' 'lhs_V_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.98>
ST_8 : Operation 49 [1/2] (0.79ns)   --->   "%lhs_V_1 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:11]   --->   Operation 49 'load' 'lhs_V_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 50 [1/1] (0.40ns)   --->   "%ret_V_2 = xor i32 %lhs_V_1, %rhs_V_1" [blake2s.cpp:11]   --->   Operation 50 'xor' 'ret_V_2' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%r_V_6 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %ret_V_2, i32 12, i32 31)" [blake2s.cpp:4->blake2s.cpp:11]   --->   Operation 51 'partselect' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln790_1 = trunc i32 %ret_V_2 to i12" [blake2s.cpp:4->blake2s.cpp:11]   --->   Operation 52 'trunc' 'trunc_ln790_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i12.i20(i12 %trunc_ln790_1, i20 %r_V_6)" [blake2s.cpp:4->blake2s.cpp:11]   --->   Operation 53 'bitconcatenate' 'ret_V_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.79ns)   --->   "store i32 %ret_V_3, i32* %v_V_addr_5, align 4" [blake2s.cpp:11]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 55 [2/2] (0.79ns)   --->   "%v_V_load_7 = load i32* %v_V_addr, align 4" [blake2s.cpp:12]   --->   Operation 55 'load' 'v_V_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.46>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%y_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_V)" [blake2s.cpp:7]   --->   Operation 56 'read' 'y_V_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/2] (0.79ns)   --->   "%v_V_load_7 = load i32* %v_V_addr, align 4" [blake2s.cpp:12]   --->   Operation 57 'load' 'v_V_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i32 %y_V_read, %ret_V_3" [blake2s.cpp:12]   --->   Operation 58 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 59 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%rhs_V_2 = add i32 %add_ln209_3, %v_V_load_7" [blake2s.cpp:12]   --->   Operation 59 'add' 'rhs_V_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 60 [1/1] (0.79ns)   --->   "store i32 %rhs_V_2, i32* %v_V_addr, align 4" [blake2s.cpp:12]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 61 [2/2] (0.79ns)   --->   "%lhs_V_2 = load i32* %v_V_addr_6, align 4" [blake2s.cpp:13]   --->   Operation 61 'load' 'lhs_V_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 1.98>
ST_12 : Operation 62 [1/2] (0.79ns)   --->   "%lhs_V_2 = load i32* %v_V_addr_6, align 4" [blake2s.cpp:13]   --->   Operation 62 'load' 'lhs_V_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 63 [1/1] (0.40ns)   --->   "%ret_V_4 = xor i32 %lhs_V_2, %rhs_V_2" [blake2s.cpp:13]   --->   Operation 63 'xor' 'ret_V_4' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %ret_V_4, i32 8, i32 31)" [blake2s.cpp:4->blake2s.cpp:13]   --->   Operation 64 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln790_2 = trunc i32 %ret_V_4 to i8" [blake2s.cpp:4->blake2s.cpp:13]   --->   Operation 65 'trunc' 'trunc_ln790_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%ret_V_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %trunc_ln790_2, i24 %r_V_8)" [blake2s.cpp:4->blake2s.cpp:13]   --->   Operation 66 'bitconcatenate' 'ret_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.79ns)   --->   "store i32 %ret_V_5, i32* %v_V_addr_6, align 4" [blake2s.cpp:13]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 68 [2/2] (0.79ns)   --->   "%v_V_load_9 = load i32* %v_V_addr_7, align 4" [blake2s.cpp:14]   --->   Operation 68 'load' 'v_V_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.78>
ST_14 : Operation 69 [1/2] (0.79ns)   --->   "%v_V_load_9 = load i32* %v_V_addr_7, align 4" [blake2s.cpp:14]   --->   Operation 69 'load' 'v_V_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 70 [1/1] (1.20ns)   --->   "%rhs_V_3 = add i32 %v_V_load_9, %ret_V_5" [blake2s.cpp:14]   --->   Operation 70 'add' 'rhs_V_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.79ns)   --->   "store i32 %rhs_V_3, i32* %v_V_addr_7, align 4" [blake2s.cpp:14]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 72 [2/2] (0.79ns)   --->   "%lhs_V_3 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:15]   --->   Operation 72 'load' 'lhs_V_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 1.98>
ST_16 : Operation 73 [1/2] (0.79ns)   --->   "%lhs_V_3 = load i32* %v_V_addr_5, align 4" [blake2s.cpp:15]   --->   Operation 73 'load' 'lhs_V_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 74 [1/1] (0.40ns)   --->   "%ret_V_6 = xor i32 %lhs_V_3, %rhs_V_3" [blake2s.cpp:15]   --->   Operation 74 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%r_V_s = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %ret_V_6, i32 7, i32 31)" [blake2s.cpp:4->blake2s.cpp:15]   --->   Operation 75 'partselect' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln790_3 = trunc i32 %ret_V_6 to i7" [blake2s.cpp:4->blake2s.cpp:15]   --->   Operation 76 'trunc' 'trunc_ln790_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "%ret_V_7 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln790_3, i25 %r_V_s)" [blake2s.cpp:4->blake2s.cpp:15]   --->   Operation 77 'bitconcatenate' 'ret_V_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.79ns)   --->   "store i32 %ret_V_7, i32* %v_V_addr_5, align 4" [blake2s.cpp:15]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [blake2s.cpp:16]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read        (read          ) [ 00000000000000000]
a_read        (read          ) [ 00000000000000000]
zext_ln8      (zext          ) [ 00000000000000000]
zext_ln8_1    (zext          ) [ 00000000000000000]
v_V_addr      (getelementptr ) [ 00111111111000000]
v_V_addr_5    (getelementptr ) [ 00111111111111111]
x_V_read      (read          ) [ 00000000000000000]
v_V_load      (load          ) [ 00000000000000000]
v_V_load_3    (load          ) [ 00000000000000000]
add_ln209     (add           ) [ 00000000000000000]
rhs_V         (add           ) [ 00011000000000000]
store_ln8     (store         ) [ 00000000000000000]
d_read        (read          ) [ 00000000000000000]
zext_ln9      (zext          ) [ 00000000000000000]
v_V_addr_6    (getelementptr ) [ 00001111111110000]
lhs_V         (load          ) [ 00000000000000000]
ret_V         (xor           ) [ 00000000000000000]
r_V           (partselect    ) [ 00000000000000000]
trunc_ln790   (trunc         ) [ 00000000000000000]
ret_V_1       (bitconcatenate) [ 00000110000000000]
store_ln9     (store         ) [ 00000000000000000]
c_read        (read          ) [ 00000000000000000]
zext_ln10     (zext          ) [ 00000000000000000]
v_V_addr_7    (getelementptr ) [ 00000011111111100]
v_V_load_5    (load          ) [ 00000000000000000]
rhs_V_1       (add           ) [ 00000001100000000]
store_ln10    (store         ) [ 00000000000000000]
lhs_V_1       (load          ) [ 00000000000000000]
ret_V_2       (xor           ) [ 00000000000000000]
r_V_6         (partselect    ) [ 00000000000000000]
trunc_ln790_1 (trunc         ) [ 00000000000000000]
ret_V_3       (bitconcatenate) [ 00000000011000000]
store_ln11    (store         ) [ 00000000000000000]
y_V_read      (read          ) [ 00000000000000000]
v_V_load_7    (load          ) [ 00000000000000000]
add_ln209_3   (add           ) [ 00000000000000000]
rhs_V_2       (add           ) [ 00000000000110000]
store_ln12    (store         ) [ 00000000000000000]
lhs_V_2       (load          ) [ 00000000000000000]
ret_V_4       (xor           ) [ 00000000000000000]
r_V_8         (partselect    ) [ 00000000000000000]
trunc_ln790_2 (trunc         ) [ 00000000000000000]
ret_V_5       (bitconcatenate) [ 00000000000001100]
store_ln13    (store         ) [ 00000000000000000]
v_V_load_9    (load          ) [ 00000000000000000]
rhs_V_3       (add           ) [ 00000000000000011]
store_ln14    (store         ) [ 00000000000000000]
lhs_V_3       (load          ) [ 00000000000000000]
ret_V_6       (xor           ) [ 00000000000000000]
r_V_s         (partselect    ) [ 00000000000000000]
trunc_ln790_3 (trunc         ) [ 00000000000000000]
ret_V_7       (bitconcatenate) [ 00000000000000000]
store_ln15    (store         ) [ 00000000000000000]
ret_ln16      (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="d">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i24"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="b_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="4" slack="0"/>
<pin id="51" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="a_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="d_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="c_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/5 "/>
</bind>
</comp>

<comp id="78" class="1004" name="y_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_V_read/10 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_V_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v_V_load/1 v_V_load_3/1 store_ln8/2 lhs_V/3 store_ln9/4 v_V_load_5/5 store_ln10/6 lhs_V_1/7 store_ln11/8 v_V_load_7/9 store_ln12/10 lhs_V_2/11 store_ln13/12 v_V_load_9/13 store_ln14/14 lhs_V_3/15 store_ln15/16 "/>
</bind>
</comp>

<comp id="97" class="1004" name="v_V_addr_5_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="4" slack="0"/>
<pin id="101" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_V_addr_5/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="v_V_addr_6_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_V_addr_6/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="v_V_addr_7_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_V_addr_7/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln8_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln8_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln209_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="rhs_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln9_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ret_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_V_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="6" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln790_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln790/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="ret_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="16" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln10_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="rhs_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rhs_V_1/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ret_V_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_2/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="r_V_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="20" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_6/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln790_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln790_1/8 "/>
</bind>
</comp>

<comp id="211" class="1004" name="ret_V_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="12" slack="0"/>
<pin id="214" dir="0" index="2" bw="20" slack="0"/>
<pin id="215" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_3/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln209_3_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="2"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_3/10 "/>
</bind>
</comp>

<comp id="225" class="1004" name="rhs_V_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="2"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_4/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_V_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_8/12 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln790_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln790_2/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="24" slack="0"/>
<pin id="255" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_5/12 "/>
</bind>
</comp>

<comp id="260" class="1004" name="rhs_V_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rhs_V_3/14 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ret_V_6_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2"/>
<pin id="269" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/16 "/>
</bind>
</comp>

<comp id="271" class="1004" name="r_V_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="25" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="0" index="3" bw="6" slack="0"/>
<pin id="276" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_s/16 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln790_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln790_3/16 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="0" index="2" bw="25" slack="0"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_7/16 "/>
</bind>
</comp>

<comp id="294" class="1005" name="v_V_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_V_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="v_V_addr_5_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="1"/>
<pin id="302" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_V_addr_5 "/>
</bind>
</comp>

<comp id="306" class="1005" name="rhs_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2"/>
<pin id="308" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="311" class="1005" name="v_V_addr_6_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_V_addr_6 "/>
</bind>
</comp>

<comp id="317" class="1005" name="ret_V_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="v_V_addr_7_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_V_addr_7 "/>
</bind>
</comp>

<comp id="328" class="1005" name="rhs_V_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="2"/>
<pin id="330" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="ret_V_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="2"/>
<pin id="335" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="rhs_V_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2"/>
<pin id="340" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="ret_V_5_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="rhs_V_3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rhs_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="128"><net_src comp="54" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="133"><net_src comp="48" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="139"><net_src comp="60" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="91" pin="7"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="91" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="141" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="151"><net_src comp="66" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="157"><net_src comp="91" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="153" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="158" pin="4"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="184"><net_src comp="72" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="190"><net_src comp="91" pin="7"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="186" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="196"><net_src comp="91" pin="7"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="192" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="197" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="224"><net_src comp="78" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="91" pin="7"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="225" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="236"><net_src comp="91" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="232" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="40" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="237" pin="4"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="264"><net_src comp="91" pin="7"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="260" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="270"><net_src comp="91" pin="7"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="271" pin=3"/></net>

<net id="284"><net_src comp="266" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="271" pin="4"/><net_sink comp="285" pin=2"/></net>

<net id="293"><net_src comp="285" pin="3"/><net_sink comp="91" pin=1"/></net>

<net id="297"><net_src comp="84" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="303"><net_src comp="97" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="309"><net_src comp="141" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="314"><net_src comp="109" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="320"><net_src comp="172" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="325"><net_src comp="117" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="331"><net_src comp="186" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="336"><net_src comp="211" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="341"><net_src comp="225" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="346"><net_src comp="251" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="351"><net_src comp="260" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="266" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_V | {2 4 6 8 10 12 14 16 }
 - Input state : 
	Port: G : v_V | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: G : a | {1 }
	Port: G : b | {1 }
	Port: G : c | {5 }
	Port: G : d | {3 }
	Port: G : x_V | {2 }
	Port: G : y_V | {10 }
  - Chain level:
	State 1
		v_V_addr : 1
		v_V_load : 2
		v_V_addr_5 : 1
		v_V_load_3 : 2
	State 2
		add_ln209 : 1
		rhs_V : 2
		store_ln8 : 3
	State 3
		v_V_addr_6 : 1
		lhs_V : 2
	State 4
		ret_V : 1
		r_V : 1
		trunc_ln790 : 1
		ret_V_1 : 2
		store_ln9 : 3
	State 5
		v_V_addr_7 : 1
		v_V_load_5 : 2
	State 6
		rhs_V_1 : 1
		store_ln10 : 2
	State 7
	State 8
		ret_V_2 : 1
		r_V_6 : 1
		trunc_ln790_1 : 1
		ret_V_3 : 2
		store_ln11 : 3
	State 9
	State 10
		rhs_V_2 : 1
		store_ln12 : 2
	State 11
	State 12
		ret_V_4 : 1
		r_V_8 : 1
		trunc_ln790_2 : 1
		ret_V_5 : 2
		store_ln13 : 3
	State 13
	State 14
		rhs_V_3 : 1
		store_ln14 : 2
	State 15
	State 16
		ret_V_6 : 1
		r_V_s : 1
		trunc_ln790_3 : 1
		ret_V_7 : 2
		store_ln15 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln209_fu_135   |    0    |    32   |
|          |     rhs_V_fu_141     |    0    |    32   |
|    add   |    rhs_V_1_fu_186    |    0    |    39   |
|          |  add_ln209_3_fu_220  |    0    |    32   |
|          |    rhs_V_2_fu_225    |    0    |    32   |
|          |    rhs_V_3_fu_260    |    0    |    39   |
|----------|----------------------|---------|---------|
|          |     ret_V_fu_153     |    0    |    32   |
|    xor   |    ret_V_2_fu_192    |    0    |    32   |
|          |    ret_V_4_fu_232    |    0    |    32   |
|          |    ret_V_6_fu_266    |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   b_read_read_fu_48  |    0    |    0    |
|          |   a_read_read_fu_54  |    0    |    0    |
|   read   |  x_V_read_read_fu_60 |    0    |    0    |
|          |   d_read_read_fu_66  |    0    |    0    |
|          |   c_read_read_fu_72  |    0    |    0    |
|          |  y_V_read_read_fu_78 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    zext_ln8_fu_125   |    0    |    0    |
|   zext   |   zext_ln8_1_fu_130  |    0    |    0    |
|          |    zext_ln9_fu_148   |    0    |    0    |
|          |   zext_ln10_fu_181   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      r_V_fu_158      |    0    |    0    |
|partselect|     r_V_6_fu_197     |    0    |    0    |
|          |     r_V_8_fu_237     |    0    |    0    |
|          |     r_V_s_fu_271     |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln790_fu_168  |    0    |    0    |
|   trunc  | trunc_ln790_1_fu_207 |    0    |    0    |
|          | trunc_ln790_2_fu_247 |    0    |    0    |
|          | trunc_ln790_3_fu_281 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    ret_V_1_fu_172    |    0    |    0    |
|bitconcatenate|    ret_V_3_fu_211    |    0    |    0    |
|          |    ret_V_5_fu_251    |    0    |    0    |
|          |    ret_V_7_fu_285    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   334   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  ret_V_1_reg_317 |   32   |
|  ret_V_3_reg_333 |   32   |
|  ret_V_5_reg_343 |   32   |
|  rhs_V_1_reg_328 |   32   |
|  rhs_V_2_reg_338 |   32   |
|  rhs_V_3_reg_348 |   32   |
|   rhs_V_reg_306  |   32   |
|v_V_addr_5_reg_300|    4   |
|v_V_addr_6_reg_311|    4   |
|v_V_addr_7_reg_322|    4   |
| v_V_addr_reg_294 |    4   |
+------------------+--------+
|       Total      |   240  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_91 |  p1  |   8  |  32  |   256  ||    41   |
| grp_access_fu_91 |  p2  |   7  |   0  |    0   ||    38   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   276  || 6.62175 ||   106   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   334  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   106  |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   240  |   440  |
+-----------+--------+--------+--------+
