<stg><name>max_pooling2d.2</name>


<trans_list>

<trans id="175" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln121 = br void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten44 = phi i12 0, void, i12 %add_ln121, void %.reset7

]]></Node>
<StgValue><ssdm name="indvar_flatten44"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %i = phi i5 0, void, i5 %select_ln121_6, void %.reset7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i10 0, void, i10 %select_ln124_5, void %.reset7

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %ii = phi i5 0, void, i5 %select_ln124_4, void %.reset7

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %iii = phi i6 0, void, i6 %add_ln127, void %.reset7

]]></Node>
<StgValue><ssdm name="iii"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="5">
<![CDATA[
:6 %i_tr_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_tr_cast"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %p_lshr_f9_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10 %empty = mul i9 %i_tr_cast, i9 22

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11 %empty_33 = or i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %p_lshr_f_cast = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5">
<![CDATA[
:17 %zext_ln127 = zext i5 %ii

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:18 %add_ln136 = add i9 %empty, i9 %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:21 %icmp_ln121 = icmp_eq  i12 %indvar_flatten44, i12 3872

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22 %br_ln121 = br i1 %icmp_ln121, void %.reset7, void

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:2 %icmp_ln124 = icmp_eq  i10 %indvar_flatten, i10 352

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset7:3 %select_ln121 = select i1 %icmp_ln124, i5 0, i5 %ii

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset7:4 %add_ln121_1 = add i5 %i, i5 2

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="5">
<![CDATA[
.reset7:5 %i_tr_cast_mid1 = zext i5 %add_ln121_1

]]></Node>
<StgValue><ssdm name="i_tr_cast_mid1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:6 %p_lshr_f9_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln121_1, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_lshr_f9_cast_mid1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:10 %p_mid1 = mul i9 %i_tr_cast_mid1, i9 22

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:11 %select_ln121_2 = select i1 %icmp_ln124, i9 %p_mid1, i9 %empty

]]></Node>
<StgValue><ssdm name="select_ln121_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:16 %select_ln121_4 = select i1 %icmp_ln124, i9 %p_mid1, i9 %add_ln136

]]></Node>
<StgValue><ssdm name="select_ln121_4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:19 %xor_ln121 = xor i1 %icmp_ln124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:20 %icmp_ln127 = icmp_eq  i6 %iii, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:21 %and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121

]]></Node>
<StgValue><ssdm name="and_ln121"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset7:23 %ii_2 = add i5 %select_ln121, i5 2

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:25 %or_ln124 = or i1 %and_ln121, i1 %icmp_ln124

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.reset7:26 %select_ln124 = select i1 %or_ln124, i6 0, i6 %iii

]]></Node>
<StgValue><ssdm name="select_ln124"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="5">
<![CDATA[
.reset7:33 %zext_ln127_1 = zext i5 %ii_2

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:34 %add_ln136_6 = add i9 %select_ln121_2, i9 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln136_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:35 %select_ln124_2 = select i1 %and_ln121, i9 %add_ln136_6, i9 %select_ln121_4

]]></Node>
<StgValue><ssdm name="select_ln124_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:36 %or_ln124_1 = or i9 %select_ln124_2, i9 1

]]></Node>
<StgValue><ssdm name="or_ln124_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.reset7:37 %shl_ln136_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_1, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_mid2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="6">
<![CDATA[
.reset7:45 %iii_cast = zext i6 %select_ln124

]]></Node>
<StgValue><ssdm name="iii_cast"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:47 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_2, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.reset7:48 %add_ln136_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 %select_ln124

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="14">
<![CDATA[
.reset7:49 %zext_ln136 = zext i14 %add_ln136_1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:50 %input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
.reset7:51 %input_load = load i14 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset7:61 %add_ln136_3 = add i14 %shl_ln136_mid2, i14 %iii_cast

]]></Node>
<StgValue><ssdm name="add_ln136_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="14">
<![CDATA[
.reset7:62 %zext_ln136_1 = zext i14 %add_ln136_3

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:63 %input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
.reset7:64 %input_load_1 = load i14 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset7:127 %add_ln124_1 = add i10 %indvar_flatten, i10 1

]]></Node>
<StgValue><ssdm name="add_ln124_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln121 = add i12 %indvar_flatten44, i12 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset7:22 %select_ln121_6 = select i1 %icmp_ln124, i5 %add_ln121_1, i5 %i

]]></Node>
<StgValue><ssdm name="select_ln121_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.reset7:43 %select_ln124_4 = select i1 %and_ln121, i5 %ii_2, i5 %select_ln121

]]></Node>
<StgValue><ssdm name="select_ln124_4"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="14">
<![CDATA[
.reset7:51 %input_load = load i14 %input_addr

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:58 %tmp_5 = fcmp_ogt  i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="14">
<![CDATA[
.reset7:64 %input_load_1 = load i14 %input_addr_1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset7:126 %add_ln127 = add i6 %select_ln124, i6 1

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.reset7:128 %select_ln124_5 = select i1 %icmp_ln124, i10 1, i10 %add_ln124_1

]]></Node>
<StgValue><ssdm name="select_ln124_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="5">
<![CDATA[
:12 %zext_ln124 = zext i5 %empty_33

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:13 %mul_ln124 = mul i9 %zext_ln124, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln124"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.reset7:52 %bitcast_ln136 = bitcast i32 %input_load

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:53 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="23" op_0_bw="32">
<![CDATA[
.reset7:54 %trunc_ln136 = trunc i32 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:55 %icmp_ln136 = icmp_ne  i8 %tmp_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:56 %icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:57 %or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:58 %tmp_5 = fcmp_ogt  i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:59 %and_ln136 = and i1 %or_ln136, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:60 %select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:78 %tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="and_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:19 %add_ln136_2 = add i9 %mul_ln124, i9 %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset7:12 %p_mid110 = or i5 %add_ln121_1, i5 1

]]></Node>
<StgValue><ssdm name="p_mid110"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="5">
<![CDATA[
.reset7:13 %zext_ln124_1 = zext i5 %p_mid110

]]></Node>
<StgValue><ssdm name="zext_ln124_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:14 %mul_ln124_1 = mul i9 %zext_ln124_1, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln124_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:15 %select_ln121_3 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %mul_ln124

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:17 %select_ln121_5 = select i1 %icmp_ln124, i9 %mul_ln124_1, i9 %add_ln136_2

]]></Node>
<StgValue><ssdm name="select_ln121_5"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:38 %add_ln136_7 = add i9 %select_ln121_3, i9 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln136_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset7:39 %select_ln124_3 = select i1 %and_ln121, i9 %add_ln136_7, i9 %select_ln121_5

]]></Node>
<StgValue><ssdm name="select_ln124_3"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset7:40 %or_ln124_2 = or i9 %select_ln124_3, i9 1

]]></Node>
<StgValue><ssdm name="or_ln124_2"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="9" op_2_bw="5">
<![CDATA[
.reset7:41 %shl_ln136_1_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %or_ln124_2, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln136_1_mid2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.reset7:65 %bitcast_ln136_1 = bitcast i32 %input_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln136_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:66 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="32">
<![CDATA[
.reset7:67 %trunc_ln136_1 = trunc i32 %bitcast_ln136_1

]]></Node>
<StgValue><ssdm name="trunc_ln136_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
.reset7:68 %bitcast_ln136_2 = bitcast i32 %select_ln136

]]></Node>
<StgValue><ssdm name="bitcast_ln136_2"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:69 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
.reset7:70 %trunc_ln136_2 = trunc i32 %bitcast_ln136_2

]]></Node>
<StgValue><ssdm name="trunc_ln136_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:71 %icmp_ln136_2 = icmp_ne  i8 %tmp_6, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:72 %icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:73 %or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2

]]></Node>
<StgValue><ssdm name="or_ln136_1"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:74 %icmp_ln136_4 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_4"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:75 %icmp_ln136_5 = icmp_eq  i23 %trunc_ln136_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_5"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:76 %or_ln136_2 = or i1 %icmp_ln136_5, i1 %icmp_ln136_4

]]></Node>
<StgValue><ssdm name="or_ln136_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:77 %and_ln136_1 = and i1 %or_ln136_1, i1 %or_ln136_2

]]></Node>
<StgValue><ssdm name="and_ln136_1"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:78 %tmp_8 = fcmp_ogt  i32 %input_load_1, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:79 %and_ln136_2 = and i1 %and_ln136_1, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln136_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:80 %select_ln136_1 = select i1 %and_ln136_2, i32 %input_load_1, i32 %select_ln136

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:81 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln124_3, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.reset7:82 %add_ln136_4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_9, i6 %select_ln124

]]></Node>
<StgValue><ssdm name="add_ln136_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="14">
<![CDATA[
.reset7:83 %zext_ln136_2 = zext i14 %add_ln136_4

]]></Node>
<StgValue><ssdm name="zext_ln136_2"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:84 %input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
.reset7:85 %input_load_2 = load i14 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset7:102 %add_ln136_5 = add i14 %shl_ln136_1_mid2, i14 %iii_cast

]]></Node>
<StgValue><ssdm name="add_ln136_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="14">
<![CDATA[
.reset7:85 %input_load_2 = load i14 %input_addr_2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:99 %tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
.reset7:86 %bitcast_ln136_3 = bitcast i32 %input_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln136_3"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:87 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="32">
<![CDATA[
.reset7:88 %trunc_ln136_3 = trunc i32 %bitcast_ln136_3

]]></Node>
<StgValue><ssdm name="trunc_ln136_3"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
.reset7:89 %bitcast_ln136_4 = bitcast i32 %select_ln136_1

]]></Node>
<StgValue><ssdm name="bitcast_ln136_4"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:90 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="23" op_0_bw="32">
<![CDATA[
.reset7:91 %trunc_ln136_4 = trunc i32 %bitcast_ln136_4

]]></Node>
<StgValue><ssdm name="trunc_ln136_4"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:92 %icmp_ln136_6 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_6"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:93 %icmp_ln136_7 = icmp_eq  i23 %trunc_ln136_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_7"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:94 %or_ln136_3 = or i1 %icmp_ln136_7, i1 %icmp_ln136_6

]]></Node>
<StgValue><ssdm name="or_ln136_3"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:95 %icmp_ln136_8 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_8"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:96 %icmp_ln136_9 = icmp_eq  i23 %trunc_ln136_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_9"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:97 %or_ln136_4 = or i1 %icmp_ln136_9, i1 %icmp_ln136_8

]]></Node>
<StgValue><ssdm name="or_ln136_4"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:98 %and_ln136_3 = and i1 %or_ln136_3, i1 %or_ln136_4

]]></Node>
<StgValue><ssdm name="and_ln136_3"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:99 %tmp_2 = fcmp_ogt  i32 %input_load_2, i32 %select_ln136_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:100 %and_ln136_4 = and i1 %and_ln136_3, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln136_4"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:101 %select_ln136_2 = select i1 %and_ln136_4, i32 %input_load_2, i32 %select_ln136_1

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="14">
<![CDATA[
.reset7:103 %zext_ln136_3 = zext i14 %add_ln136_5

]]></Node>
<StgValue><ssdm name="zext_ln136_3"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:104 %input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="14">
<![CDATA[
.reset7:105 %input_load_3 = load i14 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="14">
<![CDATA[
.reset7:105 %input_load_3 = load i14 %input_addr_3

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="4">
<![CDATA[
:8 %p_cast = zext i4 %p_lshr_f9_cast

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9 %mul33 = mul i7 %p_cast, i7 11

]]></Node>
<StgValue><ssdm name="mul33"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="and_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="4">
<![CDATA[
:15 %p_cast2 = zext i4 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
<literal name="and_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16 %mul351 = add i7 %mul33, i7 %p_cast2

]]></Node>
<StgValue><ssdm name="mul351"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="4">
<![CDATA[
.reset7:7 %p_cast_mid1 = zext i4 %p_lshr_f9_cast_mid1

]]></Node>
<StgValue><ssdm name="p_cast_mid1"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset7:8 %mul33_mid1 = mul i7 %p_cast_mid1, i7 11

]]></Node>
<StgValue><ssdm name="mul33_mid1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:9 %select_ln121_1 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul33

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:27 %p_lshr_f_cast_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %ii_2, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast_mid1"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="4">
<![CDATA[
.reset7:28 %p_cast2_mid1 = zext i4 %p_lshr_f_cast_mid1

]]></Node>
<StgValue><ssdm name="p_cast2_mid1"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset7:29 %mul351_mid1 = add i7 %select_ln121_1, i7 %p_cast2_mid1

]]></Node>
<StgValue><ssdm name="mul351_mid1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:30 %select_ln121_7 = select i1 %icmp_ln124, i7 %mul33_mid1, i7 %mul351

]]></Node>
<StgValue><ssdm name="select_ln121_7"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset7:31 %select_ln124_1 = select i1 %and_ln121, i7 %mul351_mid1, i7 %select_ln121_7

]]></Node>
<StgValue><ssdm name="select_ln124_1"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
.reset7:32 %add40_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %select_ln124_1, i5 0

]]></Node>
<StgValue><ssdm name="add40_mid2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="6">
<![CDATA[
.reset7:44 %iii_cast5 = zext i6 %select_ln124

]]></Node>
<StgValue><ssdm name="iii_cast5"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:119 %tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.reset7:122 %add_ln142 = add i12 %iii_cast5, i12 %add40_mid2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset7:1 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3872, i64 3872, i64 3872

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset7:18 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset7:42 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset7:46 %specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln127"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.reset7:106 %bitcast_ln136_5 = bitcast i32 %input_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln136_5"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:107 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="23" op_0_bw="32">
<![CDATA[
.reset7:108 %trunc_ln136_5 = trunc i32 %bitcast_ln136_5

]]></Node>
<StgValue><ssdm name="trunc_ln136_5"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
.reset7:109 %bitcast_ln136_6 = bitcast i32 %select_ln136_2

]]></Node>
<StgValue><ssdm name="bitcast_ln136_6"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset7:110 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="32">
<![CDATA[
.reset7:111 %trunc_ln136_6 = trunc i32 %bitcast_ln136_6

]]></Node>
<StgValue><ssdm name="trunc_ln136_6"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:112 %icmp_ln136_10 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_10"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:113 %icmp_ln136_11 = icmp_eq  i23 %trunc_ln136_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_11"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:114 %or_ln136_5 = or i1 %icmp_ln136_11, i1 %icmp_ln136_10

]]></Node>
<StgValue><ssdm name="or_ln136_5"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset7:115 %icmp_ln136_12 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_12"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.reset7:116 %icmp_ln136_13 = icmp_eq  i23 %trunc_ln136_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_13"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:117 %or_ln136_6 = or i1 %icmp_ln136_13, i1 %icmp_ln136_12

]]></Node>
<StgValue><ssdm name="or_ln136_6"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:118 %and_ln136_5 = and i1 %or_ln136_5, i1 %or_ln136_6

]]></Node>
<StgValue><ssdm name="and_ln136_5"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset7:119 %tmp_11 = fcmp_ogt  i32 %input_load_3, i32 %select_ln136_2

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset7:120 %and_ln136_6 = and i1 %and_ln136_5, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln136_6"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset7:121 %select_ln136_3 = select i1 %and_ln136_6, i32 %input_load_3, i32 %select_ln136_2

]]></Node>
<StgValue><ssdm name="select_ln136_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="12">
<![CDATA[
.reset7:123 %zext_ln142 = zext i12 %add_ln142

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset7:124 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.reset7:125 %store_ln142 = store i32 %select_ln136_3, i12 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
.reset7:129 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0">
<![CDATA[
:0 %ret_ln146 = ret

]]></Node>
<StgValue><ssdm name="ret_ln146"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
