Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'adder64fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.asy
-view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.ngc
-view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.ngc"
for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.ngc"
device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/adder/tmp/_cg/floating_point_v5_0.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'adder64fp'.
Closed project file.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'multiplier64fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'floating_point_v5_0'...
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VHO instantiation template for 'floating_point_v5_0'...
Writing VHDL behavioral simulation model for 'floating_point_v5_0'...
Multiple simulation libraries found for 'floating_point_v5_0'...
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.as
y -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.ng
c -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.n
gc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.n
gc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.vh
d -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_
   0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.vh
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'multiplier64fp'.
Closed project file.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'divider6fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.asy
-view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.ngc
-view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.ngc"
for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.ngc"
device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/divider/tmp/_cg/floating_point_v5_0.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'divider6fp'.
Closed project file.
Opening project file
/home/ecelrc/students/smirkhani/maysam/multiplier/multiplier64fp.cgp.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'multiplier64fp' of
   'xilinx.com:project:multiplier64fp:1.0' from
   '/home/ecelrc/students/smirkhani/maysam/multiplier/multiplier64fp.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'floating_point_v5_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.as
y -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.ng
c -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.n
gc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.n
gc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_
   0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/multiplier/tmp/_cg/floating_point_v5_0.ve
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'multiplier64fp'.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'adder64fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.asy -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.ngc -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5
_0.ngc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5
_0.ngc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point
   _v5_0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'adder64fp'.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'multiplier64fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'floating_point_v5_0'...
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VHO instantiation template for 'floating_point_v5_0'...
Writing VHDL behavioral simulation model for 'floating_point_v5_0'...
Multiple simulation libraries found for 'floating_point_v5_0'...
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.asy -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.ngc -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poi
nt_v5_0.ngc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poi
nt_v5_0.ngc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_
   point_v5_0.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'multiplier64fp'.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Wrote CGP file for project 'divider64fp'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_v
5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_v
5_0.asy -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_v
5_0.ngc -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_
v5_0.ngc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_
v5_0.ngc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_v
5_0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_poi
   nt_v5_0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/divider/tmp/_cg/floating_point_v
5_0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'divider64fp'.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Opening project file
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/multiplier64fp.cgp.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'multiplier64fp' of
   'xilinx.com:project:multiplier64fp:1.0' from
   '/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/multiplier64fp.cg
   c'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'floating_point_v5_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.asy -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.ngc -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poi
nt_v5_0.ngc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poi
nt_v5_0.ngc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_
   point_v5_0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/multiplier/tmp/_cg/floating_poin
t_v5_0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'multiplier64fp'.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Opening project file
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/adder64fp.cgp.
ERROR:encore:196 - Unable to set project directory to
   /home/ecelrc/students/smirkhani/maysam/adder/
Closed project file.
Opening project file
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/adder64fp.cgp.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Loaded all available family support information.
Regenerate all project IP (under current project settings)INFO:sim:953 - Generating composite instance 'adder64fp' of
   'xilinx.com:project:adder64fp:1.0' from
   '/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/adder64fp.cgc'.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'floating_point_v5_0' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'floating_point_v5_0'...
Delivering associated files for 'floating_point_v5_0'...
Generating implementation netlist for 'floating_point_v5_0'...
INFO:sim - Pre-processing HDL files for 'floating_point_v5_0'...
Running synthesis for 'floating_point_v5_0'
Running ngcbuild...
Writing VEO instantiation template for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'floating_point_v5_0'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: floating_point_v5_0.xco
XMDF file found: floating_point_v5_0_xmdf.tcl
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.asy -view all -origin_type imported
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.ngc -view all -origin_type created
Checking file
"/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5
_0.ngc" for project device match ...
File
"/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5
_0.ngc" device information matches project device.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point
   _v5_0.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ecelrc/students/smirkhani/maysam/virtex-5/adder/tmp/_cg/floating_point_v5_
0.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/floating_point_v5_0"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
