/* Generated by Yosys 0.58+74 (git sha1 272aa9cde, clang++ 18.1.8 -fPIC -O3) */

(* dynports =  1  *)
(* hdlname = "aes_dom_dep_mul_gf2pn_deloop" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:282.1-511.10" *)
module \$paramod$24c1c4c69a656d6e1653f476009c3cda79470efb\aes_dom_dep_mul_gf2pn_deloop (clk_i, rst_ni, we_i, a_x, a_y, b_x, b_y, a_x_q, a_y_q, b_x_q, b_y_q, z_0, z_1, a_q, b_q, prd_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:303.13-303.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:304.13-304.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:305.13-305.17" *)
  input we_i;
  wire we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:306.28-306.31" *)
  input [1:0] a_x;
  wire [1:0] a_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:307.28-307.31" *)
  input [1:0] a_y;
  wire [1:0] a_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:308.28-308.31" *)
  input [1:0] b_x;
  wire [1:0] b_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:309.28-309.31" *)
  input [1:0] b_y;
  wire [1:0] b_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:310.28-310.33" *)
  input [1:0] a_x_q;
  wire [1:0] a_x_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:311.28-311.33" *)
  input [1:0] a_y_q;
  wire [1:0] a_y_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:312.28-312.33" *)
  input [1:0] b_x_q;
  wire [1:0] b_x_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:313.28-313.33" *)
  input [1:0] b_y_q;
  wire [1:0] b_y_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:314.28-314.31" *)
  input [1:0] z_0;
  wire [1:0] z_0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:315.28-315.31" *)
  input [1:0] z_1;
  wire [1:0] z_1;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:316.29-316.32" *)
  output [1:0] a_q;
  wire [1:0] a_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:317.29-317.32" *)
  output [1:0] b_q;
  wire [1:0] b_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:318.35-318.40" *)
  output [3:0] prd_o;
  wire [3:0] prd_o;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:319.22-319.29" *)
  wire [1:0] a_yz0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:321.22-321.29" *)
  wire [1:0] a_yz0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:394.22-394.31" *)
  wire [1:0] axz0_z1_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:396.22-396.31" *)
  wire [1:0] axz0_z1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:320.22-320.29" *)
  wire [1:0] b_yz0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:395.22-395.31" *)
  wire [1:0] bxz0_z1_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:481.24-481.27" *)
  wire [1:0] \gen_not_pre_dom_indep.a_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:485.24-485.31" *)
  wire [1:0] \gen_not_pre_dom_indep.a_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:491.24-491.34" *)
  wire [1:0] \gen_not_pre_dom_indep.a_mul_ax_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:501.24-501.38" *)
  wire [1:0] \gen_not_pre_dom_indep.a_mul_ax_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:482.24-482.27" *)
  wire [1:0] \gen_not_pre_dom_indep.b_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:486.24-486.31" *)
  wire [1:0] \gen_not_pre_dom_indep.b_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:492.24-492.34" *)
  wire [1:0] \gen_not_pre_dom_indep.b_mul_bx_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:502.24-502.38" *)
  wire [1:0] \gen_not_pre_dom_indep.b_mul_bx_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:335.22-335.31" *)
  wire [1:0] mul_ax_z0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:388.22-388.35" *)
  wire [1:0] mul_ax_z0_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:336.22-336.31" *)
  wire [1:0] mul_bx_z0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:389.22-389.35" *)
  wire [1:0] mul_bx_z0_buf;
  assign a_yz0_d[0] = z_0[0] ^ a_y[0];
  assign a_yz0_d[1] = z_0[1] ^ a_y[1];
  assign b_yz0_d[0] = b_y[0] ^ z_0[0];
  assign b_yz0_d[1] = b_y[1] ^ z_0[1];
  assign axz0_z1_d[0] = z_1[0] ^ mul_ax_z0_buf[0];
  assign axz0_z1_d[1] = z_1[1] ^ mul_ax_z0_buf[1];
  assign bxz0_z1_d[0] = mul_bx_z0_buf[0] ^ z_1[0];
  assign bxz0_z1_d[1] = mul_bx_z0_buf[1] ^ z_1[1];
  assign _02_ = a_x[1] & z_0[1];
  assign _03_ = ~(a_x[0] ^ a_x[1]);
  assign _04_ = z_0[1] ^ z_0[0];
  assign _05_ = _04_ & ~(_03_);
  assign mul_ax_z0[1] = _05_ ^ _02_;
  assign _06_ = a_x[0] & z_0[0];
  assign mul_ax_z0[0] = _06_ ^ _05_;
  assign _07_ = b_x[1] & z_0[1];
  assign _08_ = ~(b_x[0] ^ b_x[1]);
  assign _09_ = _04_ & ~(_08_);
  assign mul_bx_z0[1] = _09_ ^ _07_;
  assign _10_ = b_x[0] & z_0[0];
  assign mul_bx_z0[0] = _10_ ^ _09_;
  assign \gen_not_pre_dom_indep.a_b [0] = prd_o[2] ^ a_y_q[0];
  assign \gen_not_pre_dom_indep.a_b [1] = prd_o[3] ^ a_y_q[1];
  assign \gen_not_pre_dom_indep.b_b [0] = a_yz0_q[0] ^ b_y_q[0];
  assign \gen_not_pre_dom_indep.b_b [1] = a_yz0_q[1] ^ b_y_q[1];
  assign _11_ = \gen_not_pre_dom_indep.a_b_buf [1] & a_x_q[1];
  assign _12_ = a_x_q[0] ^ a_x_q[1];
  assign _13_ = ~(\gen_not_pre_dom_indep.a_b_buf [0] ^ \gen_not_pre_dom_indep.a_b_buf [1]);
  assign _14_ = _12_ & ~(_13_);
  assign \gen_not_pre_dom_indep.a_mul_ax_b [1] = _14_ ^ _11_;
  assign _15_ = \gen_not_pre_dom_indep.a_b_buf [0] & a_x_q[0];
  assign \gen_not_pre_dom_indep.a_mul_ax_b [0] = _15_ ^ _14_;
  assign _16_ = \gen_not_pre_dom_indep.b_b_buf [1] & b_x_q[1];
  assign _17_ = b_x_q[0] ^ b_x_q[1];
  assign _18_ = ~(\gen_not_pre_dom_indep.b_b_buf [0] ^ \gen_not_pre_dom_indep.b_b_buf [1]);
  assign _00_ = _17_ & ~(_18_);
  assign \gen_not_pre_dom_indep.b_mul_bx_b [1] = _00_ ^ _16_;
  assign _01_ = \gen_not_pre_dom_indep.b_b_buf [0] & b_x_q[0];
  assign \gen_not_pre_dom_indep.b_mul_bx_b [0] = _01_ ^ _00_;
  assign a_q[0] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [0] ^ axz0_z1_q[0];
  assign a_q[1] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [1] ^ axz0_z1_q[1];
  assign b_q[0] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [0] ^ prd_o[0];
  assign b_q[1] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [1] ^ prd_o[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:487.42-490.5" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000000100  \gen_not_pre_dom_indep.u_prim_xilinx_buf_ab_b  (
    .in_i({ \gen_not_pre_dom_indep.a_b , \gen_not_pre_dom_indep.b_b  }),
    .out_o({ \gen_not_pre_dom_indep.a_b_buf , \gen_not_pre_dom_indep.b_b_buf  })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:503.42-506.5" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000000100  \gen_not_pre_dom_indep.u_prim_xilinx_buf_ab_mul_abx_b  (
    .in_i({ \gen_not_pre_dom_indep.a_mul_ax_b , \gen_not_pre_dom_indep.b_mul_bx_b  }),
    .out_o({ \gen_not_pre_dom_indep.a_mul_ax_b_buf , \gen_not_pre_dom_indep.b_mul_bx_b_buf  })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:390.40-393.3" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000000100  u_prim_xilinx_buf_mul_abx_z0 (
    .in_i({ mul_ax_z0, mul_bx_z0 }),
    .out_o({ mul_ax_z0_buf, mul_bx_z0_buf })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:328.4-334.3" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000000100\ResetValue=s1'0  u_prim_xilinx_flop_ab_yz0 (
    .clk_i(clk_i),
    .d_i({ a_yz0_d, b_yz0_d }),
    .en_i(we_i),
    .q_o({ a_yz0_q, prd_o[3:2] }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:403.4-409.3" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000000100\ResetValue=s1'0  u_prim_xilinx_flop_abxz0_z1 (
    .clk_i(clk_i),
    .d_i({ axz0_z1_d, bxz0_z1_d }),
    .en_i(we_i),
    .q_o({ axz0_z1_q, prd_o[1:0] }),
    .rst_ni(rst_ni)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "aes_dom_dep_mul_gf2pn_deloop" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:282.1-511.10" *)
module \$paramod$6042b1c7ace30ff79de13c5dcb11899d0e013023\aes_dom_dep_mul_gf2pn_deloop (clk_i, rst_ni, we_i, a_x, a_y, b_x, b_y, a_x_q, a_y_q, b_x_q, b_y_q, z_0, z_1, a_q, b_q, prd_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:303.13-303.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:304.13-304.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:305.13-305.17" *)
  input we_i;
  wire we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:306.28-306.31" *)
  input [3:0] a_x;
  wire [3:0] a_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:307.28-307.31" *)
  input [3:0] a_y;
  wire [3:0] a_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:308.28-308.31" *)
  input [3:0] b_x;
  wire [3:0] b_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:309.28-309.31" *)
  input [3:0] b_y;
  wire [3:0] b_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:310.28-310.33" *)
  input [3:0] a_x_q;
  wire [3:0] a_x_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:311.28-311.33" *)
  input [3:0] a_y_q;
  wire [3:0] a_y_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:312.28-312.33" *)
  input [3:0] b_x_q;
  wire [3:0] b_x_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:313.28-313.33" *)
  input [3:0] b_y_q;
  wire [3:0] b_y_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:314.28-314.31" *)
  input [3:0] z_0;
  wire [3:0] z_0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:315.28-315.31" *)
  input [3:0] z_1;
  wire [3:0] z_1;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:316.29-316.32" *)
  output [3:0] a_q;
  wire [3:0] a_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:317.29-317.32" *)
  output [3:0] b_q;
  wire [3:0] b_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:318.35-318.40" *)
  output [7:0] prd_o;
  wire [7:0] prd_o;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:319.22-319.29" *)
  wire [3:0] a_yz0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:321.22-321.29" *)
  wire [3:0] a_yz0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:394.22-394.31" *)
  wire [3:0] axz0_z1_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:396.22-396.31" *)
  wire [3:0] axz0_z1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:320.22-320.29" *)
  wire [3:0] b_yz0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:395.22-395.31" *)
  wire [3:0] bxz0_z1_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:481.24-481.27" *)
  wire [3:0] \gen_not_pre_dom_indep.a_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:485.24-485.31" *)
  wire [3:0] \gen_not_pre_dom_indep.a_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:491.24-491.34" *)
  wire [3:0] \gen_not_pre_dom_indep.a_mul_ax_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:501.24-501.38" *)
  wire [3:0] \gen_not_pre_dom_indep.a_mul_ax_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:482.24-482.27" *)
  wire [3:0] \gen_not_pre_dom_indep.b_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:486.24-486.31" *)
  wire [3:0] \gen_not_pre_dom_indep.b_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:492.24-492.34" *)
  wire [3:0] \gen_not_pre_dom_indep.b_mul_bx_b ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:502.24-502.38" *)
  wire [3:0] \gen_not_pre_dom_indep.b_mul_bx_b_buf ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:335.22-335.31" *)
  wire [3:0] mul_ax_z0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:388.22-388.35" *)
  wire [3:0] mul_ax_z0_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:336.22-336.31" *)
  wire [3:0] mul_bx_z0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:389.22-389.35" *)
  wire [3:0] mul_bx_z0_buf;
  assign a_yz0_d[0] = z_0[0] ^ a_y[0];
  assign a_yz0_d[1] = z_0[1] ^ a_y[1];
  assign a_yz0_d[2] = z_0[2] ^ a_y[2];
  assign a_yz0_d[3] = z_0[3] ^ a_y[3];
  assign b_yz0_d[0] = b_y[0] ^ z_0[0];
  assign b_yz0_d[1] = b_y[1] ^ z_0[1];
  assign b_yz0_d[2] = b_y[2] ^ z_0[2];
  assign b_yz0_d[3] = b_y[3] ^ z_0[3];
  assign axz0_z1_d[0] = z_1[0] ^ mul_ax_z0_buf[0];
  assign axz0_z1_d[1] = z_1[1] ^ mul_ax_z0_buf[1];
  assign axz0_z1_d[2] = z_1[2] ^ mul_ax_z0_buf[2];
  assign axz0_z1_d[3] = z_1[3] ^ mul_ax_z0_buf[3];
  assign bxz0_z1_d[0] = mul_bx_z0_buf[0] ^ z_1[0];
  assign bxz0_z1_d[1] = mul_bx_z0_buf[1] ^ z_1[1];
  assign bxz0_z1_d[2] = mul_bx_z0_buf[2] ^ z_1[2];
  assign bxz0_z1_d[3] = mul_bx_z0_buf[3] ^ z_1[3];
  assign _000_ = a_x[2] & z_0[2];
  assign _001_ = a_x[2] ^ a_x[3];
  assign _002_ = ~(z_0[3] ^ z_0[2]);
  assign _003_ = _002_ | ~(_001_);
  assign _004_ = _003_ ^ _000_;
  assign _005_ = ~(a_x[1] ^ a_x[3]);
  assign _006_ = z_0[3] ^ z_0[1];
  assign _007_ = _006_ & ~(_005_);
  assign _008_ = ~(a_x[0] ^ a_x[2]);
  assign _009_ = _008_ ^ _005_;
  assign _010_ = z_0[2] ^ z_0[0];
  assign _011_ = ~(_010_ ^ _006_);
  assign _012_ = _011_ | ~(_009_);
  assign _013_ = ~(_012_ ^ _007_);
  assign _014_ = _010_ & ~(_008_);
  assign _015_ = _014_ ^ _012_;
  assign _016_ = _015_ ^ _013_;
  assign mul_ax_z0[2] = _016_ ^ _004_;
  assign _017_ = a_x[3] & z_0[3];
  assign _018_ = _017_ ^ _003_;
  assign mul_ax_z0[3] = _018_ ^ _015_;
  assign _019_ = a_x[0] & z_0[0];
  assign _020_ = a_x[1] ^ a_x[0];
  assign _021_ = ~(z_0[1] ^ z_0[0]);
  assign _022_ = _021_ | ~(_020_);
  assign _023_ = _022_ ^ _019_;
  assign mul_ax_z0[0] = _023_ ^ _016_;
  assign _024_ = a_x[1] & z_0[1];
  assign _025_ = _024_ ^ _022_;
  assign mul_ax_z0[1] = _025_ ^ _015_;
  assign _026_ = b_x[2] & z_0[2];
  assign _027_ = ~(b_x[2] ^ b_x[3]);
  assign _028_ = _027_ | _002_;
  assign _029_ = _028_ ^ _026_;
  assign _030_ = b_x[1] ^ b_x[3];
  assign _031_ = ~(_030_ & _006_);
  assign _032_ = ~(b_x[0] ^ b_x[2]);
  assign _033_ = _032_ ^ _030_;
  assign _034_ = _033_ | _011_;
  assign _035_ = _034_ ^ _031_;
  assign _036_ = _010_ & ~(_032_);
  assign _037_ = _036_ ^ _034_;
  assign _038_ = _037_ ^ _035_;
  assign mul_bx_z0[2] = _038_ ^ _029_;
  assign _039_ = b_x[3] & z_0[3];
  assign _040_ = _039_ ^ _028_;
  assign mul_bx_z0[3] = _040_ ^ _037_;
  assign _041_ = b_x[0] & z_0[0];
  assign _042_ = ~(b_x[1] ^ b_x[0]);
  assign _043_ = _042_ | _021_;
  assign _044_ = _043_ ^ _041_;
  assign mul_bx_z0[0] = _044_ ^ _038_;
  assign _045_ = b_x[1] & z_0[1];
  assign _046_ = _045_ ^ _043_;
  assign mul_bx_z0[1] = _046_ ^ _037_;
  assign \gen_not_pre_dom_indep.a_b [0] = prd_o[4] ^ a_y_q[0];
  assign \gen_not_pre_dom_indep.a_b [1] = prd_o[5] ^ a_y_q[1];
  assign \gen_not_pre_dom_indep.a_b [2] = prd_o[6] ^ a_y_q[2];
  assign \gen_not_pre_dom_indep.a_b [3] = prd_o[7] ^ a_y_q[3];
  assign \gen_not_pre_dom_indep.b_b [0] = a_yz0_q[0] ^ b_y_q[0];
  assign \gen_not_pre_dom_indep.b_b [1] = a_yz0_q[1] ^ b_y_q[1];
  assign \gen_not_pre_dom_indep.b_b [2] = a_yz0_q[2] ^ b_y_q[2];
  assign \gen_not_pre_dom_indep.b_b [3] = a_yz0_q[3] ^ b_y_q[3];
  assign _047_ = \gen_not_pre_dom_indep.a_b_buf [2] & a_x_q[2];
  assign _048_ = a_x_q[2] ^ a_x_q[3];
  assign _049_ = ~(\gen_not_pre_dom_indep.a_b_buf [2] ^ \gen_not_pre_dom_indep.a_b_buf [3]);
  assign _050_ = _049_ | ~(_048_);
  assign _051_ = _050_ ^ _047_;
  assign _052_ = ~(a_x_q[1] ^ a_x_q[3]);
  assign _053_ = \gen_not_pre_dom_indep.a_b_buf [1] ^ \gen_not_pre_dom_indep.a_b_buf [3];
  assign _054_ = _053_ & ~(_052_);
  assign _055_ = ~(a_x_q[0] ^ a_x_q[2]);
  assign _056_ = _055_ ^ _052_;
  assign _057_ = ~(\gen_not_pre_dom_indep.a_b_buf [0] ^ \gen_not_pre_dom_indep.a_b_buf [2]);
  assign _058_ = _057_ ^ _053_;
  assign _059_ = _058_ | ~(_056_);
  assign _060_ = ~(_059_ ^ _054_);
  assign _061_ = ~(_057_ | _055_);
  assign _062_ = _061_ ^ _059_;
  assign _063_ = _062_ ^ _060_;
  assign \gen_not_pre_dom_indep.a_mul_ax_b [2] = _063_ ^ _051_;
  assign _064_ = \gen_not_pre_dom_indep.a_b_buf [3] & a_x_q[3];
  assign _065_ = _064_ ^ _050_;
  assign \gen_not_pre_dom_indep.a_mul_ax_b [3] = _065_ ^ _062_;
  assign _066_ = \gen_not_pre_dom_indep.a_b_buf [0] & a_x_q[0];
  assign _067_ = a_x_q[1] ^ a_x_q[0];
  assign _068_ = ~(\gen_not_pre_dom_indep.a_b_buf [1] ^ \gen_not_pre_dom_indep.a_b_buf [0]);
  assign _069_ = _068_ | ~(_067_);
  assign _070_ = _069_ ^ _066_;
  assign \gen_not_pre_dom_indep.a_mul_ax_b [0] = _070_ ^ _063_;
  assign _071_ = \gen_not_pre_dom_indep.a_b_buf [1] & a_x_q[1];
  assign _072_ = _071_ ^ _069_;
  assign \gen_not_pre_dom_indep.a_mul_ax_b [1] = _072_ ^ _062_;
  assign _073_ = \gen_not_pre_dom_indep.b_b_buf [2] & b_x_q[2];
  assign _074_ = b_x_q[2] ^ b_x_q[3];
  assign _075_ = ~(\gen_not_pre_dom_indep.b_b_buf [2] ^ \gen_not_pre_dom_indep.b_b_buf [3]);
  assign _076_ = _075_ | ~(_074_);
  assign _077_ = _076_ ^ _073_;
  assign _078_ = ~(b_x_q[1] ^ b_x_q[3]);
  assign _079_ = \gen_not_pre_dom_indep.b_b_buf [1] ^ \gen_not_pre_dom_indep.b_b_buf [3];
  assign _080_ = _079_ & ~(_078_);
  assign _081_ = ~(b_x_q[0] ^ b_x_q[2]);
  assign _082_ = _081_ ^ _078_;
  assign _083_ = ~(\gen_not_pre_dom_indep.b_b_buf [0] ^ \gen_not_pre_dom_indep.b_b_buf [2]);
  assign _084_ = _083_ ^ _079_;
  assign _085_ = _084_ | ~(_082_);
  assign _086_ = ~(_085_ ^ _080_);
  assign _087_ = ~(_083_ | _081_);
  assign _088_ = _087_ ^ _085_;
  assign _089_ = _088_ ^ _086_;
  assign \gen_not_pre_dom_indep.b_mul_bx_b [2] = _089_ ^ _077_;
  assign _090_ = \gen_not_pre_dom_indep.b_b_buf [3] & b_x_q[3];
  assign _091_ = _090_ ^ _076_;
  assign \gen_not_pre_dom_indep.b_mul_bx_b [3] = _091_ ^ _088_;
  assign _092_ = \gen_not_pre_dom_indep.b_b_buf [0] & b_x_q[0];
  assign _093_ = b_x_q[1] ^ b_x_q[0];
  assign _094_ = ~(\gen_not_pre_dom_indep.b_b_buf [1] ^ \gen_not_pre_dom_indep.b_b_buf [0]);
  assign _095_ = _094_ | ~(_093_);
  assign _096_ = _095_ ^ _092_;
  assign \gen_not_pre_dom_indep.b_mul_bx_b [0] = _096_ ^ _089_;
  assign _097_ = \gen_not_pre_dom_indep.b_b_buf [1] & b_x_q[1];
  assign _098_ = _097_ ^ _095_;
  assign \gen_not_pre_dom_indep.b_mul_bx_b [1] = _098_ ^ _088_;
  assign a_q[0] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [0] ^ axz0_z1_q[0];
  assign a_q[1] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [1] ^ axz0_z1_q[1];
  assign a_q[2] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [2] ^ axz0_z1_q[2];
  assign a_q[3] = \gen_not_pre_dom_indep.a_mul_ax_b_buf [3] ^ axz0_z1_q[3];
  assign b_q[0] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [0] ^ prd_o[0];
  assign b_q[1] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [1] ^ prd_o[1];
  assign b_q[2] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [2] ^ prd_o[2];
  assign b_q[3] = \gen_not_pre_dom_indep.b_mul_bx_b_buf [3] ^ prd_o[3];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:487.42-490.5" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000001000  \gen_not_pre_dom_indep.u_prim_xilinx_buf_ab_b  (
    .in_i({ \gen_not_pre_dom_indep.a_b , \gen_not_pre_dom_indep.b_b  }),
    .out_o({ \gen_not_pre_dom_indep.a_b_buf , \gen_not_pre_dom_indep.b_b_buf  })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:503.42-506.5" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000001000  \gen_not_pre_dom_indep.u_prim_xilinx_buf_ab_mul_abx_b  (
    .in_i({ \gen_not_pre_dom_indep.a_mul_ax_b , \gen_not_pre_dom_indep.b_mul_bx_b  }),
    .out_o({ \gen_not_pre_dom_indep.a_mul_ax_b_buf , \gen_not_pre_dom_indep.b_mul_bx_b_buf  })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:390.40-393.3" *)
  \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000001000  u_prim_xilinx_buf_mul_abx_z0 (
    .in_i({ mul_ax_z0, mul_bx_z0 }),
    .out_o({ mul_ax_z0_buf, mul_bx_z0_buf })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:328.4-334.3" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_ab_yz0 (
    .clk_i(clk_i),
    .d_i({ a_yz0_d, b_yz0_d }),
    .en_i(we_i),
    .q_o({ a_yz0_q, prd_o[7:4] }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:403.4-409.3" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_abxz0_z1 (
    .clk_i(clk_i),
    .d_i({ axz0_z1_d, bxz0_z1_d }),
    .en_i(we_i),
    .q_o({ axz0_z1_q, prd_o[3:0] }),
    .rst_ni(rst_ni)
  );
endmodule

(* dynports =  1  *)
(* hdlname = "aes_dom_indep_mul_gf2pn_deloop" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:1.1-138.10" *)
module \$paramod\aes_dom_indep_mul_gf2pn_deloop\NPower=s32'00000000000000000000000000000100\Pipeline=1'1 (clk_i, rst_ni, we_i, a_x, a_y, b_x, b_y, z_0, a_q, b_q);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:15.13-15.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:16.13-16.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:17.13-17.17" *)
  input we_i;
  wire we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:18.28-18.31" *)
  input [3:0] a_x;
  wire [3:0] a_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:19.28-19.31" *)
  input [3:0] a_y;
  wire [3:0] a_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:20.28-20.31" *)
  input [3:0] b_x;
  wire [3:0] b_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:21.28-21.31" *)
  input [3:0] b_y;
  wire [3:0] b_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:22.28-22.31" *)
  input [3:0] z_0;
  wire [3:0] z_0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:23.29-23.32" *)
  output [3:0] a_q;
  wire [3:0] a_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:24.29-24.32" *)
  output [3:0] b_q;
  wire [3:0] b_q;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:90.22-90.29" *)
  wire [3:0] aq_z0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:92.22-92.29" *)
  wire [3:0] aq_z0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:91.22-91.29" *)
  wire [3:0] bq_z0_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:93.22-93.29" *)
  wire [3:0] bq_z0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:110.24-110.35" *)
  wire [3:0] \gen_pipeline.mul_ax_ay_q ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:111.24-111.35" *)
  wire [3:0] \gen_pipeline.mul_bx_by_q ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:25.22-25.33" *)
  wire [3:0] mul_ax_ay_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:26.22-26.33" *)
  wire [3:0] mul_bx_by_d;
  assign _061_ = ~z_0[0];
  assign _062_ = ~(b_y[0] & a_x[0]);
  assign _063_ = ~(a_x[1] ^ a_x[0]);
  assign _064_ = ~(b_y[1] ^ b_y[0]);
  assign _065_ = _064_ | _063_;
  assign _066_ = ~(_065_ ^ _062_);
  assign _067_ = ~(a_x[1] ^ a_x[3]);
  assign _068_ = ~(b_y[1] ^ b_y[3]);
  assign _069_ = _068_ | _067_;
  assign _070_ = a_x[0] ^ a_x[2];
  assign _071_ = _070_ ^ _067_;
  assign _072_ = ~(b_y[0] ^ b_y[2]);
  assign _073_ = ~(_072_ ^ _068_);
  assign _074_ = ~(_073_ | _071_);
  assign _075_ = ~(_074_ ^ _069_);
  assign _076_ = _070_ & ~(_072_);
  assign _077_ = _076_ ^ _074_;
  assign _078_ = _077_ ^ _075_;
  assign _079_ = _078_ ^ _066_;
  assign aq_z0_d[0] = _079_ ^ _061_;
  assign _080_ = ~z_0[1];
  assign _081_ = b_y[1] & a_x[1];
  assign _082_ = _081_ ^ _065_;
  assign _083_ = _082_ ^ _077_;
  assign aq_z0_d[1] = _083_ ^ _080_;
  assign _084_ = ~z_0[2];
  assign _085_ = b_y[2] & a_x[2];
  assign _086_ = ~(a_x[2] ^ a_x[3]);
  assign _087_ = ~(b_y[2] ^ b_y[3]);
  assign _088_ = _087_ | _086_;
  assign _089_ = _088_ ^ _085_;
  assign _090_ = _089_ ^ _078_;
  assign aq_z0_d[2] = _090_ ^ _084_;
  assign _091_ = ~z_0[3];
  assign _092_ = b_y[3] & a_x[3];
  assign _093_ = _092_ ^ _088_;
  assign _094_ = _093_ ^ _077_;
  assign aq_z0_d[3] = _094_ ^ _091_;
  assign _095_ = ~(b_x[0] & a_y[0]);
  assign _000_ = ~(a_y[1] ^ a_y[0]);
  assign _001_ = ~(b_x[1] ^ b_x[0]);
  assign _002_ = _001_ | _000_;
  assign _003_ = ~(_002_ ^ _095_);
  assign _004_ = ~(a_y[1] ^ a_y[3]);
  assign _005_ = ~(b_x[1] ^ b_x[3]);
  assign _006_ = _005_ | _004_;
  assign _007_ = ~(a_y[0] ^ a_y[2]);
  assign _008_ = ~(_007_ ^ _004_);
  assign _009_ = ~(b_x[0] ^ b_x[2]);
  assign _010_ = ~(_009_ ^ _005_);
  assign _011_ = ~(_010_ | _008_);
  assign _012_ = ~(_011_ ^ _006_);
  assign _013_ = ~(_009_ | _007_);
  assign _014_ = _013_ ^ _011_;
  assign _015_ = _014_ ^ _012_;
  assign _016_ = _015_ ^ _003_;
  assign bq_z0_d[0] = _016_ ^ _061_;
  assign _017_ = b_x[1] & a_y[1];
  assign _018_ = _017_ ^ _002_;
  assign _019_ = _018_ ^ _014_;
  assign bq_z0_d[1] = _019_ ^ _080_;
  assign _020_ = b_x[2] & a_y[2];
  assign _021_ = ~(a_y[2] ^ a_y[3]);
  assign _022_ = ~(b_x[2] ^ b_x[3]);
  assign _023_ = _022_ | _021_;
  assign _024_ = _023_ ^ _020_;
  assign _025_ = _024_ ^ _015_;
  assign bq_z0_d[2] = _025_ ^ _084_;
  assign _026_ = b_x[3] & a_y[3];
  assign _027_ = _026_ ^ _023_;
  assign _028_ = _027_ ^ _014_;
  assign bq_z0_d[3] = _028_ ^ _091_;
  assign a_q[0] = aq_z0_q[0] ^ \gen_pipeline.mul_ax_ay_q [0];
  assign a_q[1] = aq_z0_q[1] ^ \gen_pipeline.mul_ax_ay_q [1];
  assign a_q[2] = aq_z0_q[2] ^ \gen_pipeline.mul_ax_ay_q [2];
  assign a_q[3] = aq_z0_q[3] ^ \gen_pipeline.mul_ax_ay_q [3];
  assign b_q[0] = bq_z0_q[0] ^ \gen_pipeline.mul_bx_by_q [0];
  assign b_q[1] = bq_z0_q[1] ^ \gen_pipeline.mul_bx_by_q [1];
  assign b_q[2] = bq_z0_q[2] ^ \gen_pipeline.mul_bx_by_q [2];
  assign b_q[3] = bq_z0_q[3] ^ \gen_pipeline.mul_bx_by_q [3];
  assign _029_ = a_y[2] & a_x[2];
  assign _030_ = _021_ | _086_;
  assign _031_ = _030_ ^ _029_;
  assign _032_ = _004_ | _067_;
  assign _033_ = _008_ | _071_;
  assign _034_ = _033_ ^ _032_;
  assign _035_ = _070_ & ~(_007_);
  assign _036_ = _035_ ^ _033_;
  assign _037_ = _036_ ^ _034_;
  assign mul_ax_ay_d[2] = _037_ ^ _031_;
  assign _038_ = a_y[3] & a_x[3];
  assign _039_ = _038_ ^ _030_;
  assign mul_ax_ay_d[3] = _039_ ^ _036_;
  assign _040_ = a_y[0] & a_x[0];
  assign _041_ = _000_ | _063_;
  assign _042_ = _041_ ^ _040_;
  assign mul_ax_ay_d[0] = _042_ ^ _037_;
  assign _043_ = a_y[1] & a_x[1];
  assign _044_ = _043_ ^ _041_;
  assign mul_ax_ay_d[1] = _044_ ^ _036_;
  assign _045_ = b_y[2] & b_x[2];
  assign _046_ = _022_ | _087_;
  assign _047_ = _046_ ^ _045_;
  assign _048_ = _005_ | _068_;
  assign _049_ = _010_ | _073_;
  assign _050_ = _049_ ^ _048_;
  assign _051_ = ~(_009_ | _072_);
  assign _052_ = _051_ ^ _049_;
  assign _053_ = _052_ ^ _050_;
  assign mul_bx_by_d[2] = _053_ ^ _047_;
  assign _054_ = b_y[3] & b_x[3];
  assign _055_ = _054_ ^ _046_;
  assign mul_bx_by_d[3] = _055_ ^ _052_;
  assign _056_ = b_y[0] & b_x[0];
  assign _057_ = _001_ | _064_;
  assign _058_ = _057_ ^ _056_;
  assign mul_bx_by_d[0] = _058_ ^ _053_;
  assign _059_ = b_y[1] & b_x[1];
  assign _060_ = _059_ ^ _057_;
  assign mul_bx_by_d[1] = _060_ ^ _052_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:115.6-121.5" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000001000\ResetValue=s1'0  \gen_pipeline.u_prim_xilinx_flop_mul_abx_aby  (
    .clk_i(clk_i),
    .d_i({ mul_ax_ay_d, mul_bx_by_d }),
    .en_i(we_i),
    .q_o({ \gen_pipeline.mul_ax_ay_q , \gen_pipeline.mul_bx_by_q  }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:99.4-105.3" *)
  \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_abq_z0 (
    .clk_i(clk_i),
    .d_i({ aq_z0_d, bq_z0_d }),
    .en_i(we_i),
    .q_o({ aq_z0_q, bq_z0_q }),
    .rst_ni(rst_ni)
  );
endmodule

(* hdlname = "aes_dom_inverse_gf2p4_deloop" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:512.1-714.10" *)
module \$paramod\aes_dom_inverse_gf2p4_deloop\PipelineMul=1'1 (clk_i, rst_ni, we_i, a_gamma, b_gamma, prd_2_i, prd_3_i, a_gamma_inv, b_gamma_inv, prd_2_o, prd_3_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:526.13-526.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:527.13-527.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:528.19-528.23" *)
  input [1:0] we_i;
  wire [1:0] we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:529.19-529.26" *)
  input [3:0] a_gamma;
  wire [3:0] a_gamma;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:530.19-530.26" *)
  input [3:0] b_gamma;
  wire [3:0] b_gamma;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:531.19-531.26" *)
  input [3:0] prd_2_i;
  wire [3:0] prd_2_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:532.19-532.26" *)
  input [7:0] prd_3_i;
  wire [7:0] prd_3_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:533.20-533.31" *)
  output [3:0] a_gamma_inv;
  wire [3:0] a_gamma_inv;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:534.20-534.31" *)
  output [3:0] b_gamma_inv;
  wire [3:0] b_gamma_inv;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:535.20-535.27" *)
  output [7:0] prd_2_o;
  wire [7:0] prd_2_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:536.20-536.27" *)
  output [7:0] prd_3_o;
  wire [7:0] prd_3_o;
  wire _00_;
  wire _01_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:582.13-582.23" *)
  wire [1:0] a_gamma0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:630.13-630.24" *)
  wire [1:0] a_gamma0_qq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:541.13-541.28" *)
  wire [1:0] a_gamma1_gamma0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:581.13-581.23" *)
  wire [1:0] a_gamma1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:629.13-629.24" *)
  wire [1:0] a_gamma1_qq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:547.13-547.25" *)
  wire [1:0] a_gamma_ss_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:549.13-549.25" *)
  wire [1:0] a_gamma_ss_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:619.13-619.20" *)
  wire [1:0] a_omega;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:623.13-623.24" *)
  wire [1:0] a_omega_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:633.13-633.26" *)
  wire [1:0] a_omega_buf_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:560.65-560.65" *)
  (* unused_bits = "1" *)
  wire [1:0] \aes_sbox_canright_pkg_aes_square_gf2p2$func$/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:570$17169.$result ;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:690.13-690.32" *)
  wire [3:0] b_gamma0_omega_prd3;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:632.13-632.24" *)
  wire [1:0] b_gamma0_qq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:595.13-595.27" *)
  wire [3:0] b_gamma10_prd2;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:542.13-542.28" *)
  wire [1:0] b_gamma1_gamma0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:667.13-667.32" *)
  wire [3:0] b_gamma1_omega_prd3;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:631.13-631.24" *)
  wire [1:0] b_gamma1_qq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:548.13-548.25" *)
  wire [1:0] b_gamma_ss_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:550.13-550.25" *)
  wire [1:0] b_gamma_ss_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:620.13-620.20" *)
  wire [1:0] b_omega;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:624.13-624.24" *)
  wire [1:0] b_omega_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:634.13-634.26" *)
  wire [1:0] b_omega_buf_q;
  assign a_gamma_ss_d[1] = a_gamma[1] ^ a_gamma[3];
  assign _00_ = a_gamma[0] ^ a_gamma[2];
  assign a_gamma_ss_d[0] = _00_ ^ a_gamma_ss_d[1];
  assign \aes_sbox_canright_pkg_aes_square_gf2p2$func$/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:570$17169.$result [0] = b_gamma[1] ^ b_gamma[3];
  assign _01_ = b_gamma[0] ^ b_gamma[2];
  assign b_gamma_ss_d[0] = _01_ ^ \aes_sbox_canright_pkg_aes_square_gf2p2$func$/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:570$17169.$result [0];
  assign a_omega[1] = a_gamma_ss_q[0] ^ a_gamma1_gamma0[0];
  assign a_omega[0] = a_gamma_ss_q[1] ^ a_gamma1_gamma0[1];
  assign b_omega[1] = b_gamma_ss_q[0] ^ b_gamma1_gamma0[0];
  assign b_omega[0] = b_gamma_ss_q[1] ^ b_gamma1_gamma0[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:640.6-646.5" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000001000\ResetValue=s1'0  \gen_prim_xilinx_flop_omega_gamma10.u_prim_xilinx_flop_ab_gamma10_q  (
    .clk_i(clk_i),
    .d_i({ a_gamma1_q, a_gamma0_q, prd_2_o[7:6], prd_2_o[3:2] }),
    .en_i(we_i[1]),
    .q_o({ a_gamma1_qq, a_gamma0_qq, b_gamma1_qq, b_gamma0_qq }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:650.6-656.5" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000000100\ResetValue=s1'0  \gen_prim_xilinx_flop_omega_gamma10.u_prim_xilinx_flop_ab_omega_buf  (
    .clk_i(clk_i),
    .d_i({ a_omega_buf, b_omega_buf }),
    .en_i(we_i[1]),
    .q_o({ a_omega_buf_q, b_omega_buf_q }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:600.4-617.3" *)
  \$paramod$24c1c4c69a656d6e1653f476009c3cda79470efb\aes_dom_dep_mul_gf2pn_deloop  u_aes_dom_mul_gamma1_gamma0 (
    .a_q(a_gamma1_gamma0),
    .a_x(a_gamma[3:2]),
    .a_x_q(a_gamma1_q),
    .a_y(a_gamma[1:0]),
    .a_y_q(a_gamma0_q),
    .b_q(b_gamma1_gamma0),
    .b_x(b_gamma[3:2]),
    .b_x_q(prd_2_o[7:6]),
    .b_y(b_gamma[1:0]),
    .b_y_q(prd_2_o[3:2]),
    .clk_i(clk_i),
    .prd_o(b_gamma10_prd2),
    .rst_ni(rst_ni),
    .we_i(we_i[0]),
    .z_0(prd_2_i[1:0]),
    .z_1(prd_2_i[3:2])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:695.4-712.3" *)
  \$paramod$24c1c4c69a656d6e1653f476009c3cda79470efb\aes_dom_dep_mul_gf2pn_deloop  u_aes_dom_mul_omega_gamma0 (
    .a_q(a_gamma_inv[3:2]),
    .a_x(a_omega_buf),
    .a_x_q(a_omega_buf_q),
    .a_y(a_gamma0_q),
    .a_y_q(a_gamma0_qq),
    .b_q(b_gamma_inv[3:2]),
    .b_x(b_omega_buf),
    .b_x_q(b_omega_buf_q),
    .b_y(prd_2_o[3:2]),
    .b_y_q(b_gamma0_qq),
    .clk_i(clk_i),
    .prd_o(b_gamma0_omega_prd3),
    .rst_ni(rst_ni),
    .we_i(we_i[1]),
    .z_0(prd_3_i[1:0]),
    .z_1(prd_3_i[3:2])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:672.4-689.3" *)
  \$paramod$24c1c4c69a656d6e1653f476009c3cda79470efb\aes_dom_dep_mul_gf2pn_deloop  u_aes_dom_mul_omega_gamma1 (
    .a_q(a_gamma_inv[1:0]),
    .a_x(a_gamma1_q),
    .a_x_q(a_gamma1_qq),
    .a_y(a_omega_buf),
    .a_y_q(a_omega_buf_q),
    .b_q(b_gamma_inv[1:0]),
    .b_x(prd_2_o[7:6]),
    .b_x_q(b_gamma1_qq),
    .b_y(b_omega_buf),
    .b_y_q(b_omega_buf_q),
    .clk_i(clk_i),
    .prd_o(b_gamma1_omega_prd3),
    .rst_ni(rst_ni),
    .we_i(we_i[1]),
    .z_0(prd_3_i[5:4]),
    .z_1(prd_3_i[7:6])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:625.31-628.3" *)
  \$paramod\prim_xilinx_buf\Width=s32'00000000000000000000000000000100  u_prim_xilinx_buf_ab_omega (
    .in_i({ a_omega, b_omega }),
    .out_o({ a_omega_buf, b_omega_buf })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:588.4-594.3" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_ab_gamma10 (
    .clk_i(clk_i),
    .d_i({ a_gamma, b_gamma }),
    .en_i(we_i[0]),
    .q_o({ a_gamma1_q, a_gamma0_q, prd_2_o[7:6], prd_2_o[3:2] }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:574.4-580.3" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000000100\ResetValue=s1'0  u_prim_xilinx_flop_ab_gamma_ss (
    .clk_i(clk_i),
    .d_i({ a_gamma_ss_d, \aes_sbox_canright_pkg_aes_square_gf2p2$func$/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:570$17169.$result [0], b_gamma_ss_d[0] }),
    .en_i(we_i[0]),
    .q_o({ a_gamma_ss_q, b_gamma_ss_q }),
    .rst_ni(rst_ni)
  );
  assign b_gamma_ss_d[1] = \aes_sbox_canright_pkg_aes_square_gf2p2$func$/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:570$17169.$result [0];
  assign { prd_2_o[5:4], prd_2_o[1:0] } = b_gamma10_prd2;
  assign prd_3_o = { b_gamma1_omega_prd3, b_gamma0_omega_prd3 };
endmodule

(* hdlname = "aes_dom_inverse_gf2p8_deloop" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:715.1-912.10" *)
module \$paramod\aes_dom_inverse_gf2p8_deloop\PipelineMul=1'1 (clk_i, rst_ni, we_i, a_y, b_y, prd_i, a_y_inv, b_y_inv, prd_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:727.13-727.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:728.13-728.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:729.19-729.23" *)
  input [3:0] we_i;
  wire [3:0] we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:730.19-730.22" *)
  input [7:0] a_y;
  wire [7:0] a_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:731.19-731.22" *)
  input [7:0] b_y;
  wire [7:0] b_y;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:732.20-732.25" *)
  input [27:0] prd_i;
  wire [27:0] prd_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:733.20-733.27" *)
  output [7:0] a_y_inv;
  wire [7:0] a_y_inv;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:734.20-734.27" *)
  output [7:0] b_y_inv;
  wire [7:0] b_y_inv;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:735.21-735.26" *)
  output [19:0] prd_o;
  wire [19:0] prd_o;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:840.13-840.20" *)
  wire [3:0] a_gamma;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:844.13-844.24" *)
  wire [3:0] a_gamma_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:853.13-853.20" *)
  wire [3:0] a_theta;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:794.13-794.19" *)
  wire [3:0] a_y0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:869.13-869.21" *)
  wire [3:0] a_y0_qqq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:793.13-793.19" *)
  wire [3:0] a_y1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:868.13-868.21" *)
  wire [3:0] a_y1_qqq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:740.13-740.20" *)
  wire [3:0] a_y1_y0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:746.13-746.21" *)
  wire [3:0] a_y_ss_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:748.13-748.21" *)
  wire [3:0] a_y_ss_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:841.13-841.20" *)
  wire [3:0] b_gamma;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:845.13-845.24" *)
  wire [3:0] b_gamma_buf;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:854.13-854.20" *)
  wire [3:0] b_theta;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:796.13-796.19" *)
  wire [3:0] b_y0_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:871.13-871.21" *)
  wire [3:0] b_y0_qqq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:817.13-817.23" *)
  (* unused_bits = "4 5 6 7" *)
  wire [7:0] b_y10_prd1;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:795.13-795.19" *)
  wire [3:0] b_y1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:870.13-870.21" *)
  wire [3:0] b_y1_qqq;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:741.13-741.20" *)
  wire [3:0] b_y1_y0;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:747.13-747.21" *)
  wire [3:0] b_y_ss_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:749.13-749.21" *)
  wire [3:0] b_y_ss_q;
  assign a_gamma[0] = a_y1_y0[0] ^ a_y_ss_q[0];
  assign a_gamma[1] = a_y1_y0[1] ^ a_y_ss_q[1];
  assign a_gamma[2] = a_y1_y0[2] ^ a_y_ss_q[2];
  assign a_gamma[3] = a_y1_y0[3] ^ a_y_ss_q[3];
  assign b_gamma[0] = b_y1_y0[0] ^ b_y_ss_q[0];
  assign b_gamma[1] = b_y1_y0[1] ^ b_y_ss_q[1];
  assign b_gamma[2] = b_y1_y0[2] ^ b_y_ss_q[2];
  assign b_gamma[3] = b_y1_y0[3] ^ b_y_ss_q[3];
  assign a_y_ss_d[0] = a_y[0] ^ a_y[4];
  assign _00_ = ~(a_y[0] ^ a_y[4]);
  assign _01_ = ~(a_y[2] ^ a_y[6]);
  assign a_y_ss_d[3] = _01_ ^ _00_;
  assign _02_ = ~(a_y[3] ^ a_y[7]);
  assign _03_ = ~(a_y[1] ^ a_y[5]);
  assign a_y_ss_d[2] = _03_ ^ _02_;
  assign a_y_ss_d[1] = _03_ ^ _00_;
  assign b_y_ss_d[0] = b_y[0] ^ b_y[4];
  assign _04_ = ~(b_y[0] ^ b_y[4]);
  assign _05_ = ~(b_y[2] ^ b_y[6]);
  assign b_y_ss_d[3] = _05_ ^ _04_;
  assign _06_ = ~(b_y[3] ^ b_y[7]);
  assign _07_ = ~(b_y[1] ^ b_y[5]);
  assign b_y_ss_d[2] = _07_ ^ _06_;
  assign b_y_ss_d[1] = _07_ ^ _04_;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:802.6-808.5" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000010000\ResetValue=s1'0  \gen_prim_xilinx_flop_ab_y10.u_prim_xilinx_flop_ab_y10  (
    .clk_i(clk_i),
    .d_i({ a_y, b_y }),
    .en_i(we_i[0]),
    .q_o({ a_y1_q, a_y0_q, b_y1_q, b_y0_q }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:855.60-867.3" *)
  \$paramod\aes_dom_inverse_gf2p4_deloop\PipelineMul=1'1  u_aes_dom_inverse_gf2p4 (
    .a_gamma(a_gamma_buf),
    .a_gamma_inv(a_theta),
    .b_gamma(b_gamma_buf),
    .b_gamma_inv(b_theta),
    .clk_i(clk_i),
    .prd_2_i(prd_i[19:16]),
    .prd_2_o(prd_o[15:8]),
    .prd_3_i(prd_i[15:8]),
    .prd_3_o(prd_o[7:0]),
    .rst_ni(rst_ni),
    .we_i(we_i[2:1])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:900.4-911.3" *)
  \$paramod\aes_dom_indep_mul_gf2pn_deloop\NPower=s32'00000000000000000000000000000100\Pipeline=1'1  u_aes_dom_mul_theta_y0 (
    .a_q(a_y_inv[7:4]),
    .a_x(a_theta),
    .a_y(a_y0_qqq),
    .b_q(b_y_inv[7:4]),
    .b_x(b_theta),
    .b_y(b_y0_qqq),
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .we_i(we_i[3]),
    .z_0(prd_i[3:0])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:885.4-896.3" *)
  \$paramod\aes_dom_indep_mul_gf2pn_deloop\NPower=s32'00000000000000000000000000000100\Pipeline=1'1  u_aes_dom_mul_theta_y1 (
    .a_q(a_y_inv[3:0]),
    .a_x(a_y1_qqq),
    .a_y(a_theta),
    .b_q(b_y_inv[3:0]),
    .b_x(b_y1_qqq),
    .b_y(b_theta),
    .clk_i(clk_i),
    .rst_ni(rst_ni),
    .we_i(we_i[3]),
    .z_0(prd_i[7:4])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:822.4-839.3" *)
  \$paramod$6042b1c7ace30ff79de13c5dcb11899d0e013023\aes_dom_dep_mul_gf2pn_deloop  u_aes_dom_mul_y1_y0 (
    .a_q(a_y1_y0),
    .a_x(a_y[7:4]),
    .a_x_q(a_y1_q),
    .a_y(a_y[3:0]),
    .a_y_q(a_y0_q),
    .b_q(b_y1_y0),
    .b_x(b_y[7:4]),
    .b_x_q(b_y1_q),
    .b_y(b_y[3:0]),
    .b_y_q(b_y0_q),
    .clk_i(clk_i),
    .prd_o(b_y10_prd1),
    .rst_ni(rst_ni),
    .we_i(we_i[0]),
    .z_0(prd_i[23:20]),
    .z_1(prd_i[27:24])
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:846.31-849.3" *)
  \$paramod\prim_xilinx_buf\Width=s32'00000000000000000000000000001000  u_prim_xilinx_buf_ab_gamma (
    .in_i({ a_gamma, b_gamma }),
    .out_o({ a_gamma_buf, b_gamma_buf })
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:875.4-881.3" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000010000\ResetValue=s1'0  u_prim_xilinx_flop_ab_y10_qqq (
    .clk_i(clk_i),
    .d_i({ a_y, b_y }),
    .en_i(we_i[2]),
    .q_o({ a_y1_qqq, a_y0_qqq, b_y1_qqq, b_y0_qqq }),
    .rst_ni(rst_ni)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:786.4-792.3" *)
  \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_ab_y_ss (
    .clk_i(clk_i),
    .d_i({ a_y_ss_d, b_y_ss_d }),
    .en_i(we_i[0]),
    .q_o({ a_y_ss_q, b_y_ss_q }),
    .rst_ni(rst_ni)
  );
  assign prd_o[19:16] = b_y10_prd1[3:0];
endmodule

(* hdlname = "prim_xilinx_buf" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:1.26-9.10" *)
module \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000000100 (in_i, out_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:6.22-6.26" *)
  input [3:0] in_i;
  wire [3:0] in_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:7.28-7.33" *)
  output [3:0] out_o;
  wire [3:0] out_o;
  assign out_o = in_i;
endmodule

(* hdlname = "prim_xilinx_buf" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:1.26-9.10" *)
module \$paramod\prim_xilinx_buf\Width=32'00000000000000000000000000001000 (in_i, out_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:6.22-6.26" *)
  input [7:0] in_i;
  wire [7:0] in_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:7.28-7.33" *)
  output [7:0] out_o;
  wire [7:0] out_o;
  assign out_o = in_i;
endmodule

(* hdlname = "prim_xilinx_buf" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:1.26-9.10" *)
module \$paramod\prim_xilinx_buf\Width=s32'00000000000000000000000000000100 (in_i, out_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:6.22-6.26" *)
  input [3:0] in_i;
  wire [3:0] in_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:7.28-7.33" *)
  output [3:0] out_o;
  wire [3:0] out_o;
  assign out_o = in_i;
endmodule

(* hdlname = "prim_xilinx_buf" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:1.26-9.10" *)
module \$paramod\prim_xilinx_buf\Width=s32'00000000000000000000000000001000 (in_i, out_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:6.22-6.26" *)
  input [7:0] in_i;
  wire [7:0] in_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_buf.v:7.28-7.33" *)
  output [7:0] out_o;
  wire [7:0] out_o;
  assign out_o = in_i;
endmodule

(* hdlname = "prim_xilinx_flop" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:1.26-18.10" *)
module \$paramod\prim_xilinx_flop\Width=s32'00000000000000000000000000001000\ResetValue=s1'0 (clk_i, rst_ni, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:9.8-9.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:10.8-10.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:11.22-11.25" *)
  input [7:0] d_i;
  wire [7:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:12.27-12.30" *)
  output [7:0] q_o;
  reg [7:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else q_o[3] <= d_i[3];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[4] <= 1'h0;
    else q_o[4] <= d_i[4];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[5] <= 1'h0;
    else q_o[5] <= d_i[5];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[6] <= 1'h0;
    else q_o[6] <= d_i[6];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop.v:13.2-17.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[7] <= 1'h0;
    else q_o[7] <= d_i[7];
endmodule

(* hdlname = "prim_xilinx_flop_en" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:1.26-21.10" *)
module \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000000100\ResetValue=s1'0 (clk_i, rst_ni, en_i, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:11.8-11.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:12.8-12.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:13.8-13.12" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:14.22-14.25" *)
  input [3:0] d_i;
  wire [3:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:15.27-15.30" *)
  output [3:0] q_o;
  reg [3:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else if (en_i) q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else if (en_i) q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else if (en_i) q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else if (en_i) q_o[3] <= d_i[3];
endmodule

(* hdlname = "prim_xilinx_flop_en" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:1.26-21.10" *)
module \$paramod\prim_xilinx_flop_en\Width=32'00000000000000000000000000001000\ResetValue=s1'0 (clk_i, rst_ni, en_i, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:11.8-11.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:12.8-12.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:13.8-13.12" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:14.22-14.25" *)
  input [7:0] d_i;
  wire [7:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:15.27-15.30" *)
  output [7:0] q_o;
  reg [7:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else if (en_i) q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else if (en_i) q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else if (en_i) q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else if (en_i) q_o[3] <= d_i[3];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[4] <= 1'h0;
    else if (en_i) q_o[4] <= d_i[4];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[5] <= 1'h0;
    else if (en_i) q_o[5] <= d_i[5];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[6] <= 1'h0;
    else if (en_i) q_o[6] <= d_i[6];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[7] <= 1'h0;
    else if (en_i) q_o[7] <= d_i[7];
endmodule

(* hdlname = "prim_xilinx_flop_en" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:1.26-21.10" *)
module \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000000100\ResetValue=s1'0 (clk_i, rst_ni, en_i, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:11.8-11.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:12.8-12.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:13.8-13.12" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:14.22-14.25" *)
  input [3:0] d_i;
  wire [3:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:15.27-15.30" *)
  output [3:0] q_o;
  reg [3:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else if (en_i) q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else if (en_i) q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else if (en_i) q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else if (en_i) q_o[3] <= d_i[3];
endmodule

(* hdlname = "prim_xilinx_flop_en" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:1.26-21.10" *)
module \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000001000\ResetValue=s1'0 (clk_i, rst_ni, en_i, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:11.8-11.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:12.8-12.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:13.8-13.12" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:14.22-14.25" *)
  input [7:0] d_i;
  wire [7:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:15.27-15.30" *)
  output [7:0] q_o;
  reg [7:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else if (en_i) q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else if (en_i) q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else if (en_i) q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else if (en_i) q_o[3] <= d_i[3];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[4] <= 1'h0;
    else if (en_i) q_o[4] <= d_i[4];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[5] <= 1'h0;
    else if (en_i) q_o[5] <= d_i[5];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[6] <= 1'h0;
    else if (en_i) q_o[6] <= d_i[6];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[7] <= 1'h0;
    else if (en_i) q_o[7] <= d_i[7];
endmodule

(* hdlname = "prim_xilinx_flop_en" *)
(* dynports =  1  *)
(* DONT_TOUCH = "yes" *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:1.26-21.10" *)
module \$paramod\prim_xilinx_flop_en\Width=s32'00000000000000000000000000010000\ResetValue=s1'0 (clk_i, rst_ni, en_i, d_i, q_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:11.8-11.13" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:12.8-12.14" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:13.8-13.12" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:14.22-14.25" *)
  input [15:0] d_i;
  wire [15:0] d_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:15.27-15.30" *)
  output [15:0] q_o;
  reg [15:0] q_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[0] <= 1'h0;
    else if (en_i) q_o[0] <= d_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[1] <= 1'h0;
    else if (en_i) q_o[1] <= d_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[2] <= 1'h0;
    else if (en_i) q_o[2] <= d_i[2];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[3] <= 1'h0;
    else if (en_i) q_o[3] <= d_i[3];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[4] <= 1'h0;
    else if (en_i) q_o[4] <= d_i[4];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[5] <= 1'h0;
    else if (en_i) q_o[5] <= d_i[5];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[6] <= 1'h0;
    else if (en_i) q_o[6] <= d_i[6];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[7] <= 1'h0;
    else if (en_i) q_o[7] <= d_i[7];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[8] <= 1'h0;
    else if (en_i) q_o[8] <= d_i[8];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[9] <= 1'h0;
    else if (en_i) q_o[9] <= d_i[9];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[10] <= 1'h0;
    else if (en_i) q_o[10] <= d_i[10];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[11] <= 1'h0;
    else if (en_i) q_o[11] <= d_i[11];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[12] <= 1'h0;
    else if (en_i) q_o[12] <= d_i[12];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[13] <= 1'h0;
    else if (en_i) q_o[13] <= d_i[13];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[14] <= 1'h0;
    else if (en_i) q_o[14] <= d_i[14];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/prim_xilinx_flop_en.v:16.2-20.15" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) q_o[15] <= 1'h0;
    else if (en_i) q_o[15] <= d_i[15];
endmodule

(* top =  1  *)
(* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:913.1-1021.10" *)
module aes_sbox_dom_deloop(clk_i, rst_ni, en_i, prd_we_i, out_req_o, out_ack_i, op_i, data_i, mask_i, prd_i, count_q_i, data_o, mask_o, prd_o);
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:930.13-930.18" *)
  input clk_i;
  wire clk_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:931.13-931.19" *)
  input rst_ni;
  wire rst_ni;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:932.13-932.17" *)
  input en_i;
  wire en_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:933.13-933.21" *)
  input prd_we_i;
  wire prd_we_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:934.14-934.23" *)
  output out_req_o;
  wire out_req_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:935.13-935.22" *)
  input out_ack_i;
  wire out_ack_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:937.19-937.23" *)
  input [1:0] op_i;
  wire [1:0] op_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:938.19-938.25" *)
  input [7:0] data_i;
  wire [7:0] data_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:939.19-939.25" *)
  input [7:0] mask_i;
  wire [7:0] mask_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:940.20-940.25" *)
  input [27:0] prd_i;
  wire [27:0] prd_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:941.19-941.28" *)
  input [1:0] count_q_i;
  wire [1:0] count_q_i;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:942.20-942.26" *)
  output [7:0] data_o;
  wire [7:0] data_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:943.20-943.26" *)
  output [7:0] mask_o;
  wire [7:0] mask_o;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:944.21-944.26" *)
  output [19:0] prd_o;
  wire [19:0] prd_o;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  reg [1:0] count_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:945.13-945.28" *)
  wire [7:0] in_data_basis_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:947.13-947.28" *)
  wire [7:0] in_mask_basis_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:946.13-946.29" *)
  wire [7:0] out_data_basis_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:948.13-948.29" *)
  wire [7:0] out_mask_basis_x;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:953.14-953.21" *)
  wire [19:0] out_prd;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:950.13-950.19" *)
  wire [7:0] prd1_d;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:951.13-951.19" *)
  wire [7:0] prd1_q;
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:949.13-949.15" *)
  wire [3:0] we;
  assign _173_ = count_q[1] | count_q[0];
  assign we[0] = en_i & ~(_173_);
  assign _000_ = count_q[1] | ~(count_q[0]);
  assign we[1] = en_i & ~(_000_);
  assign _001_ = count_q[0] | ~(count_q[1]);
  assign we[2] = en_i & ~(_001_);
  assign _002_ = ~(count_q[1] & count_q[0]);
  assign we[3] = en_i & ~(_002_);
  assign _003_ = ~data_i[0];
  assign _004_ = ~(data_i[3] ^ data_i[6]);
  assign _005_ = _004_ ^ data_i[2];
  assign _006_ = _005_ ^ data_i[1];
  assign _007_ = _006_ ^ _003_;
  assign _008_ = op_i[0] & ~(op_i[1]);
  assign _009_ = ~data_i[1];
  assign _010_ = ~(data_i[5] ^ data_i[6]);
  assign _011_ = _010_ ^ data_i[4];
  assign _012_ = _011_ ^ _009_;
  assign _013_ = _012_ ^ data_i[0];
  assign _014_ = op_i[1] & ~(op_i[0]);
  assign _015_ = _014_ ? _013_ : _007_;
  assign in_data_basis_x[0] = _008_ ? _007_ : _015_;
  assign _016_ = _010_ ^ _003_;
  assign _017_ = ~(data_i[4] ^ data_i[3]);
  assign _018_ = _017_ ^ data_i[0];
  assign _019_ = _014_ ? _018_ : _016_;
  assign in_data_basis_x[1] = _008_ ? _016_ : _019_;
  assign _020_ = ~(data_i[7] ^ data_i[5]);
  assign _021_ = _020_ ^ data_i[2];
  assign _022_ = _014_ ? _021_ : data_i[0];
  assign in_data_basis_x[2] = _008_ ? data_i[0] : _022_;
  assign _023_ = data_i[4] ^ data_i[7];
  assign _024_ = ~(_023_ ^ data_i[3]);
  assign _025_ = _024_ ^ data_i[1];
  assign _026_ = _025_ ^ _003_;
  assign _027_ = ~(data_i[7] ^ data_i[6]);
  assign _028_ = _027_ ^ data_i[4];
  assign _029_ = _014_ ? _028_ : _026_;
  assign in_data_basis_x[3] = _008_ ? _026_ : _029_;
  assign _030_ = _027_ ^ data_i[5];
  assign _031_ = _030_ ^ _003_;
  assign _032_ = data_i[3] ^ data_i[6];
  assign _033_ = _032_ ^ _009_;
  assign _034_ = _033_ ^ data_i[0];
  assign _035_ = _014_ ? _034_ : _031_;
  assign in_data_basis_x[4] = _008_ ? _031_ : _035_;
  assign _036_ = _010_ ^ data_i[1];
  assign _037_ = _036_ ^ _003_;
  assign _038_ = ~(data_i[4] ^ data_i[6]);
  assign _039_ = _014_ ? _038_ : _037_;
  assign in_data_basis_x[5] = _008_ ? _037_ : _039_;
  assign _040_ = _011_ ^ _003_;
  assign _041_ = _038_ ^ data_i[1];
  assign _042_ = _041_ ^ data_i[0];
  assign _043_ = _014_ ? _042_ : _040_;
  assign in_data_basis_x[6] = _008_ ? _040_ : _043_;
  assign _044_ = _030_ ^ data_i[2];
  assign _045_ = _044_ ^ data_i[1];
  assign _046_ = _045_ ^ _003_;
  assign _047_ = _014_ ? _023_ : _046_;
  assign in_data_basis_x[7] = _008_ ? _046_ : _047_;
  assign _048_ = ~mask_i[0];
  assign _049_ = ~(mask_i[3] ^ mask_i[6]);
  assign _050_ = _049_ ^ mask_i[2];
  assign _051_ = _050_ ^ mask_i[1];
  assign _052_ = _051_ ^ _048_;
  assign _053_ = ~(mask_i[5] ^ mask_i[6]);
  assign _054_ = _053_ ^ mask_i[4];
  assign _055_ = _054_ ^ mask_i[1];
  assign _056_ = _055_ ^ _048_;
  assign _057_ = _014_ ? _056_ : _052_;
  assign in_mask_basis_x[0] = _008_ ? _052_ : _057_;
  assign _058_ = _053_ ^ _048_;
  assign _059_ = ~(mask_i[4] ^ mask_i[3]);
  assign _060_ = _059_ ^ _048_;
  assign _061_ = _014_ ? _060_ : _058_;
  assign in_mask_basis_x[1] = _008_ ? _058_ : _061_;
  assign _062_ = mask_i[7] ^ mask_i[5];
  assign _063_ = _062_ ^ mask_i[2];
  assign _064_ = _014_ ? _063_ : mask_i[0];
  assign in_mask_basis_x[2] = _008_ ? mask_i[0] : _064_;
  assign _065_ = mask_i[4] ^ mask_i[7];
  assign _066_ = ~(_065_ ^ mask_i[3]);
  assign _067_ = _066_ ^ mask_i[1];
  assign _068_ = _067_ ^ _048_;
  assign _069_ = ~(mask_i[7] ^ mask_i[6]);
  assign _070_ = ~(_069_ ^ mask_i[4]);
  assign _071_ = _014_ ? _070_ : _068_;
  assign in_mask_basis_x[3] = _008_ ? _068_ : _071_;
  assign _072_ = _069_ ^ mask_i[5];
  assign _073_ = _072_ ^ _048_;
  assign _074_ = _049_ ^ mask_i[1];
  assign _075_ = _074_ ^ _048_;
  assign _076_ = _014_ ? _075_ : _073_;
  assign in_mask_basis_x[4] = _008_ ? _073_ : _076_;
  assign _077_ = _053_ ^ mask_i[1];
  assign _078_ = _077_ ^ _048_;
  assign _079_ = mask_i[4] ^ mask_i[6];
  assign _080_ = _014_ ? _079_ : _078_;
  assign in_mask_basis_x[5] = _008_ ? _078_ : _080_;
  assign _081_ = _054_ ^ _048_;
  assign _082_ = ~(_079_ ^ mask_i[1]);
  assign _083_ = _082_ ^ _048_;
  assign _084_ = _014_ ? _083_ : _081_;
  assign in_mask_basis_x[6] = _008_ ? _081_ : _084_;
  assign _085_ = _072_ ^ mask_i[2];
  assign _086_ = _085_ ^ mask_i[1];
  assign _087_ = _086_ ^ _048_;
  assign _088_ = _014_ ? _065_ : _087_;
  assign in_mask_basis_x[7] = _008_ ? _087_ : _088_;
  assign _089_ = ~(out_data_basis_x[4] ^ out_data_basis_x[6]);
  assign _090_ = _089_ ^ out_data_basis_x[1];
  assign _091_ = _014_ ? out_data_basis_x[2] : _090_;
  assign data_o[0] = _008_ ? _090_ : _091_;
  assign _092_ = ~(out_data_basis_x[5] ^ out_data_basis_x[4]);
  assign _093_ = _092_ ^ out_data_basis_x[1];
  assign _094_ = out_data_basis_x[5] ^ out_data_basis_x[1];
  assign _095_ = _014_ ? _094_ : _093_;
  assign data_o[1] = _008_ ? _093_ : _095_;
  assign _096_ = ~out_data_basis_x[0];
  assign _097_ = ~(out_data_basis_x[5] ^ out_data_basis_x[6]);
  assign _098_ = _097_ ^ out_data_basis_x[3];
  assign _099_ = _098_ ^ out_data_basis_x[2];
  assign _100_ = _099_ ^ _096_;
  assign _101_ = ~out_data_basis_x[1];
  assign _102_ = ~(out_data_basis_x[7] ^ out_data_basis_x[5]);
  assign _103_ = _102_ ^ out_data_basis_x[4];
  assign _104_ = _103_ ^ _101_;
  assign _105_ = _014_ ? _104_ : _100_;
  assign data_o[2] = _008_ ? _100_ : _105_;
  assign _106_ = ~out_data_basis_x[3];
  assign _107_ = ~(out_data_basis_x[7] ^ out_data_basis_x[6]);
  assign _108_ = _107_ ^ out_data_basis_x[5];
  assign _109_ = _108_ ^ out_data_basis_x[4];
  assign _110_ = _109_ ^ _106_;
  assign _111_ = _097_ ^ out_data_basis_x[4];
  assign _112_ = _111_ ^ out_data_basis_x[3];
  assign _113_ = _112_ ^ out_data_basis_x[2];
  assign _114_ = _113_ ^ _101_;
  assign _115_ = _014_ ? _114_ : _110_;
  assign data_o[3] = _008_ ? _110_ : _115_;
  assign _116_ = _102_ ^ _106_;
  assign _117_ = out_data_basis_x[1] ^ out_data_basis_x[6];
  assign _118_ = _014_ ? _117_ : _116_;
  assign data_o[4] = _008_ ? _116_ : _118_;
  assign _119_ = ~(out_data_basis_x[0] ^ out_data_basis_x[6]);
  assign _120_ = _108_ ^ out_data_basis_x[3];
  assign _121_ = _120_ ^ out_data_basis_x[2];
  assign _122_ = _121_ ^ _096_;
  assign _123_ = _014_ ? _122_ : _119_;
  assign data_o[5] = _008_ ? _119_ : _123_;
  assign _124_ = ~(out_data_basis_x[7] ^ out_data_basis_x[3]);
  assign _125_ = _120_ ^ out_data_basis_x[1];
  assign _126_ = _125_ ^ _096_;
  assign _127_ = _014_ ? _126_ : _124_;
  assign data_o[6] = _008_ ? _124_ : _127_;
  assign _128_ = out_data_basis_x[3] ^ out_data_basis_x[5];
  assign _129_ = out_data_basis_x[1] ^ out_data_basis_x[4];
  assign _130_ = _014_ ? _129_ : _128_;
  assign data_o[7] = _008_ ? _128_ : _130_;
  assign _131_ = ~out_mask_basis_x[1];
  assign _132_ = ~(out_mask_basis_x[4] ^ out_mask_basis_x[6]);
  assign _133_ = _132_ ^ _131_;
  assign _134_ = _014_ ? out_mask_basis_x[2] : _133_;
  assign mask_o[0] = _008_ ? _133_ : _134_;
  assign _135_ = ~(out_mask_basis_x[5] ^ out_mask_basis_x[4]);
  assign _136_ = _135_ ^ _131_;
  assign _137_ = out_mask_basis_x[5] ^ out_mask_basis_x[1];
  assign _138_ = _014_ ? _137_ : _136_;
  assign mask_o[1] = _008_ ? _136_ : _138_;
  assign _139_ = ~out_mask_basis_x[0];
  assign _140_ = ~(out_mask_basis_x[5] ^ out_mask_basis_x[6]);
  assign _141_ = _140_ ^ out_mask_basis_x[3];
  assign _142_ = _141_ ^ out_mask_basis_x[2];
  assign _143_ = _142_ ^ _139_;
  assign _144_ = ~(out_mask_basis_x[7] ^ out_mask_basis_x[5]);
  assign _145_ = _144_ ^ out_mask_basis_x[4];
  assign _146_ = _145_ ^ _131_;
  assign _147_ = _014_ ? _146_ : _143_;
  assign mask_o[2] = _008_ ? _143_ : _147_;
  assign _148_ = ~out_mask_basis_x[3];
  assign _149_ = ~(out_mask_basis_x[7] ^ out_mask_basis_x[6]);
  assign _150_ = _149_ ^ out_mask_basis_x[5];
  assign _151_ = _150_ ^ out_mask_basis_x[4];
  assign _152_ = _151_ ^ _148_;
  assign _153_ = _140_ ^ out_mask_basis_x[4];
  assign _154_ = _153_ ^ out_mask_basis_x[3];
  assign _155_ = _154_ ^ out_mask_basis_x[2];
  assign _156_ = _155_ ^ _131_;
  assign _157_ = _014_ ? _156_ : _152_;
  assign mask_o[3] = _008_ ? _152_ : _157_;
  assign _158_ = _144_ ^ _148_;
  assign _159_ = out_mask_basis_x[1] ^ out_mask_basis_x[6];
  assign _160_ = _014_ ? _159_ : _158_;
  assign mask_o[4] = _008_ ? _158_ : _160_;
  assign _161_ = out_mask_basis_x[0] ^ out_mask_basis_x[6];
  assign _162_ = _150_ ^ out_mask_basis_x[3];
  assign _163_ = _162_ ^ out_mask_basis_x[2];
  assign _164_ = _163_ ^ _139_;
  assign _165_ = _014_ ? _164_ : _161_;
  assign mask_o[5] = _008_ ? _161_ : _165_;
  assign _166_ = out_mask_basis_x[7] ^ out_mask_basis_x[3];
  assign _167_ = _162_ ^ out_mask_basis_x[1];
  assign _168_ = _167_ ^ _139_;
  assign _169_ = _014_ ? _168_ : _166_;
  assign mask_o[6] = _008_ ? _166_ : _169_;
  assign _170_ = out_mask_basis_x[3] ^ out_mask_basis_x[5];
  assign _171_ = out_mask_basis_x[1] ^ out_mask_basis_x[4];
  assign _172_ = _014_ ? _171_ : _170_;
  assign mask_o[7] = _008_ ? _170_ : _172_;
  assign prd1_d[0] = prd_we_i ? prd_i[0] : prd1_q[0];
  assign prd1_d[1] = prd_we_i ? prd_i[1] : prd1_q[1];
  assign prd1_d[2] = prd_we_i ? prd_i[2] : prd1_q[2];
  assign prd1_d[3] = prd_we_i ? prd_i[3] : prd1_q[3];
  assign prd1_d[4] = prd_we_i ? prd_i[4] : prd1_q[4];
  assign prd1_d[5] = prd_we_i ? prd_i[5] : prd1_q[5];
  assign prd1_d[6] = prd_we_i ? prd_i[6] : prd1_q[6];
  assign prd1_d[7] = prd_we_i ? prd_i[7] : prd1_q[7];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:998.2-1003.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) count_q[0] <= 1'h0;
    else count_q[0] <= count_q_i[0];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:998.2-1003.5" *)
  always @(posedge clk_i, negedge rst_ni)
    if (!rst_ni) count_q[1] <= 1'h0;
    else count_q[1] <= count_q_i[1];
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:980.60-990.3" *)
  \$paramod\aes_dom_inverse_gf2p8_deloop\PipelineMul=1'1  u_aes_dom_inverse_gf2p8 (
    .a_y(in_data_basis_x),
    .a_y_inv(out_data_basis_x),
    .b_y(in_mask_basis_x),
    .b_y_inv(out_mask_basis_x),
    .clk_i(clk_i),
    .prd_i({ prd1_q, prd_i[11:8], prd_i[19:12], prd_i[27:20] }),
    .prd_o(out_prd),
    .rst_ni(rst_ni),
    .we_i(we)
  );
  (* src = "/home/xiaoyang/Desktop/research/my_repo_local/correctness_toolchain/syn_out/aes_sbox_dom_deloop_2025_12_18_22_41_16/generated/aes_sbox_dom_deloop.v:1013.4-1018.3" *)
  \$paramod\prim_xilinx_flop\Width=s32'00000000000000000000000000001000\ResetValue=s1'0  u_prim_xilinx_flop_prd1_q (
    .clk_i(clk_i),
    .d_i(prd1_d),
    .q_o(prd1_q),
    .rst_ni(rst_ni)
  );
  assign out_req_o = 1'h0;
  assign prd_o = { out_prd[7:0], out_prd[15:8], out_prd[19:16] };
endmodule
