Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov  8 22:52:47 2019
| Host         : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2s_playback_control_sets_placed.rpt
| Design       : i2s_playback
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    19 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |              31 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             154 |           99 |
| Yes          | No                    | Yes                    |           11914 |         1898 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------------+------------------+------------------+----------------+
|       Clock Signal       |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------------+------------------+------------------+----------------+
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[31]       | reset_n_IBUF     |                1 |              1 |
|  clock_IBUF              |                               |                  |                1 |              3 |
|  i2s_clock/inst/clk_out1 |                               | reset_n_IBUF     |                7 |             11 |
|  i2s_clock/inst/clk_out1 |                               |                  |                8 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/E[0]                 |                  |                4 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_out_next[30]       | reset_n_IBUF     |               10 |             16 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_out_next[30]       | reset_n_IBUF     |                9 |             16 |
|  clock_IBUF              |                               | reset_n_IBUF     |                6 |             20 |
|  i2s_clock/inst/clk_out1 | unit_i2s/l_in_next            | reset_n_IBUF     |               17 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_in_next            | reset_n_IBUF     |               11 |             31 |
|  i2s_clock/inst/clk_out1 | unit_i2s/r_data_out_reg[0][0] | reset_n_IBUF     |               17 |             32 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS     |                  |              126 |            462 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_CHORUS     | reset_n_IBUF     |              193 |           1086 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB     | reset_n_IBUF     |              256 |           1578 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_REVERB     |                  |              611 |           2256 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY      |                  |              966 |           3780 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in_DELAY      | reset_n_IBUF     |              643 |           4061 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in16_out      | reset_n_IBUF     |              741 |           5062 |
|  i2s_clock/inst/clk_out1 | unit_i2s/enable_in16_out      |                  |             1865 |           7426 |
+--------------------------+-------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 11     |                     1 |
| 16+    |                    16 |
+--------+-----------------------+


