VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 07, 2021}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.758}
    {-} {Setup} {1.336}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.371}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.628}
    {=} {Slack Time} {-1.257}
  END_SLK_CLC
  SLK -1.257
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.257} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.257} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-1.083} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.293} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.335} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {1.998} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.746} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {2.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.024} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.025} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.173} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.499} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.502} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.116} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.852} {0.352} {5.392} {4.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U56} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.328} {} {5.627} {4.370} {} {1} {(450.00, 730.50) (442.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.328} {0.028} {5.628} {4.371} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.257} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.257} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {1.430} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.584} {0.000} {2.010} {5.599} {0.758} {2.014} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.849}
    {-} {Setup} {1.382}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.417}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.644}
    {=} {Slack Time} {-1.227}
  END_SLK_CLC
  SLK -1.227
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.227} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.227} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-1.054} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.322} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.365} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.371} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.028} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.035} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.776} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {2.846} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.126} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.127} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.315} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.587} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.182} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.017} {0.000} {0.823} {0.337} {5.427} {4.200} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U126} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.309} {} {5.644} {4.417} {} {1} {(356.40, 631.50) (363.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.000} {0.000} {0.309} {0.022} {5.644} {4.417} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.227} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.227} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.401} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.675} {0.000} {2.082} {5.599} {0.849} {2.076} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.811}
    {-} {Setup} {1.364}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.396}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.611}
    {=} {Slack Time} {-1.215}
  END_SLK_CLC
  SLK -1.215
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-1.041} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.335} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.378} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.040} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.788} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {2.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.066} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.067} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.215} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.215} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.541} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.544} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.158} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.852} {0.352} {5.392} {4.178} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {A} {v} {Y} {^} {} {OAI21X1} {0.218} {0.000} {0.315} {} {5.610} {4.396} {} {1} {(366.00, 730.50) (358.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.315} {0.021} {5.611} {4.396} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.388} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.637} {0.000} {2.053} {5.599} {0.811} {2.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.845}
    {-} {Setup} {1.378}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.417}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.616}
    {=} {Slack Time} {-1.199}
  END_SLK_CLC
  SLK -1.199
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.199} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.199} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-1.025} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.351} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.394} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.056} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.064} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.804} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {2.877} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.082} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.231} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.557} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.174} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.018} {0.000} {0.852} {0.352} {5.391} {4.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.320} {} {5.615} {4.417} {} {1} {(397.20, 691.50) (390.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.320} {0.024} {5.616} {4.417} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.199} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.199} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.372} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.672} {0.000} {2.080} {5.599} {0.845} {2.044} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.903}
    {-} {Setup} {1.400}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.453}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.619}
    {=} {Slack Time} {-1.166}
  END_SLK_CLC
  SLK -1.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.992} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.384} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.426} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.089} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.837} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {2.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.115} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.116} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.263} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.264} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.590} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.592} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.207} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.020} {0.000} {0.852} {0.352} {5.392} {4.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U21} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.321} {} {5.618} {4.452} {} {1} {(428.40, 730.50) (421.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.321} {0.024} {5.619} {4.453} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.339} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.730} {0.000} {2.119} {5.599} {0.903} {2.069} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.977}
    {-} {Setup} {1.429}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.498}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.642}
    {=} {Slack Time} {-1.144}
  END_SLK_CLC
  SLK -1.144
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.144} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.144} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.970} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.406} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.448} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.111} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.859} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {2.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.210} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.211} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.399} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.670} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.266} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.016} {0.000} {0.823} {0.337} {5.426} {4.282} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U19} {A} {v} {Y} {^} {} {OAI21X1} {0.215} {0.000} {0.308} {} {5.641} {4.498} {} {1} {(411.60, 610.50) (404.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.000} {0.000} {0.308} {0.021} {5.642} {4.498} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.144} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.144} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {1.317} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.804} {0.000} {2.165} {5.599} {0.977} {2.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.010}
    {-} {Setup} {1.438}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.521}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.644}
    {=} {Slack Time} {-1.122}
  END_SLK_CLC
  SLK -1.122
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.122} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.122} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.949} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.427} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.470} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.133} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.881} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {2.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.231} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.233} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.421} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.692} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.288} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.014} {0.000} {0.823} {0.337} {5.423} {4.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.311} {} {5.643} {4.521} {} {1} {(433.20, 571.50) (426.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.311} {0.023} {5.644} {4.521} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.122} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.122} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.296} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.836} {0.000} {2.182} {5.599} {1.010} {2.132} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.112}
    {-} {Setup} {1.459}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.603}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.658}
    {=} {Slack Time} {-1.055}
  END_SLK_CLC
  SLK -1.055
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.882} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.494} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.537} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.200} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.948} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {3.018} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.298} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.488} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.759} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.355} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.011} {0.000} {0.823} {0.337} {5.420} {4.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U2} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.324} {} {5.657} {4.602} {} {1} {(418.80, 511.50) (411.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.324} {0.031} {5.658} {4.603} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.055} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.055} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {1.229} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.938} {0.000} {2.224} {5.599} {1.112} {2.167} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.102}
    {-} {Setup} {1.461}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.591}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.644}
    {=} {Slack Time} {-1.053}
  END_SLK_CLC
  SLK -1.053
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.880} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.496} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.539} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.202} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.950} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {3.020} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.300} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.490} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.761} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.357} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.017} {0.000} {0.823} {0.337} {5.427} {4.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {A} {v} {Y} {^} {} {OAI21X1} {0.216} {0.000} {0.308} {} {5.643} {4.590} {} {1} {(358.80, 610.50) (366.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.308} {0.021} {5.644} {4.591} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.053} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.053} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.227} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.928} {0.000} {2.221} {5.599} {1.102} {2.155} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.465}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.626}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.649}
    {=} {Slack Time} {-1.023}
  END_SLK_CLC
  SLK -1.023
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.023} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.023} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.849} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.527} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.569} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.232} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.239} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {2.980} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {3.050} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.330} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.520} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.791} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.387} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.005} {0.000} {0.823} {0.337} {5.414} {4.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.322} {} {5.648} {4.625} {} {1} {(411.60, 451.50) (404.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.322} {0.029} {5.649} {4.626} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.023} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.023} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.196} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.968} {0.000} {2.235} {5.599} {1.142} {2.165} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.131}
    {-} {Setup} {1.464}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.616}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.608}
    {=} {Slack Time} {-0.992}
  END_SLK_CLC
  SLK -0.992
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.992} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.992} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.818} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.558} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.601} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.263} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.011} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {3.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.289} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.438} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.764} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.381} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.012} {0.000} {0.852} {0.352} {5.384} {4.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U4} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.318} {} {5.607} {4.615} {} {1} {(397.20, 511.50) (390.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.318} {0.023} {5.608} {4.616} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.992} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.992} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.165} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.957} {0.000} {2.231} {5.599} {1.131} {2.122} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.169}
    {-} {Setup} {1.472}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.647}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.637}
    {=} {Slack Time} {-0.989}
  END_SLK_CLC
  SLK -0.989
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.816} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.560} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.603} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.266} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.273} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.013} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {3.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.364} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.365} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.553} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.825} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.420} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.823} {0.337} {5.414} {4.424} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.313} {} {5.636} {4.647} {} {1} {(392.40, 391.50) (385.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.313} {0.024} {5.637} {4.647} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.163} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.996} {0.000} {2.243} {5.599} {1.169} {2.159} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.161}
    {-} {Setup} {1.470}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.641}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.605}
    {=} {Slack Time} {-0.964}
  END_SLK_CLC
  SLK -0.964
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.790} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.586} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.628} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.634} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.291} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.039} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {3.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.317} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.465} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.792} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.409} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.010} {0.000} {0.852} {0.352} {5.383} {4.419} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U39} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.317} {} {5.604} {4.640} {} {1} {(392.40, 451.50) (385.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.317} {0.022} {5.605} {4.641} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.137} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.988} {0.000} {2.240} {5.599} {1.161} {2.125} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.264}
    {-} {Setup} {1.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.690}
    {=} {Slack Time} {-0.952}
  END_SLK_CLC
  SLK -0.952
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.952} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.952} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.778} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.598} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.640} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.303} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.051} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.396} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.563} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.871} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.504} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.004} {0.000} {0.884} {0.367} {5.459} {4.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.329} {} {5.689} {4.737} {} {1} {(524.40, 391.50) (531.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.329} {0.024} {5.690} {4.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.952} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.952} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.125} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.091} {0.000} {2.258} {5.599} {1.264} {2.216} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.222}
    {-} {Setup} {1.479}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.693}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.631}
    {=} {Slack Time} {-0.938}
  END_SLK_CLC
  SLK -0.938
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.765} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.654} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.317} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.064} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.070} {0.000} {0.807} {0.581} {4.073} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {B} {^} {Y} {v} {} {AOI22X1} {0.280} {0.000} {0.351} {} {4.353} {3.415} {} {1} {(483.60, 571.50) (486.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n214} {} {0.001} {0.000} {0.351} {0.040} {4.355} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {A} {v} {Y} {^} {} {AOI21X1} {0.188} {0.000} {0.274} {} {4.543} {3.604} {} {1} {(459.60, 574.50) (452.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n218} {} {0.001} {0.000} {0.274} {0.041} {4.544} {3.605} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {A} {^} {Y} {^} {} {OR2X1} {0.270} {0.000} {0.167} {} {4.814} {3.876} {} {1} {(442.80, 508.50) (435.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.167} {0.055} {4.815} {3.877} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128} {A} {^} {Y} {v} {} {AOI22X1} {0.594} {0.000} {0.823} {} {5.410} {4.471} {} {8} {(418.80, 394.50) (414.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n1} {} {0.004} {0.000} {0.823} {0.337} {5.414} {4.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {OAI21X1} {0.217} {0.000} {0.309} {} {5.631} {4.693} {} {1} {(464.40, 391.50) (471.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.000} {0.000} {0.309} {0.022} {5.631} {4.693} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.112} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.048} {0.000} {2.253} {5.599} {1.222} {2.160} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.298}
    {-} {Setup} {1.482}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.705}
    {=} {Slack Time} {-0.938}
  END_SLK_CLC
  SLK -0.938
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.765} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.654} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.317} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.064} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.409} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.576} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.884} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.886} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.517} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.028} {0.000} {0.884} {0.367} {5.483} {4.545} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.323} {} {5.705} {4.766} {} {1} {(514.80, 631.50) (522.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.323} {0.020} {5.705} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.112} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.125} {0.000} {2.264} {5.599} {1.298} {2.236} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {1.480}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.776}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.714}
    {=} {Slack Time} {-0.938}
  END_SLK_CLC
  SLK -0.938
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.764} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.612} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.655} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.317} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.065} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.410} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.577} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.885} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.518} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.029} {0.000} {0.884} {0.367} {5.484} {4.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.329} {} {5.713} {4.776} {} {1} {(498.00, 691.50) (505.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.329} {0.024} {5.714} {4.776} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.111} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.132} {0.000} {2.264} {5.599} {1.306} {2.243} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.308}
    {-} {Setup} {1.480}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.713}
    {=} {Slack Time} {-0.935}
  END_SLK_CLC
  SLK -0.935
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.935} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.935} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.657} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.320} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.068} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.413} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.580} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.888} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.521} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.029} {0.000} {0.884} {0.367} {5.485} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.712} {4.777} {} {1} {(550.80, 691.50) (558.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.327} {0.023} {5.713} {4.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.935} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.935} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.135} {0.000} {2.264} {5.599} {1.308} {2.243} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.291}
    {-} {Setup} {1.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.764}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.699}
    {=} {Slack Time} {-0.934}
  END_SLK_CLC
  SLK -0.934
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.934} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.934} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.761} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.658} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.664} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.321} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.328} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.069} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.137} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.414} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.414} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.580} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.889} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.521} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.013} {0.000} {0.884} {0.367} {5.468} {4.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.329} {} {5.698} {4.764} {} {1} {(558.00, 370.50) (565.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.329} {0.024} {5.699} {4.764} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.934} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.934} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.117} {0.000} {2.259} {5.599} {1.291} {2.225} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.318}
    {-} {Setup} {1.480}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.788}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.714}
    {=} {Slack Time} {-0.926}
  END_SLK_CLC
  SLK -0.926
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.752} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.624} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.667} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.672} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.329} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.077} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.146} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.422} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.589} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.897} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.899} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.530} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.025} {0.000} {0.884} {0.367} {5.480} {4.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U58} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.331} {} {5.713} {4.787} {} {1} {(589.20, 610.50) (582.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.331} {0.025} {5.714} {4.788} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.099} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.145} {0.000} {2.268} {5.599} {1.318} {2.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.214}
    {-} {Setup} {1.474}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.690}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.611}
    {=} {Slack Time} {-0.921}
  END_SLK_CLC
  SLK -0.921
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.921} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.921} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.748} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.628} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.671} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.334} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.081} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {3.154} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.359} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.508} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.835} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.837} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.451} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.006} {0.000} {0.852} {0.352} {5.378} {4.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.325} {} {5.610} {4.689} {} {1} {(435.60, 391.50) (442.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.325} {0.027} {5.611} {4.690} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.921} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.921} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.095} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.040} {0.000} {2.252} {5.599} {1.214} {2.135} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.345}
    {-} {Setup} {1.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.819}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.740}
    {=} {Slack Time} {-0.921}
  END_SLK_CLC
  SLK -0.921
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.921} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.921} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.748} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.628} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.671} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.334} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.082} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.422} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.644} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.913} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.914} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.572} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.018} {0.000} {0.912} {0.383} {5.511} {4.590} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U98} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.333} {} {5.740} {4.819} {} {1} {(735.60, 571.50) (742.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.333} {0.022} {5.740} {4.819} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.921} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.921} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.095} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.171} {0.000} {2.261} {5.599} {1.345} {2.266} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.310}
    {-} {Setup} {1.477}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.783}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.703}
    {=} {Slack Time} {-0.920}
  END_SLK_CLC
  SLK -0.920
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.630} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.672} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.335} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.343} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.083} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.428} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.595} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.903} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.536} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.017} {0.000} {0.884} {0.367} {5.473} {4.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U113} {A} {v} {Y} {^} {} {OAI21X1} {0.229} {0.000} {0.329} {} {5.702} {4.782} {} {1} {(570.00, 430.50) (577.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.329} {0.024} {5.703} {4.783} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.093} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.136} {0.000} {2.260} {5.599} {1.310} {2.229} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.319}
    {-} {Setup} {1.482}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.786}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.706}
    {=} {Slack Time} {-0.920}
  END_SLK_CLC
  SLK -0.920
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.630} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.672} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.335} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.343} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.083} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.068} {0.000} {0.807} {0.581} {4.071} {3.152} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U241} {B} {^} {Y} {v} {} {AOI22X1} {0.277} {0.000} {0.349} {} {4.348} {3.428} {} {1} {(526.80, 490.50) (529.20, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n228} {} {0.001} {0.000} {0.349} {0.038} {4.349} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {A} {v} {Y} {^} {} {AOI21X1} {0.166} {0.000} {0.233} {} {4.515} {3.595} {} {1} {(531.60, 454.50) (524.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n229} {} {0.000} {0.000} {0.233} {0.028} {4.515} {3.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U244} {B} {^} {Y} {^} {} {OR2X1} {0.308} {0.000} {0.154} {} {4.823} {3.903} {} {1} {(519.60, 451.50) (514.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.154} {0.050} {4.825} {3.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {A} {^} {Y} {v} {} {AOI22X1} {0.631} {0.000} {0.884} {} {5.456} {4.536} {} {8} {(524.40, 367.50) (519.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n6} {} {0.022} {0.000} {0.884} {0.367} {5.478} {4.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U6} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.705} {4.786} {} {1} {(601.20, 550.50) (594.00, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.327} {0.023} {5.706} {4.786} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.093} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.145} {0.000} {2.268} {5.599} {1.319} {2.238} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.349}
    {-} {Setup} {1.474}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.825}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.741}
    {=} {Slack Time} {-0.916}
  END_SLK_CLC
  SLK -0.916
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.916} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.916} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.742} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.634} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.676} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.339} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.087} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.427} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.649} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.918} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.919} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.577} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.014} {0.000} {0.912} {0.383} {5.507} {4.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U10} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.337} {} {5.740} {4.824} {} {1} {(846.00, 550.50) (853.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.337} {0.024} {5.741} {4.825} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.916} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.916} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.176} {0.000} {2.261} {5.599} {1.349} {2.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.348}
    {-} {Setup} {1.468}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.830}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.744}
    {=} {Slack Time} {-0.915}
  END_SLK_CLC
  SLK -0.915
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.741} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.677} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.340} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.088} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.420} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.421} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.635} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.908} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.559} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.908} {0.379} {5.496} {4.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U141} {A} {v} {Y} {^} {} {OAI21X1} {0.247} {0.000} {0.347} {} {5.743} {4.829} {} {1} {(865.20, 571.50) (872.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.347} {0.031} {5.744} {4.830} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.088} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.174} {0.000} {2.261} {5.599} {1.348} {2.263} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.364}
    {-} {Setup} {1.481}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.833}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.747}
    {=} {Slack Time} {-0.914}
  END_SLK_CLC
  SLK -0.914
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.741} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.635} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.678} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.341} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.088} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.429} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.651} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.652} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.920} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.921} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.578} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.020} {0.000} {0.912} {0.383} {5.513} {4.598} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.337} {} {5.746} {4.832} {} {1} {(723.60, 631.50) (716.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.337} {0.024} {5.747} {4.833} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.088} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {2.274} {5.599} {1.364} {2.278} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.348}
    {-} {Setup} {1.471}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.827}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.741}
    {=} {Slack Time} {-0.914}
  END_SLK_CLC
  SLK -0.914
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.740} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.636} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.678} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.341} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.089} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.133} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.421} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.636} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.909} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.560} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.025} {0.000} {0.908} {0.379} {5.498} {4.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.343} {} {5.740} {4.826} {} {1} {(836.40, 571.50) (843.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.343} {0.028} {5.741} {4.827} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.087} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.174} {0.000} {2.261} {5.599} {1.348} {2.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.308}
    {-} {Setup} {1.479}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.691}
    {=} {Slack Time} {-0.912}
  END_SLK_CLC
  SLK -0.912
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.912} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.912} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.739} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.637} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.680} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.343} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.091} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.429} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.607} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.881} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.883} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.521} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.029} {0.000} {0.893} {0.372} {5.463} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.691} {4.779} {} {1} {(586.80, 730.50) (594.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.329} {0.023} {5.691} {4.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.912} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.912} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.086} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.135} {0.000} {2.264} {5.599} {1.308} {2.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.291}
    {-} {Setup} {1.474}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.675}
    {=} {Slack Time} {-0.908}
  END_SLK_CLC
  SLK -0.908
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.908} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.908} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.734} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.642} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.684} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.690} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.347} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.095} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.157} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.433} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.612} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.612} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.885} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.887} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.526} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.007} {0.000} {0.893} {0.372} {5.441} {4.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {OAI21X1} {0.234} {0.000} {0.334} {} {5.674} {4.766} {} {1} {(654.00, 370.50) (646.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.334} {0.025} {5.675} {4.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.908} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.908} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.081} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.118} {0.000} {2.259} {5.599} {1.291} {2.199} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.341}
    {-} {Setup} {1.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.815}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.718}
    {=} {Slack Time} {-0.903}
  END_SLK_CLC
  SLK -0.903
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.903} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.903} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.730} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.646} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.689} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.695} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.352} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.100} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.431} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.646} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.919} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.920} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.570} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.014} {0.000} {0.908} {0.379} {5.488} {4.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.334} {} {5.718} {4.814} {} {1} {(766.80, 391.50) (759.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.334} {0.023} {5.718} {4.815} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.903} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.903} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.077} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.167} {0.000} {2.261} {5.599} {1.341} {2.244} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.368}
    {-} {Setup} {1.482}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.836}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.730}
    {=} {Slack Time} {-0.894}
  END_SLK_CLC
  SLK -0.894
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.721} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.655} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.698} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.361} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.109} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.440} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.655} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.928} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.929} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.579} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.023} {0.000} {0.908} {0.379} {5.496} {4.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U12} {A} {v} {Y} {^} {} {OAI21X1} {0.233} {0.000} {0.336} {} {5.729} {4.835} {} {1} {(762.00, 550.50) (754.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.336} {0.024} {5.730} {4.836} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.068} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.194} {0.000} {2.274} {5.599} {1.368} {2.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.355}
    {-} {Setup} {1.473}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.832}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.726}
    {=} {Slack Time} {-0.894}
  END_SLK_CLC
  SLK -0.894
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.720} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.656} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.698} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.704} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.361} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.368} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.109} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.441} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.655} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.658} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.928} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.930} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.579} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.015} {0.000} {0.908} {0.379} {5.488} {4.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U119} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.339} {} {5.725} {4.831} {} {1} {(790.80, 391.50) (798.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.339} {0.026} {5.726} {4.832} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.894} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.894} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.181} {0.000} {2.261} {5.599} {1.355} {2.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.373}
    {-} {Setup} {1.473}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.849}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.738}
    {=} {Slack Time} {-0.889}
  END_SLK_CLC
  SLK -0.889
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.889} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.889} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.716} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.660} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.703} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.366} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.114} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.167} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.454} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.676} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.945} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.604} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.010} {0.000} {0.912} {0.383} {5.503} {4.614} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U81} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.338} {} {5.737} {4.848} {} {1} {(870.00, 370.50) (877.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.338} {0.025} {5.738} {4.849} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.889} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.889} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.063} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.199} {0.000} {2.261} {5.599} {1.373} {2.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.386}
    {-} {Setup} {1.469}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.866}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.746}
    {=} {Slack Time} {-0.879}
  END_SLK_CLC
  SLK -0.879
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.879} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.879} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.706} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.670} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.713} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.376} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.123} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.464} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.686} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.687} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.955} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.613} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.008} {0.000} {0.912} {0.383} {5.500} {4.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U45} {A} {v} {Y} {^} {} {OAI21X1} {0.244} {0.000} {0.346} {} {5.745} {4.865} {} {1} {(822.00, 391.50) (829.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.346} {0.029} {5.746} {4.866} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.879} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.879} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.053} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.212} {0.000} {2.261} {5.599} {1.386} {2.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.391}
    {-} {Setup} {1.470}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.871}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.748}
    {=} {Slack Time} {-0.877}
  END_SLK_CLC
  SLK -0.877
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.877} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.877} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.704} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.672} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.715} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.378} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.126} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.161} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.470} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.472} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.706} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {3.958} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {3.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.618} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.010} {0.000} {0.909} {0.382} {5.505} {4.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U49} {A} {v} {Y} {^} {} {OAI21X1} {0.242} {0.000} {0.344} {} {5.747} {4.870} {} {1} {(954.00, 391.50) (946.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.344} {0.028} {5.748} {4.871} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.877} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.877} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.051} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.218} {0.000} {2.261} {5.599} {1.391} {2.269} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.366}
    {-} {Setup} {1.475}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.841}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.717}
    {=} {Slack Time} {-0.876}
  END_SLK_CLC
  SLK -0.876
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.876} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.876} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.702} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.674} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.716} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.379} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.386} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.127} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.459} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.673} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {3.946} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {3.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.597} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.012} {0.000} {0.908} {0.379} {5.485} {4.609} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.335} {} {5.716} {4.840} {} {1} {(771.60, 370.50) (778.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.335} {0.024} {5.717} {4.841} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.876} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.876} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.049} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.193} {0.000} {2.261} {5.599} {1.366} {2.242} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.349}
    {-} {Setup} {1.475}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.824}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.699}
    {=} {Slack Time} {-0.874}
  END_SLK_CLC
  SLK -0.874
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.874} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.874} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.701} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.718} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.381} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.128} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.145} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.452} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.454} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.655} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {3.922} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.558} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.027} {0.000} {0.885} {0.368} {5.460} {4.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U33} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.336} {} {5.698} {4.823} {} {1} {(963.60, 610.50) (956.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.336} {0.028} {5.699} {4.824} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.874} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.874} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.048} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {2.261} {5.599} {1.349} {2.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.324}
    {-} {Setup} {1.479}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.796}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.669}
    {=} {Slack Time} {-0.873}
  END_SLK_CLC
  SLK -0.873
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.873} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.873} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.700} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.676} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.719} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.382} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.389} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.130} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.468} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.646} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.920} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.560} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.012} {0.000} {0.893} {0.372} {5.445} {4.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U115} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.326} {} {5.669} {4.795} {} {1} {(634.80, 430.50) (642.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.000} {0.000} {0.326} {0.021} {5.669} {4.796} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.873} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.873} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.047} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.151} {0.000} {2.260} {5.599} {1.324} {2.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.341}
    {-} {Setup} {1.474}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.817}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.689}
    {=} {Slack Time} {-0.872}
  END_SLK_CLC
  SLK -0.872
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.872} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.872} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.698} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.720} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.726} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.383} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.131} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.469} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.648} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.921} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.923} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.562} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.017} {0.000} {0.893} {0.372} {5.451} {4.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U43} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.336} {} {5.688} {4.816} {} {1} {(680.40, 451.50) (687.60, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.336} {0.027} {5.689} {4.817} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.872} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.872} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.045} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.168} {0.000} {2.261} {5.599} {1.341} {2.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.271}
    {-} {Setup} {1.476}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.745}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.615}
    {=} {Slack Time} {-0.870}
  END_SLK_CLC
  SLK -0.870
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.870} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.870} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.680} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.722} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.385} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.392} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.133} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.073} {0.000} {0.807} {0.581} {4.076} {3.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {A} {^} {Y} {v} {} {AOI22X1} {0.205} {0.000} {0.359} {} {4.281} {3.411} {} {1} {(406.80, 487.50) (411.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n222} {} {0.001} {0.000} {0.359} {0.045} {4.282} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {AOI21X1} {0.147} {0.000} {0.237} {} {4.429} {3.559} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n223} {} {0.000} {0.000} {0.237} {0.030} {4.429} {3.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U237} {B} {^} {Y} {^} {} {OR2X1} {0.327} {0.000} {0.177} {} {4.756} {3.886} {} {1} {(445.20, 490.50) (440.40, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.002} {0.000} {0.177} {0.059} {4.758} {3.888} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {^} {Y} {v} {} {AOI22X1} {0.614} {0.000} {0.852} {} {5.373} {4.503} {} {8} {(416.40, 367.50) (411.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n4} {} {0.006} {0.000} {0.852} {0.352} {5.379} {4.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {A} {v} {Y} {^} {} {OAI21X1} {0.235} {0.000} {0.328} {} {5.614} {4.744} {} {1} {(447.60, 370.50) (454.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.328} {0.028} {5.615} {4.745} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.870} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.870} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.098} {0.000} {2.258} {5.599} {1.271} {2.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.394}
    {-} {Setup} {1.475}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.869}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.738}
    {=} {Slack Time} {-0.869}
  END_SLK_CLC
  SLK -0.869
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.696} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.680} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.723} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.386} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.134} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.478} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.714} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {3.967} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.626} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.011} {0.000} {0.909} {0.382} {5.506} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.335} {} {5.737} {4.868} {} {1} {(951.60, 451.50) (958.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.001} {0.000} {0.335} {0.023} {5.738} {4.869} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.220} {0.000} {2.261} {5.599} {1.394} {2.263} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.395}
    {-} {Setup} {1.472}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.874}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.742}
    {=} {Slack Time} {-0.869}
  END_SLK_CLC
  SLK -0.869
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.695} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.681} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.723} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.386} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.394} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.134} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.169} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.478} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.714} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {3.967} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {3.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.626} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.007} {0.000} {0.909} {0.382} {5.502} {4.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.342} {} {5.741} {4.873} {} {1} {(1064.40, 391.50) (1057.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.342} {0.027} {5.742} {4.874} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.869} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.869} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.261} {5.599} {1.395} {2.264} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.339}
    {-} {Setup} {1.477}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.813}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.679}
    {=} {Slack Time} {-0.866}
  END_SLK_CLC
  SLK -0.866
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.866} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.866} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.693} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.683} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.726} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.389} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.136} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.199} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.474} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.653} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.926} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.567} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.015} {0.000} {0.893} {0.372} {5.449} {4.582} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.331} {} {5.679} {4.812} {} {1} {(697.20, 430.50) (704.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.331} {0.024} {5.679} {4.813} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.866} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.866} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.040} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.166} {0.000} {2.261} {5.599} {1.339} {2.206} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.393}
    {-} {Setup} {1.475}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.869}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.733}
    {=} {Slack Time} {-0.864}
  END_SLK_CLC
  SLK -0.864
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.864} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.864} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.691} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.685} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.728} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.391} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.139} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.479} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.701} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.970} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.629} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.008} {0.000} {0.912} {0.383} {5.500} {4.636} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {A} {v} {Y} {^} {} {OAI21X1} {0.232} {0.000} {0.336} {} {5.732} {4.868} {} {1} {(884.40, 391.50) (891.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.336} {0.024} {5.733} {4.869} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.864} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.864} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.038} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.220} {0.000} {2.261} {5.599} {1.393} {2.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.362}
    {-} {Setup} {1.485}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.827}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.688}
    {=} {Slack Time} {-0.861}
  END_SLK_CLC
  SLK -0.861
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.861} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.861} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.688} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.731} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.394} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.141} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.480} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.480} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.658} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.931} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.572} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.027} {0.000} {0.893} {0.372} {5.461} {4.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U135} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.329} {} {5.688} {4.827} {} {1} {(644.40, 670.50) (651.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.000} {0.000} {0.329} {0.023} {5.688} {4.827} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.861} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.861} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.035} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.189} {0.000} {2.274} {5.599} {1.362} {2.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.366}
    {-} {Setup} {1.481}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.835}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.695}
    {=} {Slack Time} {-0.860}
  END_SLK_CLC
  SLK -0.860
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.860} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.860} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.687} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.689} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.732} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.738} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.395} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.402} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.143} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.481} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.659} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.933} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.935} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.573} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.023} {0.000} {0.893} {0.372} {5.456} {4.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {OAI21X1} {0.238} {0.000} {0.337} {} {5.694} {4.834} {} {1} {(654.00, 571.50) (661.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.337} {0.027} {5.695} {4.835} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.860} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.860} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.034} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.193} {0.000} {2.274} {5.599} {1.366} {2.227} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.403}
    {-} {Setup} {1.473}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.880}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.736}
    {=} {Slack Time} {-0.856}
  END_SLK_CLC
  SLK -0.856
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.856} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.856} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.682} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.694} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.737} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.399} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.147} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.183} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.492} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.728} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {3.980} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {3.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.639} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.003} {0.000} {0.909} {0.382} {5.498} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121} {A} {v} {Y} {^} {} {OAI21X1} {0.237} {0.000} {0.339} {} {5.735} {4.879} {} {1} {(1086.00, 451.50) (1093.20, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.339} {0.026} {5.736} {4.880} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.856} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.856} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.029} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.230} {0.000} {2.261} {5.599} {1.403} {2.259} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.391}
    {-} {Setup} {1.482}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.859}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.703}
    {=} {Slack Time} {-0.844}
  END_SLK_CLC
  SLK -0.844
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.844} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.671} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.705} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.748} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.411} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.158} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.062} {0.000} {0.807} {0.581} {4.065} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {^} {Y} {v} {} {AOI22X1} {0.276} {0.000} {0.348} {} {4.341} {3.497} {} {1} {(618.00, 571.50) (620.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n232} {} {0.001} {0.000} {0.348} {0.038} {4.342} {3.497} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {A} {v} {Y} {^} {} {AOI21X1} {0.178} {0.000} {0.261} {} {4.520} {3.675} {} {1} {(618.00, 547.50) (610.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n236} {} {0.001} {0.000} {0.261} {0.035} {4.520} {3.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {A} {^} {Y} {^} {} {OR2X1} {0.272} {0.000} {0.173} {} {4.793} {3.948} {} {1} {(613.20, 508.50) (606.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.002} {0.000} {0.173} {0.057} {4.795} {3.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U137} {A} {^} {Y} {v} {} {AOI22X1} {0.639} {0.000} {0.892} {} {5.434} {4.589} {} {8} {(610.80, 367.50) (606.00, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n8} {} {0.029} {0.000} {0.893} {0.372} {5.462} {4.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U25} {A} {v} {Y} {^} {} {OAI21X1} {0.240} {0.000} {0.339} {} {5.702} {4.858} {} {1} {(675.60, 691.50) (682.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.339} {0.028} {5.703} {4.859} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.844} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.844} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.018} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.217} {0.000} {2.277} {5.599} {1.391} {2.235} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.443}
    {-} {Setup} {1.487}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.907}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.741}
    {=} {Slack Time} {-0.835}
  END_SLK_CLC
  SLK -0.835
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.835} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.661} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.715} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.757} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.420} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.428} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.168} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.508} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.730} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {3.999} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {4.000} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.658} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.023} {0.000} {0.912} {0.383} {5.516} {4.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.331} {} {5.741} {4.906} {} {1} {(728.40, 730.50) (735.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.331} {0.021} {5.741} {4.907} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.835} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.835} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {1.008} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.270} {0.000} {2.278} {5.599} {1.443} {2.278} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.474}
    {-} {Setup} {1.488}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.936}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.741}
    {=} {Slack Time} {-0.805}
  END_SLK_CLC
  SLK -0.805
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.805} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.805} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.631} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.745} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.787} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.450} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.457} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.198} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.054} {0.000} {0.807} {0.581} {4.056} {3.252} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U252} {B} {^} {Y} {v} {} {AOI22X1} {0.286} {0.000} {0.356} {} {4.343} {3.538} {} {1} {(771.60, 670.50) (774.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n238} {} {0.001} {0.000} {0.356} {0.043} {4.344} {3.539} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U254} {A} {v} {Y} {^} {} {AOI21X1} {0.221} {0.000} {0.314} {} {4.565} {3.760} {} {1} {(776.40, 607.50) (783.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n242} {} {0.002} {0.000} {0.314} {0.060} {4.567} {3.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {A} {^} {Y} {^} {} {OR2X1} {0.267} {0.000} {0.152} {} {4.834} {4.029} {} {1} {(824.40, 448.50) (831.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.152} {0.049} {4.835} {4.030} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {A} {^} {Y} {v} {} {AOI22X1} {0.658} {0.000} {0.912} {} {5.493} {4.688} {} {8} {(836.40, 367.50) (841.20, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n10} {} {0.023} {0.000} {0.912} {0.383} {5.516} {4.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {^} {} {OAI21X1} {0.225} {0.000} {0.330} {} {5.740} {4.936} {} {1} {(790.80, 730.50) (798.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.000} {0.000} {0.330} {0.020} {5.741} {4.936} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.805} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.805} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.978} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.300} {0.000} {2.280} {5.599} {1.474} {2.279} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.395}
    {-} {Setup} {1.478}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.868}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.670}
    {=} {Slack Time} {-0.802}
  END_SLK_CLC
  SLK -0.802
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.802} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.802} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.629} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.747} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.790} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.453} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.201} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.217} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.525} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.728} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.729} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {3.994} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {3.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.631} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.008} {0.000} {0.885} {0.368} {5.441} {4.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U51} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.329} {} {5.669} {4.867} {} {1} {(1006.80, 370.50) (1014.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.329} {0.024} {5.670} {4.868} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.802} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.802} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.976} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.261} {5.599} {1.395} {2.198} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.403}
    {-} {Setup} {1.480}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.873}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.675}
    {=} {Slack Time} {-0.801}
  END_SLK_CLC
  SLK -0.801
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.628} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.748} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.791} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.454} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.201} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.218} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.526} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.527} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.728} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {3.995} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {3.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.631} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.020} {0.000} {0.885} {0.368} {5.453} {4.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.323} {} {5.674} {4.873} {} {1} {(1122.00, 511.50) (1129.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.323} {0.021} {5.675} {4.873} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.975} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.230} {0.000} {2.261} {5.599} {1.403} {2.204} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.464}
    {-} {Setup} {1.487}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.727}
    {=} {Slack Time} {-0.801}
  END_SLK_CLC
  SLK -0.801
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.627} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.749} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.792} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.454} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.202} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.247} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.534} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.749} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {4.022} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {4.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.673} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.027} {0.000} {0.908} {0.379} {5.501} {4.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U64} {A} {v} {Y} {^} {} {OAI21X1} {0.226} {0.000} {0.331} {} {5.727} {4.926} {} {1} {(826.80, 751.50) (834.00, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.000} {0.000} {0.331} {0.021} {5.727} {4.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.801} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.801} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.974} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.291} {0.000} {2.279} {5.599} {1.464} {2.265} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.475}
    {-} {Setup} {1.482}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.943}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.742}
    {=} {Slack Time} {-0.799}
  END_SLK_CLC
  SLK -0.799
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.799} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.799} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.626} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.750} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.793} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.456} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.203} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.044} {0.000} {0.806} {0.581} {4.047} {3.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {^} {Y} {v} {} {AOI22X1} {0.287} {0.000} {0.356} {} {4.335} {3.535} {} {1} {(860.40, 670.50) (862.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n244} {} {0.001} {0.000} {0.356} {0.043} {4.336} {3.536} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261} {A} {v} {Y} {^} {} {AOI21X1} {0.214} {0.000} {0.305} {} {4.549} {3.750} {} {1} {(894.00, 634.50) (901.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n248} {} {0.002} {0.000} {0.305} {0.055} {4.552} {3.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {A} {^} {Y} {^} {} {OR2X1} {0.271} {0.000} {0.160} {} {4.822} {4.023} {} {1} {(896.40, 493.50) (903.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.160} {0.052} {4.824} {4.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U143} {A} {^} {Y} {v} {} {AOI22X1} {0.650} {0.000} {0.907} {} {5.473} {4.674} {} {8} {(922.80, 367.50) (927.60, 367.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n12} {} {0.027} {0.000} {0.908} {0.379} {5.501} {4.701} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {A} {v} {Y} {^} {} {OAI21X1} {0.241} {0.000} {0.342} {} {5.741} {4.942} {} {1} {(822.00, 730.50) (829.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.342} {0.028} {5.742} {4.943} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.799} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.799} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.973} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.301} {0.000} {2.280} {5.599} {1.475} {2.274} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.399}
    {-} {Setup} {1.478}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.871}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.670}
    {=} {Slack Time} {-0.798}
  END_SLK_CLC
  SLK -0.798
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.798} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.798} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.625} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.794} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.800} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.457} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.205} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.529} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.732} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {3.998} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {4.000} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.634} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.008} {0.000} {0.885} {0.368} {5.441} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.328} {} {5.669} {4.871} {} {1} {(994.80, 430.50) (1002.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.328} {0.023} {5.670} {4.871} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.798} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.798} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.972} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.226} {0.000} {2.261} {5.599} {1.399} {2.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.403}
    {-} {Setup} {1.479}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.874}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.671}
    {=} {Slack Time} {-0.797}
  END_SLK_CLC
  SLK -0.797
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.797} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.797} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.623} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.753} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.795} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.458} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.206} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.530} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.733} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {3.999} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {4.001} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.636} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.014} {0.000} {0.885} {0.368} {5.447} {4.650} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {A} {v} {Y} {^} {} {OAI21X1} {0.223} {0.000} {0.324} {} {5.670} {4.873} {} {1} {(1107.60, 430.50) (1114.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.324} {0.021} {5.671} {4.874} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.797} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.797} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.970} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.230} {0.000} {2.261} {5.599} {1.403} {2.200} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.494}
    {-} {Setup} {1.488}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.957}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.740}
    {=} {Slack Time} {-0.783}
  END_SLK_CLC
  SLK -0.783
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.783} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.783} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.610} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.766} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.809} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.472} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.220} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.255} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.564} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.566} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.800} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {4.052} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {4.053} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.712} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.909} {0.382} {5.511} {4.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U31} {A} {v} {Y} {^} {} {OAI21X1} {0.228} {0.000} {0.332} {} {5.739} {4.956} {} {1} {(939.60, 751.50) (932.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.000} {0.000} {0.332} {0.022} {5.740} {4.957} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.783} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.783} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.957} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.321} {0.000} {2.281} {5.599} {1.494} {2.277} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.531}
    {-} {Setup} {1.487}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.994}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.743}
    {=} {Slack Time} {-0.749}
  END_SLK_CLC
  SLK -0.749
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.749} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.576} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.800} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.843} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.506} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.254} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.598} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.834} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {4.086} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {4.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.746} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.909} {0.382} {5.511} {4.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U66} {A} {v} {Y} {^} {} {OAI21X1} {0.231} {0.000} {0.334} {} {5.742} {4.993} {} {1} {(961.20, 730.50) (968.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.334} {0.023} {5.743} {4.994} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.749} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.923} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.357} {0.000} {2.282} {5.599} {1.531} {2.280} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.533}
    {-} {Setup} {1.487}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.996}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.743}
    {=} {Slack Time} {-0.747}
  END_SLK_CLC
  SLK -0.747
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.747} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.747} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.574} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.802} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.845} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.508} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.256} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.600} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.836} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.838} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {4.088} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {4.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.748} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.017} {0.000} {0.909} {0.382} {5.512} {4.765} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U102} {A} {v} {Y} {^} {} {OAI21X1} {0.230} {0.000} {0.334} {} {5.742} {4.995} {} {1} {(1028.40, 691.50) (1021.20, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.334} {0.023} {5.743} {4.996} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.747} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.747} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.921} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.360} {0.000} {2.282} {5.599} {1.533} {2.280} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.547}
    {-} {Setup} {1.490}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.007}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.735}
    {=} {Slack Time} {-0.728}
  END_SLK_CLC
  SLK -0.728
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.728} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.554} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.822} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.864} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.870} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.527} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.275} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.035} {0.000} {0.806} {0.581} {4.038} {3.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.373} {} {4.347} {3.619} {} {1} {(970.80, 670.50) (968.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n250} {} {0.002} {0.000} {0.373} {0.054} {4.349} {3.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {A} {v} {Y} {^} {} {AOI21X1} {0.234} {0.000} {0.326} {} {4.583} {3.855} {} {1} {(1021.20, 607.50) (1028.40, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n254} {} {0.003} {0.000} {0.326} {0.066} {4.586} {3.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {A} {^} {Y} {^} {} {OR2X1} {0.250} {0.000} {0.128} {} {4.836} {4.108} {} {1} {(1071.60, 433.50) (1078.80, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.128} {0.038} {4.836} {4.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {A} {^} {Y} {v} {} {AOI22X1} {0.659} {0.000} {0.909} {} {5.495} {4.767} {} {8} {(1081.20, 394.50) (1086.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.018} {0.000} {0.909} {0.382} {5.512} {4.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {A} {v} {Y} {^} {} {OAI21X1} {0.222} {0.000} {0.328} {} {5.735} {5.007} {} {1} {(1078.80, 691.50) (1071.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.000} {0.000} {0.328} {0.019} {5.735} {5.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.728} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.728} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.901} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.374} {0.000} {2.282} {5.599} {1.547} {2.275} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.533}
    {-} {Setup} {1.492}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.992}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.681}
    {=} {Slack Time} {-0.690}
  END_SLK_CLC
  SLK -0.690
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.690} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.690} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.516} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.860} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.902} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.908} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.565} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.313} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.637} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.840} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.841} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {4.106} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {4.108} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.743} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.027} {0.000} {0.885} {0.368} {5.460} {4.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U68} {A} {v} {Y} {^} {} {OAI21X1} {0.221} {0.000} {0.323} {} {5.681} {4.991} {} {1} {(985.20, 610.50) (992.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.000} {0.000} {0.323} {0.020} {5.681} {4.992} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.690} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.690} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.863} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.360} {0.000} {2.282} {5.599} {1.533} {2.223} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.548}
    {-} {Setup} {1.492}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.006}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.677}
    {=} {Slack Time} {-0.672}
  END_SLK_CLC
  SLK -0.672
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.878} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.920} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.583} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.591} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.331} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.347} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.655} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.858} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {4.124} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {4.126} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.761} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.024} {0.000} {0.885} {0.368} {5.457} {4.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {A} {v} {Y} {^} {} {OAI21X1} {0.220} {0.000} {0.322} {} {5.677} {5.005} {} {1} {(1064.40, 610.50) (1071.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.322} {0.020} {5.677} {5.006} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.845} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.374} {0.000} {2.282} {5.599} {1.548} {2.219} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.551}
    {-} {Setup} {1.490}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.011}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.680}
    {=} {Slack Time} {-0.670}
  END_SLK_CLC
  SLK -0.670
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.496} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {0.880} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.043} {0.000} {0.518} {} {2.592} {1.922} {} {4} {(1119.60, 613.50) (1143.60, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.006} {0.000} {0.518} {0.173} {2.598} {1.928} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {B} {v} {Y} {^} {} {NOR2X1} {0.657} {0.000} {0.812} {} {3.255} {2.585} {} {8} {(1009.20, 514.50) (1011.60, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n40} {} {0.007} {0.000} {0.812} {0.313} {3.262} {2.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC8_n29} {A} {^} {Y} {^} {} {BUFX2} {0.740} {0.000} {0.802} {} {4.003} {3.333} {} {11} {(925.20, 574.50) (930.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN8_n29} {} {0.016} {0.000} {0.804} {0.581} {4.019} {3.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U273} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.372} {} {4.327} {3.657} {} {1} {(968.40, 571.50) (966.00, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n256} {} {0.002} {0.000} {0.372} {0.054} {4.329} {3.659} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {A} {v} {Y} {^} {} {AOI21X1} {0.201} {0.000} {0.286} {} {4.530} {3.860} {} {1} {(1074.00, 574.50) (1081.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n260} {} {0.001} {0.000} {0.286} {0.046} {4.531} {3.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {A} {^} {Y} {^} {} {OR2X1} {0.265} {0.000} {0.156} {} {4.796} {4.126} {} {1} {(1107.60, 493.50) (1114.80, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.156} {0.051} {4.798} {4.128} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {A} {^} {Y} {v} {} {AOI22X1} {0.635} {0.000} {0.885} {} {5.433} {4.763} {} {8} {(1112.40, 394.50) (1117.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n16} {} {0.021} {0.000} {0.885} {0.368} {5.453} {4.784} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U147} {A} {v} {Y} {^} {} {OAI21X1} {0.227} {0.000} {0.327} {} {5.680} {5.010} {} {1} {(1110.00, 550.50) (1117.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.327} {0.023} {5.680} {5.011} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.670} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.670} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.843} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.377} {0.000} {2.282} {5.599} {1.551} {2.221} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.543}
    {-} {Setup} {0.585}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.481}
    {=} {Slack Time} {-0.573}
  END_SLK_CLC
  SLK -0.573
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.573} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.573} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.399} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.370} {0.000} {2.282} {5.599} {1.543} {0.970} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.167} {0.000} {0.787} {} {2.710} {2.137} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.000} {0.000} {0.787} {0.285} {2.710} {2.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.920} {} {3.613} {3.041} {} {6} {(1141.20, 688.50) (1138.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.920} {0.287} {3.615} {3.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.534} {0.000} {0.434} {} {4.149} {3.576} {} {2} {(1138.80, 751.50) (1141.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.434} {0.099} {4.150} {3.578} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.335} {} {4.508} {3.936} {} {2} {(1134.00, 814.50) (1136.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.335} {0.093} {4.510} {3.937} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.255} {0.000} {0.235} {} {4.765} {4.192} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.235} {0.066} {4.766} {4.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.504} {0.000} {0.651} {} {5.270} {4.698} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.652} {0.236} {5.277} {4.705} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.383} {0.000} {0.280} {} {5.661} {5.088} {} {2} {(1105.20, 910.50) (1112.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.280} {0.100} {5.664} {5.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.376} {0.000} {0.340} {} {6.040} {5.467} {} {2} {(1095.60, 910.50) (1088.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.002} {0.000} {0.340} {0.130} {6.042} {5.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.207} {0.000} {0.136} {} {6.248} {5.676} {} {1} {(1088.40, 850.50) (1081.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n21} {} {0.000} {0.000} {0.136} {0.025} {6.249} {5.676} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.099} {0.000} {0.115} {} {6.348} {5.775} {} {1} {(1095.60, 844.50) (1093.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n19} {} {0.001} {0.000} {0.115} {0.036} {6.348} {5.776} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.131} {0.000} {0.148} {} {6.479} {5.906} {} {1} {(1093.20, 814.50) (1090.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.002} {0.000} {0.148} {0.045} {6.481} {5.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.573} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.573} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.370} {0.000} {2.282} {5.599} {1.543} {2.116} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.432}
    {-} {Setup} {0.306}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.077}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.612}
    {=} {Slack Time} {-0.535}
  END_SLK_CLC
  SLK -0.535
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.535} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.535} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.362} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.370} {0.000} {2.282} {5.599} {1.543} {1.008} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.167} {0.000} {0.787} {} {2.710} {2.175} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.000} {0.000} {0.787} {0.285} {2.710} {2.175} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.920} {} {3.613} {3.078} {} {6} {(1141.20, 688.50) (1138.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.920} {0.287} {3.615} {3.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.534} {0.000} {0.434} {} {4.149} {3.614} {} {2} {(1138.80, 751.50) (1141.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.434} {0.099} {4.150} {3.615} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.335} {} {4.508} {3.973} {} {2} {(1134.00, 814.50) (1136.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.335} {0.093} {4.510} {3.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.255} {0.000} {0.235} {} {4.765} {4.230} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.235} {0.066} {4.766} {4.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.504} {0.000} {0.651} {} {5.270} {4.735} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.652} {0.236} {5.277} {4.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XOR2X1} {0.331} {0.000} {0.314} {} {5.609} {5.074} {} {2} {(1105.20, 910.50) (1112.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.314} {0.100} {5.612} {5.077} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.535} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.535} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.709} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.259} {0.000} {1.429} {5.599} {0.432} {0.967} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.383}
    {-} {Setup} {0.380}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.954}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.938}
    {=} {Slack Time} {0.016}
  END_SLK_CLC
  SLK 0.016
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.016} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.016} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.189} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.507} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.359} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.507} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.508} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.727} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.420} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.049} {0.000} {1.076} {0.786} {3.453} {3.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U217} {B} {^} {Y} {v} {} {AOI22X1} {0.308} {0.000} {0.415} {} {3.761} {3.777} {} {1} {(980.40, 511.50) (978.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n202} {} {0.001} {0.000} {0.415} {0.039} {3.762} {3.778} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U219} {A} {v} {Y} {^} {} {AOI21X1} {0.202} {0.000} {0.228} {} {3.964} {3.980} {} {1} {(978.00, 547.50) (970.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n203} {} {0.001} {0.000} {0.228} {0.043} {3.966} {3.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {^} {Y} {^} {} {OR2X1} {0.393} {0.000} {0.280} {} {4.359} {4.375} {} {1} {(906.00, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[7]} {} {0.004} {0.000} {0.280} {0.098} {4.363} {4.379} {} {} {} 
    INST {I0/LD/U13} {B} {^} {Y} {^} {} {OR2X1} {0.364} {0.000} {0.214} {} {4.727} {4.743} {} {2} {(747.60, 850.50) (752.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[7]} {} {0.001} {0.000} {0.214} {0.073} {4.728} {4.744} {} {} {} 
    INST {I0/LD/T_SR_1/U41} {A} {^} {Y} {v} {} {INVX2} {0.093} {0.000} {0.100} {} {4.820} {4.836} {} {1} {(742.80, 871.50) (740.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.001} {0.000} {0.100} {0.037} {4.821} {4.837} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {B} {v} {Y} {^} {} {OAI21X1} {0.117} {0.000} {0.238} {} {4.937} {4.953} {} {1} {(723.60, 874.50) (728.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n47} {} {0.001} {0.000} {0.238} {0.023} {4.938} {4.954} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.016} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.016} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.158} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.210} {0.000} {1.428} {5.599} {0.383} {0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.419}
    {-} {Setup} {0.427}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.942}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.904}
    {=} {Slack Time} {0.038}
  END_SLK_CLC
  SLK 0.038
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.212} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.529} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.381} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.529} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.749} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.750} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.442} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.104} {0.000} {1.077} {0.786} {3.508} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U175} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.417} {} {3.817} {3.856} {} {1} {(464.40, 511.50) (466.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.417} {0.039} {3.819} {3.857} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177} {A} {v} {Y} {^} {} {AOI21X1} {0.263} {0.000} {0.296} {} {4.082} {4.120} {} {1} {(490.80, 514.50) (498.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.004} {0.000} {0.296} {0.079} {4.086} {4.124} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.104} {} {4.368} {4.406} {} {1} {(488.40, 730.50) (483.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[1]} {} {0.001} {0.000} {0.104} {0.027} {4.368} {4.406} {} {} {} 
    INST {I0/LD/U8} {A} {^} {Y} {^} {} {AND2X2} {0.198} {0.000} {0.134} {} {4.566} {4.604} {} {2} {(478.80, 751.50) (471.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[1]} {} {0.001} {0.000} {0.134} {0.078} {4.567} {4.606} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {A} {^} {Y} {v} {} {AOI22X1} {0.170} {0.000} {0.289} {} {4.738} {4.776} {} {1} {(454.80, 787.50) (450.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.002} {0.000} {0.289} {0.047} {4.739} {4.777} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.164} {0.000} {0.210} {} {4.904} {4.942} {} {1} {(421.20, 904.50) (421.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.000} {0.000} {0.210} {0.022} {4.904} {4.942} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.038} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.038} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.135} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.246} {0.000} {1.609} {5.599} {0.419} {0.381} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.374}
    {-} {Setup} {0.386}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.938}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.879}
    {=} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.232} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.549} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.402} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.405} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.549} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.770} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.463} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.058} {0.000} {1.076} {0.786} {3.462} {3.521} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U196} {B} {^} {Y} {v} {} {AOI22X1} {0.315} {0.000} {0.421} {} {3.777} {3.836} {} {1} {(843.60, 511.50) (846.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.001} {0.000} {0.421} {0.042} {3.778} {3.836} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U198} {A} {v} {Y} {^} {} {AOI21X1} {0.248} {0.000} {0.276} {} {4.026} {4.084} {} {1} {(829.20, 547.50) (822.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n185} {} {0.003} {0.000} {0.276} {0.069} {4.028} {4.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.144} {} {4.339} {4.398} {} {1} {(704.40, 670.50) (699.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[4]} {} {0.002} {0.000} {0.144} {0.045} {4.341} {4.399} {} {} {} 
    INST {I0/LD/U5} {A} {^} {Y} {^} {} {AND2X2} {0.203} {0.000} {0.134} {} {4.544} {4.603} {} {2} {(642.00, 751.50) (634.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[4]} {} {0.002} {0.000} {0.134} {0.078} {4.546} {4.604} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {A} {^} {Y} {v} {} {AOI22X1} {0.159} {0.000} {0.315} {} {4.705} {4.763} {} {1} {(610.80, 814.50) (606.00, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n53} {} {0.001} {0.000} {0.315} {0.039} {4.706} {4.764} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.212} {} {4.879} {4.937} {} {1} {(572.40, 877.50) (572.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n44} {} {0.001} {0.000} {0.212} {0.023} {4.879} {4.938} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.115} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.201} {0.000} {1.428} {5.599} {0.374} {0.316} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.364}
    {-} {Setup} {0.382}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.932}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.840}
    {=} {Slack Time} {0.092}
  END_SLK_CLC
  SLK 0.092
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.092} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.266} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.583} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.435} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.583} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.584} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.803} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.496} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.103} {0.000} {1.077} {0.786} {3.507} {3.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U168} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.416} {} {3.816} {3.908} {} {1} {(462.00, 550.50) (464.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.416} {0.039} {3.817} {3.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U170} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.226} {} {4.018} {4.110} {} {1} {(488.40, 547.50) (495.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.226} {0.042} {4.019} {4.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {^} {Y} {^} {} {OR2X1} {0.306} {0.000} {0.154} {} {4.325} {4.417} {} {1} {(495.60, 631.50) (490.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[0]} {} {0.001} {0.000} {0.154} {0.050} {4.326} {4.418} {} {} {} 
    INST {I0/LD/U9} {A} {^} {Y} {^} {} {AND2X2} {0.207} {0.000} {0.137} {} {4.533} {4.626} {} {2} {(488.40, 790.50) (481.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[0]} {} {0.002} {0.000} {0.137} {0.081} {4.536} {4.628} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {A} {^} {Y} {v} {} {AOI22X1} {0.140} {0.000} {0.258} {} {4.676} {4.768} {} {1} {(457.20, 847.50) (452.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.258} {0.027} {4.677} {4.769} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.163} {0.000} {0.229} {} {4.839} {4.932} {} {1} {(452.40, 877.50) (452.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.229} {0.026} {4.840} {4.932} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.092} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.092} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.081} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.191} {0.000} {1.427} {5.599} {0.364} {0.272} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.376}
    {-} {Setup} {0.384}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.942}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.847}
    {=} {Slack Time} {0.095}
  END_SLK_CLC
  SLK 0.095
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.268} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.586} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.438} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.586} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.587} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.806} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.499} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.058} {0.000} {1.076} {0.786} {3.462} {3.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U196} {B} {^} {Y} {v} {} {AOI22X1} {0.315} {0.000} {0.421} {} {3.777} {3.872} {} {1} {(843.60, 511.50) (846.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.001} {0.000} {0.421} {0.042} {3.778} {3.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U198} {A} {v} {Y} {^} {} {AOI21X1} {0.248} {0.000} {0.276} {} {4.026} {4.120} {} {1} {(829.20, 547.50) (822.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n185} {} {0.003} {0.000} {0.276} {0.069} {4.028} {4.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.144} {} {4.339} {4.434} {} {1} {(704.40, 670.50) (699.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[4]} {} {0.002} {0.000} {0.144} {0.045} {4.341} {4.435} {} {} {} 
    INST {I0/LD/U5} {A} {^} {Y} {^} {} {AND2X2} {0.203} {0.000} {0.134} {} {4.544} {4.639} {} {2} {(642.00, 751.50) (634.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[4]} {} {0.002} {0.000} {0.134} {0.078} {4.546} {4.641} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {A} {^} {Y} {v} {} {AOI22X1} {0.144} {0.000} {0.262} {} {4.690} {4.784} {} {1} {(639.60, 814.50) (644.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n24} {} {0.001} {0.000} {0.262} {0.029} {4.690} {4.785} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {C} {v} {Y} {^} {} {OAI21X1} {0.157} {0.000} {0.223} {} {4.847} {4.942} {} {1} {(630.00, 844.50) (630.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.000} {0.000} {0.223} {0.022} {4.847} {4.942} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.095} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.095} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.079} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.203} {0.000} {1.428} {5.599} {0.376} {0.281} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.365}
    {-} {Setup} {0.386}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.929}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.826}
    {=} {Slack Time} {0.103}
  END_SLK_CLC
  SLK 0.103
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.103} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.103} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.277} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.594} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.446} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.594} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.814} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.507} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.103} {0.000} {1.077} {0.786} {3.507} {3.610} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U168} {B} {^} {Y} {v} {} {AOI22X1} {0.309} {0.000} {0.416} {} {3.816} {3.919} {} {1} {(462.00, 550.50) (464.40, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.001} {0.000} {0.416} {0.039} {3.817} {3.921} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U170} {A} {v} {Y} {^} {} {AOI21X1} {0.200} {0.000} {0.226} {} {4.018} {4.121} {} {1} {(488.40, 547.50) (495.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n161} {} {0.001} {0.000} {0.226} {0.042} {4.019} {4.122} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {^} {Y} {^} {} {OR2X1} {0.306} {0.000} {0.154} {} {4.325} {4.428} {} {1} {(495.60, 631.50) (490.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[0]} {} {0.001} {0.000} {0.154} {0.050} {4.326} {4.429} {} {} {} 
    INST {I0/LD/U9} {A} {^} {Y} {^} {} {AND2X2} {0.207} {0.000} {0.137} {} {4.533} {4.637} {} {2} {(488.40, 790.50) (481.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[0]} {} {0.002} {0.000} {0.137} {0.081} {4.536} {4.639} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {A} {^} {Y} {v} {} {AOI22X1} {0.146} {0.000} {0.206} {} {4.682} {4.785} {} {1} {(486.00, 847.50) (481.20, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n59} {} {0.001} {0.000} {0.206} {0.031} {4.683} {4.786} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {C} {v} {Y} {^} {} {OAI21X1} {0.142} {0.000} {0.213} {} {4.825} {4.928} {} {1} {(519.60, 844.50) (519.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n48} {} {0.001} {0.000} {0.213} {0.023} {4.826} {4.929} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.103} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.103} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.070} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.192} {0.000} {1.427} {5.599} {0.365} {0.262} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.549}
    {-} {Setup} {0.253}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.247}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.039}
    {=} {Slack Time} {0.208}
  END_SLK_CLC
  SLK 0.208
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.208} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.208} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.381} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.370} {0.000} {2.282} {5.599} {1.543} {1.751} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.167} {0.000} {0.787} {} {2.710} {2.918} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.000} {0.000} {0.787} {0.285} {2.710} {2.918} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.903} {0.000} {0.920} {} {3.613} {3.821} {} {6} {(1141.20, 688.50) (1138.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.001} {0.000} {0.920} {0.287} {3.615} {3.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.534} {0.000} {0.434} {} {4.149} {4.357} {} {2} {(1138.80, 751.50) (1141.20, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n12} {} {0.002} {0.000} {0.434} {0.099} {4.150} {4.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.335} {} {4.508} {4.716} {} {2} {(1134.00, 814.50) (1136.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.335} {0.093} {4.510} {4.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.255} {0.000} {0.235} {} {4.765} {4.973} {} {1} {(1136.40, 844.50) (1138.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.235} {0.066} {4.766} {4.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {A} {^} {Y} {^} {} {XNOR2X1} {0.504} {0.000} {0.651} {} {5.270} {5.478} {} {5} {(1143.60, 910.50) (1134.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.007} {0.000} {0.652} {0.236} {5.277} {5.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {v} {} {XOR2X1} {0.383} {0.000} {0.280} {} {5.661} {5.869} {} {2} {(1105.20, 910.50) (1112.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.280} {0.100} {5.664} {5.872} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.370} {0.000} {0.384} {} {6.034} {6.242} {} {2} {(1095.60, 910.50) (1088.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.005} {0.000} {0.384} {0.129} {6.039} {6.247} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.208} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.208} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.034} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.376} {0.000} {2.282} {5.599} {1.549} {1.341} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.427}
    {-} {Setup} {0.331}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.046}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.831}
    {=} {Slack Time} {0.215}
  END_SLK_CLC
  SLK 0.215
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {0.388} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {1.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.689} {0.000} {0.074} {} {2.213} {2.427} {} {1} {(1018.80, 913.50) (1042.80, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN0_nfifo_empty} {} {0.000} {0.000} {0.074} {0.018} {2.213} {2.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.482} {0.000} {0.533} {} {2.694} {2.909} {} {2} {(1047.60, 907.50) (1052.40, 910.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.002} {0.000} {0.533} {0.395} {2.697} {2.911} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.422} {0.000} {0.377} {} {3.118} {3.333} {} {2} {(822.00, 928.50) (819.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.377} {0.092} {3.118} {3.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.332} {0.000} {0.311} {} {3.451} {3.666} {} {2} {(836.40, 931.50) (838.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.311} {0.092} {3.451} {3.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.382} {} {3.809} {4.023} {} {2} {(860.40, 934.50) (862.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.381} {0.108} {3.812} {4.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.287} {0.000} {0.255} {} {4.099} {4.314} {} {2} {(939.60, 997.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.002} {0.000} {0.255} {0.075} {4.101} {4.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.095} {0.000} {0.109} {} {4.196} {4.411} {} {1} {(920.40, 1030.50) (922.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.036} {4.196} {4.411} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.177} {0.000} {0.247} {} {4.373} {4.588} {} {1} {(934.80, 1030.50) (937.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.247} {0.071} {4.375} {4.589} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.179} {0.000} {0.186} {} {4.554} {4.769} {} {5} {(951.60, 1030.50) (954.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.186} {0.223} {4.557} {4.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.272} {0.000} {0.289} {} {4.829} {5.044} {} {2} {(966.00, 991.50) (958.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.002} {0.000} {0.289} {0.090} {4.831} {5.046} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.215} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.215} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.041} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.254} {0.000} {1.429} {5.599} {0.427} {0.213} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.641}
    {-} {Setup} {0.493}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.098}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.865}
    {=} {Slack Time} {0.233}
  END_SLK_CLC
  SLK 0.233
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.407} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.724} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.576} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.347} {2.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.724} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.945} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.637} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.104} {0.000} {1.077} {0.786} {3.508} {3.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U175} {B} {^} {Y} {v} {} {AOI22X1} {0.310} {0.000} {0.417} {} {3.817} {4.051} {} {1} {(464.40, 511.50) (466.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.417} {0.039} {3.819} {4.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U177} {A} {v} {Y} {^} {} {AOI21X1} {0.263} {0.000} {0.296} {} {4.082} {4.315} {} {1} {(490.80, 514.50) (498.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n167} {} {0.004} {0.000} {0.296} {0.079} {4.086} {4.319} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {^} {Y} {^} {} {OR2X1} {0.282} {0.000} {0.104} {} {4.368} {4.601} {} {1} {(488.40, 730.50) (483.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[1]} {} {0.001} {0.000} {0.104} {0.027} {4.368} {4.602} {} {} {} 
    INST {I0/LD/U8} {A} {^} {Y} {^} {} {AND2X2} {0.198} {0.000} {0.134} {} {4.566} {4.800} {} {2} {(478.80, 751.50) (471.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[1]} {} {0.001} {0.000} {0.134} {0.078} {4.568} {4.801} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {A} {^} {Y} {v} {} {AOI22X1} {0.146} {0.000} {0.207} {} {4.714} {4.947} {} {1} {(447.60, 814.50) (442.80, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n50} {} {0.001} {0.000} {0.207} {0.031} {4.715} {4.948} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.211} {} {4.864} {5.098} {} {1} {(423.60, 844.50) (423.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.211} {0.027} {4.865} {5.098} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.233} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.233} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.060} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.468} {0.000} {1.904} {5.599} {0.641} {0.408} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.680}
    {-} {Setup} {0.489}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.141}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.891}
    {=} {Slack Time} {0.250}
  END_SLK_CLC
  SLK 0.250
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.250} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.250} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {0.423} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.741} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.593} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.346} {2.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.741} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.961} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.962} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.654} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.104} {0.000} {1.077} {0.786} {3.508} {3.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {^} {Y} {v} {} {AOI22X1} {0.316} {0.000} {0.421} {} {3.824} {4.074} {} {1} {(522.00, 511.50) (524.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.421} {0.042} {3.826} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.237} {} {4.038} {4.287} {} {1} {(562.80, 514.50) (555.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.001} {0.000} {0.237} {0.048} {4.039} {4.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.164} {} {4.356} {4.606} {} {1} {(546.00, 631.50) (541.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[2]} {} {0.002} {0.000} {0.164} {0.054} {4.358} {4.608} {} {} {} 
    INST {I0/LD/U7} {A} {^} {Y} {^} {} {AND2X2} {0.204} {0.000} {0.132} {} {4.562} {4.812} {} {2} {(505.20, 790.50) (498.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[2]} {} {0.002} {0.000} {0.132} {0.076} {4.564} {4.814} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {^} {Y} {v} {} {AOI22X1} {0.151} {0.000} {0.269} {} {4.715} {4.965} {} {1} {(469.20, 787.50) (474.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.269} {0.034} {4.717} {4.967} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.173} {0.000} {0.234} {} {4.890} {5.139} {} {1} {(421.20, 757.50) (421.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.234} {0.029} {4.891} {5.141} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.250} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.250} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.076} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.507} {0.000} {1.941} {5.599} {0.680} {0.430} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.669}
    {-} {Setup} {0.497}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.123}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.867}
    {=} {Slack Time} {0.256}
  END_SLK_CLC
  SLK 0.256
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.429} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.317} {0.000} {2.281} {5.599} {1.491} {1.746} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {0.852} {0.000} {0.318} {} {2.343} {2.599} {} {3} {(862.80, 853.50) (886.80, 841.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[2]} {} {0.003} {0.000} {0.318} {0.109} {2.347} {2.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U223} {A} {^} {Y} {v} {} {INVX2} {0.144} {0.000} {0.159} {} {2.491} {2.746} {} {2} {(906.00, 751.50) (903.60, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n207} {} {0.001} {0.000} {0.159} {0.070} {2.492} {2.747} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U162} {A} {v} {Y} {v} {} {OR2X1} {0.220} {0.000} {0.147} {} {2.711} {2.967} {} {1} {(891.60, 733.50) (884.40, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.147} {0.041} {2.712} {2.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {A} {v} {Y} {^} {} {INVX2} {0.692} {0.000} {1.071} {} {3.404} {3.660} {} {16} {(874.80, 691.50) (872.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n209} {} {0.104} {0.000} {1.077} {0.786} {3.508} {3.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {^} {Y} {v} {} {AOI22X1} {0.316} {0.000} {0.421} {} {3.824} {4.080} {} {1} {(522.00, 511.50) (524.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.421} {0.042} {3.826} {4.082} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {A} {v} {Y} {^} {} {AOI21X1} {0.212} {0.000} {0.237} {} {4.038} {4.293} {} {1} {(562.80, 514.50) (555.60, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.001} {0.000} {0.237} {0.048} {4.039} {4.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U185} {B} {^} {Y} {^} {} {OR2X1} {0.317} {0.000} {0.164} {} {4.356} {4.612} {} {1} {(546.00, 631.50) (541.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[2]} {} {0.002} {0.000} {0.164} {0.054} {4.358} {4.614} {} {} {} 
    INST {I0/LD/U7} {A} {^} {Y} {^} {} {AND2X2} {0.204} {0.000} {0.132} {} {4.562} {4.818} {} {2} {(505.20, 790.50) (498.00, 787.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[2]} {} {0.002} {0.000} {0.132} {0.076} {4.564} {4.820} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {^} {Y} {v} {} {AOI22X1} {0.153} {0.000} {0.214} {} {4.717} {4.973} {} {1} {(466.80, 814.50) (471.60, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n51} {} {0.001} {0.000} {0.214} {0.035} {4.718} {4.974} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {C} {v} {Y} {^} {} {OAI21X1} {0.148} {0.000} {0.216} {} {4.866} {5.122} {} {1} {(421.20, 817.50) (421.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.216} {0.025} {4.867} {5.123} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.256} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.256} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.082} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.496} {0.000} {1.932} {5.599} {0.669} {0.414} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.524}
    {-} {Setup} {0.562}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.912}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.604}
    {=} {Slack Time} {0.307}
  END_SLK_CLC
  SLK 0.307
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.307} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.481} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {1.831} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.689} {0.000} {0.074} {} {2.213} {2.520} {} {1} {(1018.80, 913.50) (1042.80, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN0_nfifo_empty} {} {0.000} {0.000} {0.074} {0.018} {2.213} {2.520} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.482} {0.000} {0.533} {} {2.694} {3.001} {} {2} {(1047.60, 907.50) (1052.40, 910.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.002} {0.000} {0.533} {0.395} {2.697} {3.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.422} {0.000} {0.377} {} {3.118} {3.425} {} {2} {(822.00, 928.50) (819.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.377} {0.092} {3.118} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.332} {0.000} {0.311} {} {3.451} {3.758} {} {2} {(836.40, 931.50) (838.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.311} {0.092} {3.451} {3.758} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.382} {} {3.809} {4.116} {} {2} {(860.40, 934.50) (862.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.381} {0.108} {3.812} {4.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.287} {0.000} {0.255} {} {4.099} {4.406} {} {2} {(939.60, 997.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.002} {0.000} {0.255} {0.075} {4.101} {4.408} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_5_0} {A} {^} {Y} {v} {} {INVX2} {0.095} {0.000} {0.109} {} {4.196} {4.503} {} {1} {(920.40, 1030.50) (922.80, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.036} {4.196} {4.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {D} {v} {Y} {^} {} {AOI22X1} {0.177} {0.000} {0.247} {} {4.373} {4.680} {} {1} {(934.80, 1030.50) (937.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.247} {0.071} {4.375} {4.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX4} {0.179} {0.000} {0.186} {} {4.554} {4.861} {} {5} {(951.60, 1030.50) (954.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.186} {0.223} {4.557} {4.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U12} {A} {v} {Y} {^} {} {XOR2X1} {0.272} {0.000} {0.289} {} {4.829} {5.136} {} {2} {(966.00, 991.50) (958.80, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.289} {0.090} {4.832} {5.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {^} {Y} {v} {} {XOR2X1} {0.372} {0.000} {0.336} {} {5.204} {5.511} {} {2} {(982.80, 991.50) (975.60, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.004} {0.000} {0.337} {0.127} {5.208} {5.515} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.207} {0.000} {0.138} {} {5.416} {5.723} {} {1} {(973.20, 931.50) (980.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n21} {} {0.001} {0.000} {0.138} {0.026} {5.417} {5.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.094} {0.000} {0.114} {} {5.511} {5.818} {} {1} {(994.80, 937.50) (992.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n19} {} {0.001} {0.000} {0.114} {0.033} {5.512} {5.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.092} {0.000} {0.103} {} {5.604} {5.911} {} {1} {(990.00, 907.50) (987.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.103} {0.023} {5.604} {5.912} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.307} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.307} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.134} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {1.217} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.425}
    {-} {Setup} {0.389}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.536}
    {=} {Slack Time} {0.450}
  END_SLK_CLC
  SLK 0.450
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.623} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {1.973} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.689} {0.000} {0.074} {} {2.213} {2.662} {} {1} {(1018.80, 913.50) (1042.80, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN0_nfifo_empty} {} {0.000} {0.000} {0.074} {0.018} {2.213} {2.662} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.482} {0.000} {0.533} {} {2.694} {3.144} {} {2} {(1047.60, 907.50) (1052.40, 910.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.002} {0.000} {0.533} {0.395} {2.697} {3.146} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.422} {0.000} {0.377} {} {3.118} {3.568} {} {2} {(822.00, 928.50) (819.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.377} {0.092} {3.118} {3.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.332} {0.000} {0.311} {} {3.451} {3.900} {} {2} {(836.40, 931.50) (838.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.311} {0.092} {3.451} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.382} {} {3.809} {4.258} {} {2} {(860.40, 934.50) (862.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.381} {0.108} {3.812} {4.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.287} {0.000} {0.255} {} {4.099} {4.549} {} {2} {(939.60, 997.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.255} {0.075} {4.100} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {B} {^} {Y} {v} {} {AOI22X1} {0.242} {0.000} {0.258} {} {4.343} {4.792} {} {1} {(939.60, 1030.50) (937.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.258} {0.071} {4.344} {4.794} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {v} {Y} {^} {} {INVX4} {0.188} {0.000} {0.185} {} {4.533} {4.982} {} {5} {(951.60, 1030.50) (954.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.003} {0.000} {0.185} {0.223} {4.536} {4.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.450} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.450} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.276} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.251} {0.000} {1.429} {5.599} {0.425} {-0.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.428}
    {-} {Setup} {0.389}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.989}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.536}
    {=} {Slack Time} {0.453}
  END_SLK_CLC
  SLK 0.453
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.453} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.453} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.173} {0.626} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {1.977} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.689} {0.000} {0.074} {} {2.213} {2.665} {} {1} {(1018.80, 913.50) (1042.80, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN0_nfifo_empty} {} {0.000} {0.000} {0.074} {0.018} {2.213} {2.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.482} {0.000} {0.533} {} {2.694} {3.147} {} {2} {(1047.60, 907.50) (1052.40, 910.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.002} {0.000} {0.533} {0.395} {2.697} {3.149} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.422} {0.000} {0.377} {} {3.118} {3.571} {} {2} {(822.00, 928.50) (819.60, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.000} {0.000} {0.377} {0.092} {3.118} {3.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.332} {0.000} {0.311} {} {3.451} {3.904} {} {2} {(836.40, 931.50) (838.80, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.311} {0.092} {3.451} {3.904} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {B} {^} {Y} {v} {} {NOR2X1} {0.358} {0.000} {0.382} {} {3.809} {4.261} {} {2} {(860.40, 934.50) (862.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.003} {0.000} {0.381} {0.108} {3.812} {4.265} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {v} {Y} {^} {} {NAND2X1} {0.287} {0.000} {0.255} {} {4.099} {4.552} {} {2} {(939.60, 997.50) (937.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.255} {0.075} {4.100} {4.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_2_0} {B} {^} {Y} {v} {} {AOI22X1} {0.242} {0.000} {0.258} {} {4.343} {4.796} {} {1} {(939.60, 1030.50) (937.20, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.258} {0.071} {4.344} {4.797} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {v} {Y} {^} {} {INVX4} {0.188} {0.000} {0.185} {} {4.533} {4.985} {} {5} {(951.60, 1030.50) (954.00, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.004} {0.000} {0.185} {0.223} {4.536} {4.989} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.453} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.453} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {-0.279} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.255} {0.000} {1.429} {5.599} {0.428} {-0.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.438}
    {=} {Slack Time} {0.512}
  END_SLK_CLC
  SLK 0.512
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.512} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.512} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.685} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.370} {0.000} {2.282} {5.599} {1.543} {2.055} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.285} {0.000} {0.842} {} {2.828} {3.340} {} {2} {(1119.60, 673.50) (1143.60, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.010} {0.000} {0.842} {0.284} {2.838} {3.350} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.600} {0.000} {0.123} {} {3.438} {3.950} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.123} {0.000} {3.438} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.278}
    {=} {Slack Time} {0.672}
  END_SLK_CLC
  SLK 0.672
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.672} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.672} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.174} {0.000} {0.726} {} {0.174} {0.846} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.350} {0.000} {2.282} {5.599} {1.524} {2.196} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.703} {0.000} {0.069} {} {2.226} {2.899} {} {1} {(1018.80, 913.50) (1042.80, 901.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN0_nfifo_empty} {} {0.000} {0.000} {0.069} {0.018} {2.226} {2.899} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC0_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.514} {0.000} {0.528} {} {2.740} {3.412} {} {2} {(1047.60, 907.50) (1052.40, 910.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.026} {0.000} {0.529} {0.394} {2.766} {3.438} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.512} {0.000} {0.111} {} {3.278} {3.950} {} {1} {(1200.30, 465.45) (1460.40, 437.40)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.111} {0.000} {3.278} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 82

