// Seed: 4039511458
module module_0 (
    output tri0 id_0,
    input tri0 id_1#(
        .id_6(-1),
        .id_7({1{-1 - -1'd0}})
    ),
    input uwire id_2,
    output wand id_3,
    output supply0 id_4
);
  assign id_3 = id_6;
  wire id_8;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    input tri1 _id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wand id_6
);
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_4,
      id_3
  );
  logic [1 : id_0] id_8;
endmodule
