{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692937366164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692937366168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 22:22:45 2023 " "Processing started: Thu Aug 24 22:22:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692937366168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937366168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema_3 -c Problema_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema_3 -c Problema_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937366168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692937370564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692937370565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcounterasyn.sv 1 1 " "Found 1 design units, including 1 entities, in source file dcounterasyn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCounterAsyn " "Found entity 1: DCounterAsyn" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937449606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937449606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcounterasyn_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dcounterasyn_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DCounterAsyn_tb " "Found entity 1: DCounterAsyn_tb" {  } { { "DCounterAsyn_tb.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937449621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937449621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCounterAsyn " "Elaborating entity \"DCounterAsyn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692937449896 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DCounterAsyn.sv(10) " "Verilog HDL assignment warning at DCounterAsyn.sv(10): truncated value with size 32 to match size of target (6)" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692937449903 "|DCounterAsyn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DCounterAsyn.sv(14) " "Verilog HDL assignment warning at DCounterAsyn.sv(14): truncated value with size 32 to match size of target (6)" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692937449903 "|DCounterAsyn"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DCounterAsyn.sv(35) " "Verilog HDL assignment warning at DCounterAsyn.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692937449905 "|DCounterAsyn"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DCounterAsyn.sv(63) " "Verilog HDL Case Statement warning at DCounterAsyn.sv(63): case item expression never matches the case expression" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 63 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692937449905 "|DCounterAsyn"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "DCounterAsyn.sv(64) " "Verilog HDL Case Statement warning at DCounterAsyn.sv(64): case item expression never matches the case expression" {  } { { "DCounterAsyn.sv" "" { Text "C:/Users/Saul/Desktop/Proyectos/sgomez_digital_design_lab_2023/Laboratorio#2/Problema_3/DCounterAsyn.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1692937449905 "|DCounterAsyn"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692937454055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692937456540 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937456540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692937456799 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692937456799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692937456799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692937456799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692937456950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 22:24:16 2023 " "Processing ended: Thu Aug 24 22:24:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692937456950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692937456950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:46 " "Total CPU time (on all processors): 00:03:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692937456950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937456950 ""}
