Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug  5 21:15:56 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BldcDriver_timing_summary_routed.rpt -pb BldcDriver_timing_summary_routed.pb -rpx BldcDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : BldcDriver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    34          
TIMING-16  Warning           Large setup violation          46          
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: dbc/squareWare/out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: segDisp/squareWare/out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.146     -157.660                     68                  627        0.151        0.000                      0                  627       -1.155       -2.558                       3                   314  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  CLKFB      {0.000 5.000}        10.000          100.000         
  CLKOUT0    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.146     -143.658                     64                  621        0.151        0.000                      0                  621        3.000        0.000                       0                   308  
  CLKFB                                                                                                                                                         8.751        0.000                       0                     2  
  CLKOUT0          -4.980      -14.002                      4                    4        0.533        0.000                      0                    4       -1.155       -2.558                       3                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   CLKOUT0            -4.560       -4.560                      1                    1        0.167        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.917        0.000                      0                    2        0.950        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLKFB                       
(none)        CLKOUT0                     
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           64  Failing Endpoints,  Worst Slack       -8.146ns,  Total Violation     -143.658ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.146ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.093ns  (logic 5.992ns (33.117%)  route 12.101ns (66.883%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.081    13.345    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.469 r  bldcUart/msgBuffer[4][3]_i_223/O
                         net (fo=1, routed)           0.000    13.469    bldcUart/msgBuffer[4][3]_i_223_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.870 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.870    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.220    15.204    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.124    15.328 r  bldcUart/msgBuffer[4][3]_i_179/O
                         net (fo=2, routed)           0.792    16.120    bldcUart/msgBuffer[4][3]_i_179_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  bldcUart/msgBuffer[4][3]_i_183/O
                         net (fo=1, routed)           0.000    16.244    bldcUart/msgBuffer[4][3]_i_183_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.794 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.908    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.242 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          1.160    18.402    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y9          LUT5 (Prop_lut5_I0_O)        0.303    18.705 r  bldcUart/msgBuffer[4][3]_i_148/O
                         net (fo=1, routed)           0.000    18.705    bldcUart/msgBuffer[4][3]_i_148_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.953 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[2]
                         net (fo=3, routed)           0.418    19.371    bldcUart/msgBuffer_reg[4][3]_i_135_n_5
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.673 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    19.673    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.920 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.611    20.531    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X50Y8          LUT5 (Prop_lut5_I4_O)        0.299    20.830 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    20.830    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.085 r  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.378    21.462    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.307    21.769 f  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=121, routed)         0.901    22.670    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.794 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=7, routed)           0.468    23.262    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.386 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.897    24.283    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I0_O)        0.124    24.407 r  bldcUart/msgBuffer[4][2]_i_59/O
                         net (fo=2, routed)           0.771    25.178    bldcUart/msgBuffer[4][2]_i_59_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    25.704 r  bldcUart/msgBuffer_reg[4][2]_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.704    bldcUart/msgBuffer_reg[4][2]_i_69_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.818 r  bldcUart/msgBuffer_reg[4][2]_i_31/CO[3]
                         net (fo=1, routed)           0.000    25.818    bldcUart/msgBuffer_reg[4][2]_i_31_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.932 r  bldcUart/msgBuffer_reg[4][2]_i_15/CO[3]
                         net (fo=4, routed)           1.424    27.356    bldcUart/p_70_in
    SLICE_X41Y13         LUT6 (Prop_lut6_I4_O)        0.124    27.480 r  bldcUart/msgBuffer[4][2]_i_4_comp/O
                         net (fo=1, routed)           0.582    28.062    bldcUart/msgBuffer[4][2]_i_4_n_0_repN
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124    28.186 r  bldcUart/msgBuffer[4][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.186    bldcUart/msgBuffer[2]
    SLICE_X39Y13         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  bldcUart/msgBuffer_reg[4][2]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.041    
                         clock uncertainty           -0.035    20.006    
    SLICE_X39Y13         FDRE (Setup_fdre_C_D)        0.034    20.040    bldcUart/msgBuffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -28.186    
  -------------------------------------------------------------------
                         slack                                 -8.146    

Slack (VIOLATED) :        -8.118ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.064ns  (logic 6.146ns (34.023%)  route 11.918ns (65.977%))
  Logic Levels:           26  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 19.780 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.081    13.345    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.469 r  bldcUart/msgBuffer[4][3]_i_223/O
                         net (fo=1, routed)           0.000    13.469    bldcUart/msgBuffer[4][3]_i_223_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.870 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.870    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.220    15.204    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.124    15.328 r  bldcUart/msgBuffer[4][3]_i_179/O
                         net (fo=2, routed)           0.792    16.120    bldcUart/msgBuffer[4][3]_i_179_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  bldcUart/msgBuffer[4][3]_i_183/O
                         net (fo=1, routed)           0.000    16.244    bldcUart/msgBuffer[4][3]_i_183_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.794 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.908    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.242 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          1.160    18.402    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y9          LUT5 (Prop_lut5_I0_O)        0.303    18.705 r  bldcUart/msgBuffer[4][3]_i_148/O
                         net (fo=1, routed)           0.000    18.705    bldcUart/msgBuffer[4][3]_i_148_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.953 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[2]
                         net (fo=3, routed)           0.418    19.371    bldcUart/msgBuffer_reg[4][3]_i_135_n_5
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.673 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    19.673    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.920 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.611    20.531    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X50Y8          LUT5 (Prop_lut5_I4_O)        0.299    20.830 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    20.830    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.085 r  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.378    21.462    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.307    21.769 f  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=121, routed)         0.901    22.670    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.794 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=7, routed)           0.468    23.262    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.386 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.969    24.355    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I0_O)        0.124    24.479 r  bldcUart/msgBuffer[4][2]_i_126/O
                         net (fo=3, routed)           0.637    25.116    bldcUart/msgBuffer[4][2]_i_126_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.666 r  bldcUart/msgBuffer_reg[4][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.666    bldcUart/msgBuffer_reg[4][1]_i_42_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.783 r  bldcUart/msgBuffer_reg[4][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.783    bldcUart/msgBuffer_reg[4][1]_i_22_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.900 r  bldcUart/msgBuffer_reg[4][1]_i_8/CO[3]
                         net (fo=2, routed)           1.470    27.370    bldcUart/p_61_in
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124    27.494 f  bldcUart/msgBuffer[4][0]_i_4/O
                         net (fo=1, routed)           0.263    27.757    bldcUart/msgBuffer[4][0]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I4_O)        0.124    27.881 r  bldcUart/msgBuffer[4][0]_i_2_comp/O
                         net (fo=1, routed)           0.151    28.033    bldcUart/msgBuffer[4][0]_i_2_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I4_O)        0.124    28.157 r  bldcUart/msgBuffer[4][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.157    bldcUart/msgBuffer[4][0]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.439    19.780    bldcUart/clk_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.040    
                         clock uncertainty           -0.035    20.005    
    SLICE_X43Y17         FDRE (Setup_fdre_C_D)        0.034    20.039    bldcUart/msgBuffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         20.039    
                         arrival time                         -28.157    
  -------------------------------------------------------------------
                         slack                                 -8.118    

Slack (VIOLATED) :        -8.112ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        18.059ns  (logic 6.022ns (33.346%)  route 12.037ns (66.654%))
  Logic Levels:           25  (CARRY4=11 LUT2=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.081    13.345    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.469 r  bldcUart/msgBuffer[4][3]_i_223/O
                         net (fo=1, routed)           0.000    13.469    bldcUart/msgBuffer[4][3]_i_223_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.870 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.870    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.220    15.204    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.124    15.328 r  bldcUart/msgBuffer[4][3]_i_179/O
                         net (fo=2, routed)           0.792    16.120    bldcUart/msgBuffer[4][3]_i_179_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  bldcUart/msgBuffer[4][3]_i_183/O
                         net (fo=1, routed)           0.000    16.244    bldcUart/msgBuffer[4][3]_i_183_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.794 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.908    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.242 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          1.160    18.402    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y9          LUT5 (Prop_lut5_I0_O)        0.303    18.705 r  bldcUart/msgBuffer[4][3]_i_148/O
                         net (fo=1, routed)           0.000    18.705    bldcUart/msgBuffer[4][3]_i_148_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.953 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[2]
                         net (fo=3, routed)           0.418    19.371    bldcUart/msgBuffer_reg[4][3]_i_135_n_5
    SLICE_X51Y7          LUT2 (Prop_lut2_I1_O)        0.302    19.673 r  bldcUart/msgBuffer[4][3]_i_142/O
                         net (fo=1, routed)           0.000    19.673    bldcUart/msgBuffer[4][3]_i_142_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    19.920 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[0]
                         net (fo=1, routed)           0.611    20.531    bldcUart/msgBuffer_reg[4][3]_i_101_n_7
    SLICE_X50Y8          LUT5 (Prop_lut5_I4_O)        0.299    20.830 r  bldcUart/msgBuffer[4][3]_i_96/O
                         net (fo=1, routed)           0.000    20.830    bldcUart/msgBuffer[4][3]_i_96_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    21.085 r  bldcUart/msgBuffer_reg[4][3]_i_60/O[3]
                         net (fo=28, routed)          0.378    21.462    bldcUart/msgBuffer_reg[4][3]_i_60_n_4
    SLICE_X53Y9          LUT5 (Prop_lut5_I4_O)        0.307    21.769 f  bldcUart/msgBuffer[4][3]_i_44/O
                         net (fo=121, routed)         0.901    22.670    bldcUart/msgBuffer[4][3]_i_44_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.794 r  bldcUart/msgBuffer[4][3]_i_67/O
                         net (fo=7, routed)           0.468    23.262    bldcUart/msgBuffer[4][3]_i_67_n_0
    SLICE_X48Y10         LUT6 (Prop_lut6_I1_O)        0.124    23.386 r  bldcUart/msgBuffer[4][3]_i_37/O
                         net (fo=112, routed)         0.969    24.355    bldcUart/msgBuffer[4][3]_i_37_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I0_O)        0.124    24.479 r  bldcUart/msgBuffer[4][2]_i_126/O
                         net (fo=3, routed)           0.946    25.425    bldcUart/msgBuffer[4][2]_i_126_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.975 r  bldcUart/msgBuffer_reg[4][2]_i_84/CO[3]
                         net (fo=1, routed)           0.000    25.975    bldcUart/msgBuffer_reg[4][2]_i_84_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.092 r  bldcUart/msgBuffer_reg[4][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    bldcUart/msgBuffer_reg[4][2]_i_44_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.209 f  bldcUart/msgBuffer_reg[4][2]_i_18/CO[3]
                         net (fo=2, routed)           1.078    27.287    bldcUart/p_64_in
    SLICE_X44Y16         LUT6 (Prop_lut6_I3_O)        0.124    27.411 f  bldcUart/msgBuffer[4][2]_i_4/O
                         net (fo=2, routed)           0.616    28.028    bldcUart/msgBuffer[4][2]_i_4_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.124    28.152 r  bldcUart/msgBuffer[4][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.152    bldcUart/msgBuffer[1]
    SLICE_X44Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X44Y17         FDRE                                         r  bldcUart/msgBuffer_reg[4][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.041    
                         clock uncertainty           -0.035    20.006    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)        0.034    20.040    bldcUart/msgBuffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -28.152    
  -------------------------------------------------------------------
                         slack                                 -8.112    

Slack (VIOLATED) :        -7.672ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.652ns  (logic 7.576ns (42.919%)  route 10.076ns (57.081%))
  Logic Levels:           27  (CARRY4=16 LUT2=1 LUT3=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 19.780 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 f  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          0.971    13.236    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.360 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=3, routed)           0.684    14.044    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.551 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.551    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.577    15.349    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.299    15.648 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.553    16.201    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.325 r  bldcUart/msgBuffer[2][1]_i_309/O
                         net (fo=1, routed)           0.000    16.325    bldcUart/msgBuffer[2][1]_i_309_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.857 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.857    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.971    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.085    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    17.199    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.533 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[1]
                         net (fo=3, routed)           0.602    18.135    bldcUart/msgBuffer_reg[2][1]_i_164_n_6
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.303    18.438 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=1, routed)           0.469    18.908    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.306 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.306    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.640 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.327    19.966    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.693 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.724    21.417    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.720 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.720    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.121 r  bldcUart/msgBuffer_reg[2][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.121    bldcUart/msgBuffer_reg[2][1]_i_46_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.343 r  bldcUart/msgBuffer_reg[2][1]_i_47/O[0]
                         net (fo=299, routed)         0.858    23.201    bldcUart/msgBuffer_reg[2][1]_i_47_n_7
    SLICE_X37Y7          LUT6 (Prop_lut6_I3_O)        0.299    23.500 r  bldcUart/msgBuffer[2][3]_i_77/O
                         net (fo=3, routed)           0.904    24.405    bldcUart/msgBuffer[2][3]_i_77_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.931 r  bldcUart/msgBuffer_reg[2][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.931    bldcUart/msgBuffer_reg[2][0]_i_29_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.045 r  bldcUart/msgBuffer_reg[2][0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.045    bldcUart/msgBuffer_reg[2][0]_i_19_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.159 r  bldcUart/msgBuffer_reg[2][0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.159    bldcUart/msgBuffer_reg[2][0]_i_9_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.273 r  bldcUart/msgBuffer_reg[2][0]_i_7/CO[3]
                         net (fo=1, routed)           1.460    26.732    bldcUart/msgBuffer_reg[2][0]_i_7_n_0
    SLICE_X37Y12         LUT6 (Prop_lut6_I2_O)        0.124    26.856 f  bldcUart/msgBuffer[2][0]_i_4/O
                         net (fo=1, routed)           0.547    27.403    bldcUart/msgBuffer[2][0]_i_4_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    27.527 r  bldcUart/msgBuffer[2][0]_i_3/O
                         net (fo=1, routed)           0.000    27.527    bldcUart/msgBuffer[2][0]_i_3_n_0
    SLICE_X39Y15         MUXF7 (Prop_muxf7_I1_O)      0.217    27.744 r  bldcUart/msgBuffer_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.000    27.744    bldcUart/msgBuffer_reg[2][0]_i_1_n_0
    SLICE_X39Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.439    19.780    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][0]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.040    
                         clock uncertainty           -0.035    20.005    
    SLICE_X39Y15         FDRE (Setup_fdre_C_D)        0.067    20.072    bldcUart/msgBuffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         20.072    
                         arrival time                         -27.744    
  -------------------------------------------------------------------
                         slack                                 -7.672    

Slack (VIOLATED) :        -7.632ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.578ns  (logic 6.982ns (39.720%)  route 10.596ns (60.280%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 19.782 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 f  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          0.971    13.236    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.360 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=3, routed)           0.684    14.044    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.551 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.551    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.577    15.349    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.299    15.648 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.553    16.201    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.325 r  bldcUart/msgBuffer[2][1]_i_309/O
                         net (fo=1, routed)           0.000    16.325    bldcUart/msgBuffer[2][1]_i_309_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.857 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.857    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.971    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.085    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    17.199    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.533 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[1]
                         net (fo=3, routed)           0.602    18.135    bldcUart/msgBuffer_reg[2][1]_i_164_n_6
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.303    18.438 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=1, routed)           0.469    18.908    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.306 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.306    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.640 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.327    19.966    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.693 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.724    21.417    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.720 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.720    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.968 r  bldcUart/msgBuffer_reg[2][1]_i_46/O[3]
                         net (fo=299, routed)         1.136    23.104    bldcUart/msgBuffer_reg[2][1]_i_46_n_4
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.306    23.410 r  bldcUart/msgBuffer[2][1]_i_18/O
                         net (fo=117, routed)         0.955    24.364    bldcUart/msgBuffer[2][1]_i_18_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    24.871 r  bldcUart/msgBuffer_reg[2][2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.871    bldcUart/msgBuffer_reg[2][2]_i_40_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.985 r  bldcUart/msgBuffer_reg[2][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.985    bldcUart/msgBuffer_reg[2][2]_i_11_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.099 f  bldcUart/msgBuffer_reg[2][2]_i_5/CO[3]
                         net (fo=3, routed)           1.474    26.574    bldcUart/p_16_in
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    26.698 f  bldcUart/msgBuffer[2][2]_i_3/O
                         net (fo=3, routed)           0.563    27.261    bldcUart/msgBuffer[2][2]_i_3_n_0
    SLICE_X40Y15         LUT5 (Prop_lut5_I0_O)        0.124    27.385 f  bldcUart/msgBuffer[2][1]_i_3/O
                         net (fo=1, routed)           0.162    27.546    bldcUart/msgBuffer[2][1]_i_3_n_0
    SLICE_X40Y15         LUT6 (Prop_lut6_I1_O)        0.124    27.670 r  bldcUart/msgBuffer[2][1]_i_1/O
                         net (fo=1, routed)           0.000    27.670    bldcUart/msgBuffer[2][1]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.441    19.782    bldcUart/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  bldcUart/msgBuffer_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.042    
                         clock uncertainty           -0.035    20.007    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.032    20.039    bldcUart/msgBuffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         20.039    
                         arrival time                         -27.670    
  -------------------------------------------------------------------
                         slack                                 -7.632    

Slack (VIOLATED) :        -7.349ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.223ns  (logic 5.789ns (33.612%)  route 11.434ns (66.388%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.070    13.335    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  bldcUart/msgBuffer[3][3]_i_232/O
                         net (fo=1, routed)           0.739    14.198    bldcUart/msgBuffer[3][3]_i_232_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.724 r  bldcUart/msgBuffer_reg[3][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    14.724    bldcUart/msgBuffer_reg[3][3]_i_201_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.037 r  bldcUart/msgBuffer_reg[3][3]_i_185/O[3]
                         net (fo=4, routed)           1.047    16.084    bldcUart/msgBuffer_reg[3][3]_i_185_n_4
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.335    16.419 r  bldcUart/msgBuffer[3][3]_i_167/O
                         net (fo=2, routed)           0.819    17.238    bldcUart/msgBuffer[3][3]_i_167_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.331    17.569 r  bldcUart/msgBuffer[3][3]_i_171/O
                         net (fo=1, routed)           0.000    17.569    bldcUart/msgBuffer[3][3]_i_171_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.824 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.588    18.412    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.307    18.719 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.719    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.966 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.730    19.695    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X48Y9          LUT4 (Prop_lut4_I3_O)        0.299    19.994 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    19.994    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.574 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.815    21.389    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.302    21.691 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          1.070    22.761    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    22.885 r  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          0.910    23.795    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.919 r  bldcUart/msgBuffer[3][2]_i_189/O
                         net (fo=1, routed)           0.000    23.919    bldcUart/msgBuffer[3][2]_i_189_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.469 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.469    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.583 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    24.583    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.697 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.421    26.119    bldcUart/p_43_in
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124    26.243 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.519    26.762    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X29Y18         LUT5 (Prop_lut5_I0_O)        0.124    26.886 f  bldcUart/msgBuffer[3][1]_i_2/O
                         net (fo=1, routed)           0.306    27.191    bldcUart/msgBuffer[3][1]_i_2_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124    27.315 r  bldcUart/msgBuffer[3][1]_i_1/O
                         net (fo=1, routed)           0.000    27.315    bldcUart/msgBuffer[3][1]_i_1_n_0
    SLICE_X28Y16         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y16         FDRE                                         r  bldcUart/msgBuffer_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.969    
                         clock uncertainty           -0.035    19.934    
    SLICE_X28Y16         FDRE (Setup_fdre_C_D)        0.032    19.966    bldcUart/msgBuffer_reg[3][1]
  -------------------------------------------------------------------
                         required time                         19.966    
                         arrival time                         -27.315    
  -------------------------------------------------------------------
                         slack                                 -7.349    

Slack (VIOLATED) :        -7.275ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[4][3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.226ns  (logic 6.794ns (39.440%)  route 10.432ns (60.560%))
  Logic Levels:           24  (CARRY4=12 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 19.786 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.081    13.345    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I3_O)        0.124    13.469 r  bldcUart/msgBuffer[4][3]_i_223/O
                         net (fo=1, routed)           0.000    13.469    bldcUart/msgBuffer[4][3]_i_223_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.870 r  bldcUart/msgBuffer_reg[4][3]_i_194/CO[3]
                         net (fo=1, routed)           0.000    13.870    bldcUart/msgBuffer_reg[4][3]_i_194_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.984 r  bldcUart/msgBuffer_reg[4][3]_i_171/CO[3]
                         net (fo=40, routed)          1.220    15.204    bldcUart/msgBuffer_reg[4][3]_i_171_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.124    15.328 r  bldcUart/msgBuffer[4][3]_i_179/O
                         net (fo=2, routed)           0.792    16.120    bldcUart/msgBuffer[4][3]_i_179_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124    16.244 r  bldcUart/msgBuffer[4][3]_i_183/O
                         net (fo=1, routed)           0.000    16.244    bldcUart/msgBuffer[4][3]_i_183_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.794 r  bldcUart/msgBuffer_reg[4][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    16.794    bldcUart/msgBuffer_reg[4][3]_i_160_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.908 r  bldcUart/msgBuffer_reg[4][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    16.908    bldcUart/msgBuffer_reg[4][3]_i_143_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.242 r  bldcUart/msgBuffer_reg[4][3]_i_136/O[1]
                         net (fo=10, routed)          1.160    18.402    bldcUart/msgBuffer_reg[4][3]_i_136_n_6
    SLICE_X51Y9          LUT5 (Prop_lut5_I0_O)        0.303    18.705 r  bldcUart/msgBuffer[4][3]_i_148/O
                         net (fo=1, routed)           0.000    18.705    bldcUart/msgBuffer[4][3]_i_148_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    19.057 r  bldcUart/msgBuffer_reg[4][3]_i_135/O[3]
                         net (fo=3, routed)           0.588    19.645    bldcUart/msgBuffer_reg[4][3]_i_135_n_4
    SLICE_X51Y7          LUT4 (Prop_lut4_I2_O)        0.306    19.951 r  bldcUart/msgBuffer[4][3]_i_141/O
                         net (fo=1, routed)           0.000    19.951    bldcUart/msgBuffer[4][3]_i_141_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.531 r  bldcUart/msgBuffer_reg[4][3]_i_101/O[2]
                         net (fo=1, routed)           0.432    20.963    bldcUart/msgBuffer_reg[4][3]_i_101_n_5
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.302    21.265 r  bldcUart/msgBuffer[4][3]_i_64/O
                         net (fo=1, routed)           0.000    21.265    bldcUart/msgBuffer[4][3]_i_64_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    21.843 f  bldcUart/msgBuffer_reg[4][3]_i_35/O[2]
                         net (fo=234, routed)         0.843    22.686    bldcUart/msgBuffer_reg[4][3]_i_35_n_5
    SLICE_X51Y11         LUT4 (Prop_lut4_I0_O)        0.301    22.987 r  bldcUart/msgBuffer[4][3]_i_133/O
                         net (fo=38, routed)          1.030    24.017    bldcUart/msgBuffer[4][3]_i_133_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I5_O)        0.124    24.141 r  bldcUart/msgBuffer[4][3]_i_131_replica_1/O
                         net (fo=3, routed)           0.302    24.443    bldcUart/msgBuffer[4][3]_i_131_n_0_repN_1
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.124    24.567 r  bldcUart/msgBuffer[4][3]_i_117/O
                         net (fo=2, routed)           0.756    25.322    bldcUart/msgBuffer[4][3]_i_117_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    25.720 r  bldcUart/msgBuffer_reg[4][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000    25.720    bldcUart/msgBuffer_reg[4][3]_i_74_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.834 r  bldcUart/msgBuffer_reg[4][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    25.834    bldcUart/msgBuffer_reg[4][3]_i_45_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.948 r  bldcUart/msgBuffer_reg[4][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.948    bldcUart/msgBuffer_reg[4][3]_i_21_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.176 r  bldcUart/msgBuffer_reg[4][3]_i_7/CO[2]
                         net (fo=5, routed)           0.829    27.005    bldcUart/p_75_in
    SLICE_X44Y11         LUT6 (Prop_lut6_I4_O)        0.313    27.318 r  bldcUart/msgBuffer[4][3]_i_2/O
                         net (fo=1, routed)           0.000    27.318    bldcUart/msgBuffer[3]
    SLICE_X44Y11         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.445    19.786    bldcUart/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  bldcUart/msgBuffer_reg[4][3]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.046    
                         clock uncertainty           -0.035    20.011    
    SLICE_X44Y11         FDRE (Setup_fdre_C_D)        0.032    20.043    bldcUart/msgBuffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         20.043    
                         arrival time                         -27.318    
  -------------------------------------------------------------------
                         slack                                 -7.275    

Slack (VIOLATED) :        -7.266ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.214ns  (logic 6.850ns (39.794%)  route 10.364ns (60.206%))
  Logic Levels:           25  (CARRY4=15 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 19.781 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 f  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          0.971    13.236    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I5_O)        0.124    13.360 r  bldcUart/msgBuffer[2][1]_i_190/O
                         net (fo=3, routed)           0.684    14.044    bldcUart/msgBuffer[2][1]_i_190_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.551 r  bldcUart/msgBuffer_reg[2][1]_i_293/CO[3]
                         net (fo=1, routed)           0.000    14.551    bldcUart/msgBuffer_reg[2][1]_i_293_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.773 r  bldcUart/msgBuffer_reg[2][1]_i_263/O[0]
                         net (fo=2, routed)           0.577    15.349    bldcUart/msgBuffer_reg[2][1]_i_263_n_7
    SLICE_X40Y3          LUT2 (Prop_lut2_I1_O)        0.299    15.648 r  bldcUart/msgBuffer[2][1]_i_305/O
                         net (fo=2, routed)           0.553    16.201    bldcUart/msgBuffer[2][1]_i_305_n_0
    SLICE_X41Y2          LUT4 (Prop_lut4_I0_O)        0.124    16.325 r  bldcUart/msgBuffer[2][1]_i_309/O
                         net (fo=1, routed)           0.000    16.325    bldcUart/msgBuffer[2][1]_i_309_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.857 r  bldcUart/msgBuffer_reg[2][1]_i_269/CO[3]
                         net (fo=1, routed)           0.000    16.857    bldcUart/msgBuffer_reg[2][1]_i_269_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  bldcUart/msgBuffer_reg[2][1]_i_240/CO[3]
                         net (fo=1, routed)           0.000    16.971    bldcUart/msgBuffer_reg[2][1]_i_240_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  bldcUart/msgBuffer_reg[2][1]_i_211/CO[3]
                         net (fo=1, routed)           0.000    17.085    bldcUart/msgBuffer_reg[2][1]_i_211_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  bldcUart/msgBuffer_reg[2][1]_i_177/CO[3]
                         net (fo=1, routed)           0.000    17.199    bldcUart/msgBuffer_reg[2][1]_i_177_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.533 r  bldcUart/msgBuffer_reg[2][1]_i_164/O[1]
                         net (fo=3, routed)           0.602    18.135    bldcUart/msgBuffer_reg[2][1]_i_164_n_6
    SLICE_X39Y6          LUT3 (Prop_lut3_I0_O)        0.303    18.438 r  bldcUart/msgBuffer[2][1]_i_154/O
                         net (fo=1, routed)           0.469    18.908    bldcUart/msgBuffer[2][1]_i_154_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    19.306 r  bldcUart/msgBuffer_reg[2][1]_i_144/CO[3]
                         net (fo=1, routed)           0.000    19.306    bldcUart/msgBuffer_reg[2][1]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.640 r  bldcUart/msgBuffer_reg[2][1]_i_118/O[1]
                         net (fo=2, routed)           0.327    19.966    bldcUart/msgBuffer_reg[2][1]_i_118_n_6
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    20.693 r  bldcUart/msgBuffer_reg[2][1]_i_117/O[1]
                         net (fo=1, routed)           0.724    21.417    bldcUart/msgBuffer_reg[2][1]_i_117_n_6
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.303    21.720 r  bldcUart/msgBuffer[2][1]_i_81/O
                         net (fo=1, routed)           0.000    21.720    bldcUart/msgBuffer[2][1]_i_81_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    21.968 r  bldcUart/msgBuffer_reg[2][1]_i_46/O[3]
                         net (fo=299, routed)         1.136    23.104    bldcUart/msgBuffer_reg[2][1]_i_46_n_4
    SLICE_X35Y9          LUT6 (Prop_lut6_I1_O)        0.306    23.410 r  bldcUart/msgBuffer[2][1]_i_18/O
                         net (fo=117, routed)         1.194    24.604    bldcUart/msgBuffer[2][1]_i_18_n_0
    SLICE_X35Y1          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.989 r  bldcUart/msgBuffer_reg[2][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.989    bldcUart/msgBuffer_reg[2][3]_i_61_n_0
    SLICE_X35Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.103 r  bldcUart/msgBuffer_reg[2][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    25.103    bldcUart/msgBuffer_reg[2][3]_i_41_n_0
    SLICE_X35Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.217 r  bldcUart/msgBuffer_reg[2][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.217    bldcUart/msgBuffer_reg[2][3]_i_21_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.331 f  bldcUart/msgBuffer_reg[2][3]_i_6/CO[3]
                         net (fo=2, routed)           1.096    26.427    bldcUart/p_25_in
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.124    26.551 r  bldcUart/msgBuffer[2][3]_i_2/O
                         net (fo=3, routed)           0.631    27.182    bldcUart/msgBuffer[2][3]_i_2_n_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    27.306 r  bldcUart/msgBuffer[2][2]_i_1/O
                         net (fo=1, routed)           0.000    27.306    bldcUart/msgBuffer[2][2]_i_1_n_0
    SLICE_X39Y14         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.440    19.781    bldcUart/clk_IBUF_BUFG
    SLICE_X39Y14         FDRE                                         r  bldcUart/msgBuffer_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism              0.260    20.041    
                         clock uncertainty           -0.035    20.006    
    SLICE_X39Y14         FDRE (Setup_fdre_C_D)        0.034    20.040    bldcUart/msgBuffer_reg[2][2]
  -------------------------------------------------------------------
                         required time                         20.040    
                         arrival time                         -27.306    
  -------------------------------------------------------------------
                         slack                                 -7.266    

Slack (VIOLATED) :        -7.145ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        17.017ns  (logic 5.789ns (34.019%)  route 11.228ns (65.981%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 19.777 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.070    13.335    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  bldcUart/msgBuffer[3][3]_i_232/O
                         net (fo=1, routed)           0.739    14.198    bldcUart/msgBuffer[3][3]_i_232_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.724 r  bldcUart/msgBuffer_reg[3][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    14.724    bldcUart/msgBuffer_reg[3][3]_i_201_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.037 r  bldcUart/msgBuffer_reg[3][3]_i_185/O[3]
                         net (fo=4, routed)           1.047    16.084    bldcUart/msgBuffer_reg[3][3]_i_185_n_4
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.335    16.419 r  bldcUart/msgBuffer[3][3]_i_167/O
                         net (fo=2, routed)           0.819    17.238    bldcUart/msgBuffer[3][3]_i_167_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.331    17.569 r  bldcUart/msgBuffer[3][3]_i_171/O
                         net (fo=1, routed)           0.000    17.569    bldcUart/msgBuffer[3][3]_i_171_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.824 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.588    18.412    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.307    18.719 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.719    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.966 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.730    19.695    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X48Y9          LUT4 (Prop_lut4_I3_O)        0.299    19.994 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    19.994    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.574 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.815    21.389    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.302    21.691 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          1.070    22.761    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I5_O)        0.124    22.885 r  bldcUart/msgBuffer[3][2]_i_138/O
                         net (fo=99, routed)          0.910    23.795    bldcUart/msgBuffer[3][2]_i_138_n_0
    SLICE_X31Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.919 r  bldcUart/msgBuffer[3][2]_i_189/O
                         net (fo=1, routed)           0.000    23.919    bldcUart/msgBuffer[3][2]_i_189_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.469 r  bldcUart/msgBuffer_reg[3][2]_i_110/CO[3]
                         net (fo=1, routed)           0.000    24.469    bldcUart/msgBuffer_reg[3][2]_i_110_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.583 r  bldcUart/msgBuffer_reg[3][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    24.583    bldcUart/msgBuffer_reg[3][2]_i_48_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.697 f  bldcUart/msgBuffer_reg[3][2]_i_22/CO[3]
                         net (fo=3, routed)           1.421    26.119    bldcUart/p_43_in
    SLICE_X28Y18         LUT6 (Prop_lut6_I0_O)        0.124    26.243 f  bldcUart/msgBuffer[3][2]_i_4/O
                         net (fo=3, routed)           0.460    26.703    bldcUart/msgBuffer[3][2]_i_4_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I3_O)        0.124    26.827 f  bldcUart/msgBuffer[3][0]_i_2/O
                         net (fo=1, routed)           0.159    26.985    bldcUart/msgBuffer[3][0]_i_2_n_0
    SLICE_X28Y19         LUT5 (Prop_lut5_I0_O)        0.124    27.109 r  bldcUart/msgBuffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000    27.109    bldcUart/msgBuffer[3][0]_i_1_n_0
    SLICE_X28Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.436    19.777    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  bldcUart/msgBuffer_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.965    
                         clock uncertainty           -0.035    19.930    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.034    19.964    bldcUart/msgBuffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                         19.964    
                         arrival time                         -27.109    
  -------------------------------------------------------------------
                         slack                                 -7.145    

Slack (VIOLATED) :        -7.002ns  (required time - arrival time)
  Source:                 bldcUart/setData_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/msgBuffer_reg[3][2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        16.874ns  (logic 5.627ns (33.347%)  route 11.247ns (66.653%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 19.778 - 15.000 ) 
    Source Clock Delay      (SCD):    5.092ns = ( 10.092 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.571    10.092    bldcUart/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  bldcUart/setData_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.524    10.616 f  bldcUart/setData_reg[4]/Q
                         net (fo=11, routed)          0.732    11.349    bldcUart/setData_reg[8]_0[4]
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.473 r  bldcUart/msgBuffer[4][3]_i_100/O
                         net (fo=107, routed)         0.668    12.141    bldcUart/msgBuffer[4][3]_i_100_n_0
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.124    12.265 r  bldcUart/msgBuffer[4][3]_i_185/O
                         net (fo=52, routed)          1.070    13.335    bldcUart/msgBuffer[4][3]_i_185_n_0
    SLICE_X46Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.459 r  bldcUart/msgBuffer[3][3]_i_232/O
                         net (fo=1, routed)           0.739    14.198    bldcUart/msgBuffer[3][3]_i_232_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.724 r  bldcUart/msgBuffer_reg[3][3]_i_201/CO[3]
                         net (fo=1, routed)           0.000    14.724    bldcUart/msgBuffer_reg[3][3]_i_201_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.037 r  bldcUart/msgBuffer_reg[3][3]_i_185/O[3]
                         net (fo=4, routed)           1.047    16.084    bldcUart/msgBuffer_reg[3][3]_i_185_n_4
    SLICE_X52Y9          LUT4 (Prop_lut4_I0_O)        0.335    16.419 r  bldcUart/msgBuffer[3][3]_i_167/O
                         net (fo=2, routed)           0.819    17.238    bldcUart/msgBuffer[3][3]_i_167_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I0_O)        0.331    17.569 r  bldcUart/msgBuffer[3][3]_i_171/O
                         net (fo=1, routed)           0.000    17.569    bldcUart/msgBuffer[3][3]_i_171_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    17.824 r  bldcUart/msgBuffer_reg[3][3]_i_161/O[3]
                         net (fo=3, routed)           0.588    18.412    bldcUart/msgBuffer_reg[3][3]_i_161_n_4
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.307    18.719 r  bldcUart/msgBuffer[3][3]_i_165/O
                         net (fo=1, routed)           0.000    18.719    bldcUart/msgBuffer[3][3]_i_165_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.966 r  bldcUart/msgBuffer_reg[3][3]_i_160/O[0]
                         net (fo=1, routed)           0.730    19.695    bldcUart/msgBuffer_reg[3][3]_i_160_n_7
    SLICE_X48Y9          LUT4 (Prop_lut4_I3_O)        0.299    19.994 r  bldcUart/msgBuffer[3][3]_i_126/O
                         net (fo=1, routed)           0.000    19.994    bldcUart/msgBuffer[3][3]_i_126_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.574 f  bldcUart/msgBuffer_reg[3][3]_i_83/O[2]
                         net (fo=6, routed)           0.815    21.389    bldcUart/msgBuffer_reg[3][3]_i_83_n_5
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.302    21.691 r  bldcUart/msgBuffer[3][3]_i_86/O
                         net (fo=30, routed)          0.860    22.551    bldcUart/msgBuffer[3][3]_i_86_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I4_O)        0.124    22.675 f  bldcUart/msgBuffer[3][3]_i_159/O
                         net (fo=25, routed)          0.955    23.630    bldcUart/msgBuffer[3][3]_i_159_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.124    23.754 r  bldcUart/msgBuffer[3][3]_i_139/O
                         net (fo=1, routed)           0.000    23.754    bldcUart/msgBuffer[3][3]_i_139_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.152 r  bldcUart/msgBuffer_reg[3][3]_i_87/CO[3]
                         net (fo=1, routed)           0.000    24.152    bldcUart/msgBuffer_reg[3][3]_i_87_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.266 r  bldcUart/msgBuffer_reg[3][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.266    bldcUart/msgBuffer_reg[3][3]_i_47_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.380 r  bldcUart/msgBuffer_reg[3][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    24.380    bldcUart/msgBuffer_reg[3][3]_i_14_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.494 f  bldcUart/msgBuffer_reg[3][3]_i_3/CO[3]
                         net (fo=4, routed)           1.548    26.042    bldcUart/p_51_in
    SLICE_X28Y27         LUT4 (Prop_lut4_I1_O)        0.124    26.166 r  bldcUart/msgBuffer[3][2]_i_5/O
                         net (fo=1, routed)           0.677    26.842    bldcUart/msgBuffer[3][2]_i_5_n_0
    SLICE_X28Y18         LUT5 (Prop_lut5_I3_O)        0.124    26.966 r  bldcUart/msgBuffer[3][2]_i_1/O
                         net (fo=1, routed)           0.000    26.966    bldcUart/msgBuffer[3][2]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  bldcUart/msgBuffer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.437    19.778    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  bldcUart/msgBuffer_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism              0.188    19.966    
                         clock uncertainty           -0.035    19.931    
    SLICE_X28Y18         FDRE (Setup_fdre_C_D)        0.034    19.965    bldcUart/msgBuffer_reg[3][2]
  -------------------------------------------------------------------
                         required time                         19.965    
                         arrival time                         -26.966    
  -------------------------------------------------------------------
                         slack                                 -7.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uin/DI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.844%)  route 0.365ns (72.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.566     1.449    uin/CLK
    SLICE_X9Y3           FDRE                                         r  uin/DI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uin/DI_reg[2]/Q
                         net (fo=1, routed)           0.365     1.956    uin/FIFO_SYNC_MACRO_inst/Q[2]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.805    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FSM_sequential_state_reg[1]/Q
                         net (fo=5, routed)           0.078     1.661    state[1]
    SLICE_X29Y13         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X29Y13         FDRE (Hold_fdre_C_D)         0.066     1.508    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uin/DI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.276%)  route 0.360ns (68.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.567     1.450    uin/CLK
    SLICE_X8Y2           FDRE                                         r  uin/DI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     1.614 r  uin/DI_reg[7]/Q
                         net (fo=1, routed)           0.360     1.974    uin/FIFO_SYNC_MACRO_inst/Q[7]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.296     1.805    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 uin/DI_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.723%)  route 0.387ns (73.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.567     1.450    uin/CLK
    SLICE_X9Y0           FDRE                                         r  uin/DI_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  uin/DI_reg[3]/Q
                         net (fo=1, routed)           0.387     1.978    uin/FIFO_SYNC_MACRO_inst/Q[3]
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y0          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     1.805    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bldcUart/ampData_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/setData1024_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.550ns  (logic 0.256ns (46.510%)  route 0.294ns (53.490%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns = ( 6.959 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X41Y1          FDRE                                         r  bldcUart/ampData_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/ampData_reg[1]/Q
                         net (fo=10, routed)          0.294     6.888    bldcUart/ampData[1]
    SLICE_X35Y0          LUT5 (Prop_lut5_I0_O)        0.045     6.933 r  bldcUart/setData1024[1]_i_3/O
                         net (fo=1, routed)           0.000     6.933    bldcUart/setData1024[1]_i_3_n_0
    SLICE_X35Y0          MUXF7 (Prop_muxf7_I1_O)      0.065     6.998 r  bldcUart/setData1024_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.998    bldcUart/setData1024_reg[1]_i_1_n_0
    SLICE_X35Y0          FDRE                                         r  bldcUart/setData1024_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.832     6.959    bldcUart/clk_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  bldcUart/setData1024_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.710    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.112     6.822    bldcUart/setData1024_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.822    
                         arrival time                           6.998    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bldcUart/buffer_reg[1][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/buffer_reg[2][1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.260ns  (logic 0.146ns (56.245%)  route 0.114ns (43.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/buffer_reg[1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/buffer_reg[1][1]/Q
                         net (fo=2, routed)           0.114     6.706    bldcUart/buffer_reg[1]_6[1]
    SLICE_X28Y6          FDRE                                         r  bldcUart/buffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y6          FDRE                                         r  bldcUart/buffer_reg[2][1]/C  (IS_INVERTED)
                         clock pessimism             -0.514     6.446    
    SLICE_X28Y6          FDRE (Hold_fdre_C_D)         0.077     6.523    bldcUart/buffer_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -6.523    
                         arrival time                           6.706    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/ampData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.283ns  (logic 0.146ns (51.624%)  route 0.137ns (48.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  bldcUart/setData_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setData_reg[0]/Q
                         net (fo=58, routed)          0.137     6.729    bldcUart/setData_reg[8]_0[0]
    SLICE_X37Y2          FDRE                                         r  bldcUart/ampData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X37Y2          FDRE                                         r  bldcUart/ampData_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.463    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.077     6.540    bldcUart/ampData_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.729    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bldcUart/setData_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/rpmData_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.146ns (50.576%)  route 0.143ns (49.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.446ns = ( 6.446 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.563     6.446    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y3          FDRE                                         r  bldcUart/setData_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.146     6.592 r  bldcUart/setData_reg[0]/Q
                         net (fo=58, routed)          0.143     6.735    bldcUart/setData_reg[8]_0[0]
    SLICE_X36Y2          FDRE                                         r  bldcUart/rpmData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X36Y2          FDRE                                         r  bldcUart/rpmData_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.497     6.463    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.077     6.540    bldcUart/rpmData_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.540    
                         arrival time                           6.735    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bldcUart/btnsReg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bldcUart/setData1024_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.612ns  (logic 0.255ns (41.644%)  route 0.357ns (58.356%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns = ( 6.960 - 5.000 ) 
    Source Clock Delay      (SCD):    1.447ns = ( 6.447 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.564     6.447    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y2          FDRE (Prop_fdre_C_Q)         0.146     6.593 r  bldcUart/btnsReg_reg[3]/Q
                         net (fo=13, routed)          0.357     6.950    bldcUart/p_4_in
    SLICE_X38Y0          LUT6 (Prop_lut6_I4_O)        0.045     6.995 r  bldcUart/setData1024[2]_i_3/O
                         net (fo=1, routed)           0.000     6.995    bldcUart/setData1024[2]_i_3_n_0
    SLICE_X38Y0          MUXF7 (Prop_muxf7_I1_O)      0.064     7.059 r  bldcUart/setData1024_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.059    bldcUart/setData1024_reg[2]_i_1_n_0
    SLICE_X38Y0          FDRE                                         r  bldcUart/setData1024_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.833     6.960    bldcUart/clk_IBUF_BUFG
    SLICE_X38Y0          FDRE                                         r  bldcUart/setData1024_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.249     6.711    
    SLICE_X38Y0          FDRE (Hold_fdre_C_D)         0.138     6.849    bldcUart/setData1024_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.849    
                         arrival time                           7.059    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uin/fifoResetCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/RST_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.566     1.449    uin/CLK
    SLICE_X9Y5           FDRE                                         r  uin/fifoResetCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uin/fifoResetCount_reg[3]/Q
                         net (fo=6, routed)           0.163     1.753    uin/fifoResetCount_reg[3]
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.798 r  uin/RST_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    uin/RST_i_1__0_n_0
    SLICE_X8Y5           FDRE                                         r  uin/RST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.836     1.963    uin/CLK
    SLICE_X8Y5           FDRE                                         r  uin/RST_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120     1.582    uin/RST_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X0Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X0Y0     uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK    n/a            2.576         10.000      7.424      RAMB18_X1Y0     uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y13    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X29Y13    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X59Y3     ampData_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X52Y17    ampData_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y3     ampData_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y3     ampData_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X52Y17    ampData_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X52Y17    ampData_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X29Y13    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y3     ampData_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X59Y3     ampData_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X52Y17    ampData_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X52Y17    ampData_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFB
  To Clock:  CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            4  Failing Endpoints,  Worst Slack       -4.980ns,  Total Violation      -14.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.155ns,  Total Violation       -2.558ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.980ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 1.546ns (26.174%)  route 4.361ns (73.826%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.088ns = ( 9.088 - 1.000 ) 
    Source Clock Delay      (SCD):    8.621ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.662     8.621    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[44])
                                                      0.434     9.055 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[44]
                         net (fo=1, routed)           1.345    10.400    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[44]
    SLICE_X55Y3          LUT5 (Prop_lut5_I0_O)        0.124    10.524 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8/O
                         net (fo=2, routed)           0.605    11.128    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_8_n_0
    SLICE_X57Y2          LUT6 (Prop_lut6_I3_O)        0.124    11.252 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10/O
                         net (fo=9, routed)           0.359    11.611    modPwm/COUNTER_TC_MACRO_inst/D0_carry_i_10_n_0
    SLICE_X56Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.735 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           2.052    13.787    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.185 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.185    modPwm/D0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.299 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.299    modPwm/D0_carry__1_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.527 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    14.527    modPwm/p_0_in
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.517     9.088    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.468     9.556    
                         clock uncertainty           -0.055     9.501    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)        0.046     9.547    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                 -4.980    

Slack (VIOLATED) :        -3.084ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.930ns (25.978%)  route 2.650ns (74.022%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 9.113 - 1.000 ) 
    Source Clock Delay      (SCD):    8.621ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.662     8.621    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434     9.055 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[23]
                         net (fo=2, routed)           0.995    10.050    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[23]
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.124    10.174 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12/O
                         net (fo=1, routed)           0.154    10.328    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.124    10.452 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7/O
                         net (fo=2, routed)           0.680    11.132    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.124    11.256 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.290    11.546    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.670 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.530    12.201    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.543     9.113    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.621    
                         clock uncertainty           -0.055     9.566    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[1])
                                                     -0.449     9.117    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                 -3.084    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.930ns (26.836%)  route 2.536ns (73.164%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 9.113 - 1.000 ) 
    Source Clock Delay      (SCD):    8.621ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.662     8.621    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434     9.055 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[23]
                         net (fo=2, routed)           0.995    10.050    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[23]
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.124    10.174 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12/O
                         net (fo=1, routed)           0.154    10.328    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.124    10.452 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7/O
                         net (fo=2, routed)           0.680    11.132    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.124    11.256 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.290    11.546    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.670 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.416    12.086    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.543     9.113    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.621    
                         clock uncertainty           -0.055     9.566    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[0])
                                                     -0.449     9.117    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                 -2.969    

Slack (VIOLATED) :        -2.969ns  (required time - arrival time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.930ns (26.836%)  route 2.536ns (73.164%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 9.113 - 1.000 ) 
    Source Clock Delay      (SCD):    8.621ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.662     8.621    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[23])
                                                      0.434     9.055 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[23]
                         net (fo=2, routed)           0.995    10.050    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[23]
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.124    10.174 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12/O
                         net (fo=1, routed)           0.154    10.328    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_12_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I4_O)        0.124    10.452 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7/O
                         net (fo=2, routed)           0.680    11.132    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_7_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I1_O)        0.124    11.256 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2/O
                         net (fo=1, routed)           0.290    11.546    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_2_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I0_O)        0.124    11.670 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.416    12.086    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.543     9.113    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism              0.507     9.621    
                         clock uncertainty           -0.055     9.566    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_OPMODE[5])
                                                     -0.449     9.117    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                         -12.086    
  -------------------------------------------------------------------
                         slack                                 -2.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.171ns (26.491%)  route 0.475ns (73.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.656     2.670    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.796 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.264     3.060    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.045     3.105 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.211     3.316    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.927     3.504    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.670    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     2.783    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.171ns (26.491%)  route 0.475ns (73.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.656     2.670    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.796 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.264     3.060    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.045     3.105 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.211     3.316    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.927     3.504    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.670    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                      0.113     2.783    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.171ns (24.711%)  route 0.521ns (75.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.656     2.670    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     2.796 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[3]
                         net (fo=4, routed)           0.264     3.060    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[3]
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.045     3.105 r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1/O
                         net (fo=3, routed)           0.257     3.362    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL_i_1_n_0
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/OPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.927     3.504    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                         clock pessimism             -0.834     2.670    
    DSP48_X1Y0           DSP48E1 (Hold_dsp48e1_CLK_OPMODE[1])
                                                      0.113     2.783    modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
                            (rising edge-triggered cell DSP48E1 clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.325ns (43.596%)  route 0.420ns (56.404%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.656     2.670    modPwm/COUNTER_TC_MACRO_inst/clk
    DSP48_X1Y0           DSP48E1                                      r  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[26])
                                                      0.126     2.796 f  modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/P[26]
                         net (fo=2, routed)           0.420     3.217    modPwm/COUNTER_TC_MACRO_inst/CNTR_OUT_INT[26]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.045     3.262 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.262    modPwm/COUNTER_TC_MACRO_inst_n_22
    SLICE_X58Y7          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     3.416 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000     3.416    modPwm/p_0_in
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.863     3.440    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism             -0.797     2.643    
    SLICE_X58Y7          FDRE (Hold_fdre_C_D)         0.100     2.743    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.673    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ghzPll/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         1.000       -1.155     BUFGCTRL_X0Y1   ghzPll/BUFG_inst/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         1.000       -1.154     DSP48_X1Y0      modPwm/COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.000       -0.249     PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         1.000       0.000      SLICE_X58Y7     modPwm/D_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.000       159.000    PLLE2_ADV_X1Y0  ghzPll/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X58Y7     modPwm/D_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X58Y7     modPwm/D_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X58Y7     modPwm/D_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         0.500       0.000      SLICE_X58Y7     modPwm/D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  CLKOUT0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.560ns,  Total Violation       -4.560ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.560ns  (required time - arrival time)
  Source:                 ampData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLKOUT0 rise@1.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 1.506ns (17.435%)  route 7.132ns (82.565%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        3.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.088ns = ( 9.088 - 1.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  ampData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y17         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  ampData_reg[1]/Q
                         net (fo=46, routed)          3.437     9.039    modPwm/Q[1]
    SLICE_X57Y4          LUT6 (Prop_lut6_I1_O)        0.124     9.163 r  modPwm/g1_b14/O
                         net (fo=2, routed)           1.642    10.805    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_11
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.929 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_1/O
                         net (fo=1, routed)           2.052    12.981    modPwm/COUNTER_TC_MACRO_inst_n_12
    SLICE_X58Y5          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.379 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.379    modPwm/D0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.493 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.493    modPwm/D0_carry__1_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.721 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000    13.721    modPwm/p_0_in
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    1.000     1.000 r  
    W5                                                0.000     1.000 r  clk (IN)
                         net (fo=0)                   0.000     1.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     2.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     4.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.479     5.820    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.903 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.576     7.480    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.571 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.517     9.088    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism              0.180     9.268    
                         clock uncertainty           -0.153     9.115    
    SLICE_X58Y7          FDRE (Setup_fdre_C_D)        0.046     9.161    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                         -13.721    
  -------------------------------------------------------------------
                         slack                                 -4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ampData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modPwm/D_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.486ns (22.723%)  route 1.653ns (77.277%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X59Y3          FDRE                                         r  ampData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ampData_reg[0]/Q
                         net (fo=33, routed)          0.925     2.543    modPwm/Q[0]
    SLICE_X59Y6          LUT6 (Prop_lut6_I0_O)        0.045     2.588 r  modPwm/g1_b10/O
                         net (fo=2, routed)           0.728     3.316    modPwm/COUNTER_TC_MACRO_inst/D0_carry__0
    SLICE_X58Y5          LUT6 (Prop_lut6_I1_O)        0.045     3.361 r  modPwm/COUNTER_TC_MACRO_inst/D0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.361    modPwm/COUNTER_TC_MACRO_inst_n_11
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     3.513 r  modPwm/D0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.513    modPwm/D0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.552 r  modPwm/D0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.552    modPwm/D0_carry__1_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     3.616 r  modPwm/D0_carry__2/CO[2]
                         net (fo=1, routed)           0.000     3.616    modPwm/p_0_in
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.822     1.949    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.002 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.546     2.548    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.577 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.863     3.440    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
                         clock pessimism             -0.244     3.195    
                         clock uncertainty            0.153     3.349    
    SLICE_X58Y7          FDRE (Hold_fdre_C_D)         0.100     3.449    modPwm/D_reg
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.167    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.456ns (28.241%)  route 1.159ns (71.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.638     5.159    uout/CLK
    SLICE_X58Y1          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  uout/RST_reg/Q
                         net (fo=1, routed)           1.159     6.774    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.494    14.835    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.260    15.095    
                         clock uncertainty           -0.035    15.059    
    RAMB18_X1Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.691    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.518ns (43.851%)  route 0.663ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.569     5.090    uin/CLK
    SLICE_X8Y5           FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.608 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.663     6.272    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.493    14.834    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.274    15.108    
                         clock uncertainty           -0.035    15.072    
    RAMB18_X0Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.704    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  6.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 uin/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.022%)  route 0.256ns (60.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.566     1.449    uin/CLK
    SLICE_X8Y5           FDRE                                         r  uin/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 f  uin/RST_reg/Q
                         net (fo=1, routed)           0.256     1.869    uin/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y0          FIFO18E1                                     f  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.879     2.007    uin/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X0Y0          FIFO18E1                                     r  uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.509    
    RAMB18_X0Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.920    uin/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 uout/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.087%)  route 0.528ns (78.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.595     1.478    uout/CLK
    SLICE_X58Y1          FDRE                                         r  uout/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 f  uout/RST_reg/Q
                         net (fo=1, routed)           0.528     2.147    uout/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X1Y0          FIFO18E1                                     f  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.879     2.007    uout/FIFO_SYNC_MACRO_inst/CLK
    RAMB18_X1Y0          FIFO18E1                                     r  uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X1Y0          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.940    uout/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  1.207    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segDisp/segReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 4.055ns (59.787%)  route 2.728ns (40.213%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE                         0.000     0.000 r  segDisp/segReg_reg[6]/C
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/segReg_reg[6]/Q
                         net (fo=1, routed)           2.728     3.252    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.783 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.783    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 4.104ns (62.242%)  route 2.490ns (37.758%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  segDisp/anReg_reg[3]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  segDisp/anReg_reg[3]/Q
                         net (fo=1, routed)           2.490     2.912    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682     6.594 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.594    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.412ns  (logic 4.027ns (62.807%)  route 2.385ns (37.193%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE                         0.000     0.000 r  segDisp/anReg_reg[0]/C
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/anReg_reg[0]/Q
                         net (fo=1, routed)           2.385     2.909    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.412 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.412    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 3.982ns (62.888%)  route 2.350ns (37.112%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  segDisp/anReg_reg[2]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  segDisp/anReg_reg[2]/Q
                         net (fo=1, routed)           2.350     2.809    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.332 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.332    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/anReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.311ns  (logic 3.958ns (62.716%)  route 2.353ns (37.284%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  segDisp/anReg_reg[1]/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  segDisp/anReg_reg[1]/Q
                         net (fo=1, routed)           2.353     2.812    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.311 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.311    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 3.979ns (63.267%)  route 2.310ns (36.733%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDSE                         0.000     0.000 r  segDisp/segReg_reg[4]/C
    SLICE_X49Y22         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[4]/Q
                         net (fo=1, routed)           2.310     2.769    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.289 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.289    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.270ns  (logic 3.988ns (63.604%)  route 2.282ns (36.396%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDSE                         0.000     0.000 r  segDisp/segReg_reg[1]/C
    SLICE_X49Y22         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[1]/Q
                         net (fo=1, routed)           2.282     2.741    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.270 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.270    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.261ns  (logic 3.995ns (63.804%)  route 2.266ns (36.196%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDSE                         0.000     0.000 r  segDisp/segReg_reg[3]/C
    SLICE_X49Y21         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[3]/Q
                         net (fo=1, routed)           2.266     2.725    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.261 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.261    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/segReg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.258ns  (logic 3.994ns (63.827%)  route 2.264ns (36.173%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDSE                         0.000     0.000 r  segDisp/segReg_reg[2]/C
    SLICE_X48Y21         FDSE (Prop_fdse_C_Q)         0.459     0.459 r  segDisp/segReg_reg[2]/Q
                         net (fo=1, routed)           2.264     2.723    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.258 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.258    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segDisp/dpReg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 4.022ns (65.538%)  route 2.115ns (34.462%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE                         0.000     0.000 r  segDisp/dpReg_reg/C
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.524     0.524 r  segDisp/dpReg_reg/Q
                         net (fo=1, routed)           2.115     2.639    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     6.136 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     6.136    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.223%)  route 0.123ns (39.777%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.123     0.264    dbc/btnsDbc[4]
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.309 r  dbc/counterArray[4][0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    dbc/counterArray[4][0]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  dbc/counterArray_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.189ns (60.606%)  route 0.123ns (39.394%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.123     0.264    dbc/btnsDbc[4]
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.048     0.312 r  dbc/counterArray[4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.312    dbc/counterArray[4][1]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  dbc/counterArray_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.453%)  route 0.127ns (40.547%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.127     0.268    dbc/btnsDbc[4]
    SLICE_X12Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.313 r  dbc/counterArray[4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    dbc/counterArray[4][2]_i_1_n_0
    SLICE_X12Y2          FDRE                                         r  dbc/counterArray_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[4][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          FDRE                         0.000     0.000 r  dbc/counterArray_reg[4][0]/C
    SLICE_X12Y2          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dbc/counterArray_reg[4][0]/Q
                         net (fo=4, routed)           0.104     0.271    dbc/counterArray_reg_n_0_[4][0]
    SLICE_X13Y2          LUT4 (Prop_lut4_I2_O)        0.045     0.316 r  dbc/debounced[4]_i_1/O
                         net (fo=1, routed)           0.000     0.316    dbc/debounced[4]_i_1_n_0
    SLICE_X13Y2          FDRE                                         r  dbc/debounced_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.232ns (73.209%)  route 0.085ns (26.791%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][1]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[1][1]/Q
                         net (fo=4, routed)           0.085     0.218    dbc/counterArray_reg_n_0_[1][1]
    SLICE_X29Y2          LUT5 (Prop_lut5_I1_O)        0.099     0.317 r  dbc/counterArray[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    dbc/counterArray[1][2]_i_1_n_0
    SLICE_X29Y2          FDRE                                         r  dbc/counterArray_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.232ns (71.898%)  route 0.091ns (28.102%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE                         0.000     0.000 r  dbc/counterArray_reg[3][1]/C
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  dbc/counterArray_reg[3][1]/Q
                         net (fo=4, routed)           0.091     0.224    dbc/counterArray_reg_n_0_[3][1]
    SLICE_X28Y3          LUT5 (Prop_lut5_I1_O)        0.099     0.323 r  dbc/counterArray[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.323    dbc/counterArray[3][2]_i_1_n_0
    SLICE_X28Y3          FDRE                                         r  dbc/counterArray_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.191ns (57.592%)  route 0.141ns (42.408%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE                         0.000     0.000 r  dbc/counterArray_reg[2][2]/C
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[2][2]/Q
                         net (fo=4, routed)           0.141     0.287    dbc/counterArray_reg_n_0_[2][2]
    SLICE_X28Y1          LUT4 (Prop_lut4_I1_O)        0.045     0.332 r  dbc/debounced[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    dbc/debounced[2]_i_1_n_0
    SLICE_X28Y1          FDRE                                         r  dbc/debounced_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.148     0.289    dbc/btnsDbc[0]
    SLICE_X28Y0          LUT5 (Prop_lut5_I4_O)        0.045     0.334 r  dbc/counterArray[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.334    dbc/counterArray[0][2]_i_1_n_0
    SLICE_X28Y0          FDRE                                         r  dbc/counterArray_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/counterArray_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.316%)  route 0.150ns (44.684%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.150     0.291    dbc/btnsDbc[2]
    SLICE_X28Y0          LUT5 (Prop_lut5_I4_O)        0.045     0.336 r  dbc/counterArray[2][2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    dbc/counterArray[2][2]_i_1_n_0
    SLICE_X28Y0          FDRE                                         r  dbc/counterArray_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbc/counterArray_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbc/debounced_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.191ns (53.461%)  route 0.166ns (46.539%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE                         0.000     0.000 r  dbc/counterArray_reg[1][2]/C
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dbc/counterArray_reg[1][2]/Q
                         net (fo=4, routed)           0.166     0.312    dbc/counterArray_reg_n_0_[1][2]
    SLICE_X30Y2          LUT4 (Prop_lut4_I1_O)        0.045     0.357 r  dbc/debounced[1]_i_1/O
                         net (fo=1, routed)           0.000     0.357    dbc/debounced[1]_i_1_n_0
    SLICE_X30Y2          FDRE                                         r  dbc/debounced_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFB
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598    10.119    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.207 f  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.221    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ghzPll/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFB'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ghzPll/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFB rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.492    ghzPll/CLKFB
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  ghzPll/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKOUT0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.083ns  (logic 3.961ns (43.609%)  route 5.122ns (56.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.598     5.119    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.207 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.655     6.863    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.959 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           1.636     8.595    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.456     9.051 r  modPwm/D_reg/Q
                         net (fo=1, routed)           5.122    14.173    JA_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    17.678 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000    17.678    JA
    J1                                                                r  JA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modPwm/D_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            JA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.196ns  (logic 1.347ns (42.148%)  route 1.849ns (57.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.554     1.437    ghzPll/CLK
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.487 r  ghzPll/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.501     1.988    ghzPll/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.014 r  ghzPll/BUFG_inst/O
                         net (fo=2, routed)           0.593     2.607    modPwm/clk
    SLICE_X58Y7          FDRE                                         r  modPwm/D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7          FDRE (Prop_fdre_C_Q)         0.141     2.748 r  modPwm/D_reg/Q
                         net (fo=1, routed)           1.849     4.597    JA_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     5.803 r  JA_OBUF_inst/O
                         net (fo=0)                   0.000     5.803    JA
    J1                                                                r  JA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.330ns  (logic 1.429ns (13.834%)  route 8.901ns (86.166%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.584    16.714    segDisp/digits[6]
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.328    17.042 r  segDisp/TENBIT_inferred__0/segReg[5]_i_26/O
                         net (fo=1, routed)           0.680    17.722    segDisp/TENBIT_inferred__0/segReg[5]_i_26_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.846 r  segDisp/TENBIT_inferred__0/segReg[5]_i_15/O
                         net (fo=1, routed)           0.832    18.678    segDisp/TENBIT_inferred__0/segReg[5]_i_15_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    18.802 r  segDisp/TENBIT_inferred__0/segReg[5]_i_8/O
                         net (fo=1, routed)           0.564    19.366    segDisp/TENBIT_inferred__0/segReg[5]_i_8_n_0
    SLICE_X51Y19         LUT6 (Prop_lut6_I0_O)        0.124    19.490 r  segDisp/TENBIT_inferred__0/segReg[5]_i_4/O
                         net (fo=1, routed)           0.804    20.293    bldcUart/segReg_reg[5]_0
    SLICE_X48Y21         LUT5 (Prop_lut5_I2_O)        0.124    20.417 r  bldcUart/segReg[5]_i_2/O
                         net (fo=1, routed)           0.000    20.417    segDisp/segReg_reg[5]_0[5]
    SLICE_X48Y21         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.121ns  (logic 1.541ns (15.225%)  route 8.580ns (84.775%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.469    16.599    segDisp/digits[6]
    SLICE_X46Y23         LUT3 (Prop_lut3_I1_O)        0.328    16.927 f  segDisp/TENBIT_inferred__1/segReg[4]_i_6/O
                         net (fo=1, routed)           0.495    17.422    segDisp/TENBIT_inferred__1/segReg[4]_i_6_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I0_O)        0.124    17.546 f  segDisp/TENBIT_inferred__1/segReg[4]_i_2/O
                         net (fo=2, routed)           1.352    18.898    bldcUart/segReg_reg[4]
    SLICE_X49Y21         LUT4 (Prop_lut4_I3_O)        0.152    19.050 r  bldcUart/segReg[3]_i_2/O
                         net (fo=2, routed)           0.826    19.877    bldcUart/segReg[3]_i_2_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.332    20.209 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.209    segDisp/segReg_reg[5]_0[0]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.090ns  (logic 1.305ns (12.934%)  route 8.785ns (87.066%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.699    16.829    segDisp/digits[6]
    SLICE_X44Y22         LUT6 (Prop_lut6_I4_O)        0.328    17.157 r  segDisp/segReg[3]_i_22/O
                         net (fo=1, routed)           0.670    17.827    segDisp/segReg[3]_i_22_n_0
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.124    17.951 r  segDisp/segReg[3]_i_9/O
                         net (fo=1, routed)           0.815    18.767    bldcUart/segReg_reg[3]_2
    SLICE_X44Y21         LUT6 (Prop_lut6_I0_O)        0.124    18.891 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           1.163    20.053    bldcUart/segReg[3]_i_4_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.124    20.177 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.177    segDisp/segReg_reg[5]_0[3]
    SLICE_X49Y21         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.591ns  (logic 1.305ns (13.607%)  route 8.286ns (86.393%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.833    16.964    segDisp/digits[6]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328    17.292 r  segDisp/segReg[6]_i_11/O
                         net (fo=3, routed)           0.737    18.028    segDisp/rpmData_reg[5]
    SLICE_X45Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.152 r  segDisp/segReg[4]_i_13/O
                         net (fo=1, routed)           0.263    18.415    segDisp/segReg[4]_i_13_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.539 r  segDisp/segReg[4]_i_5/O
                         net (fo=1, routed)           1.015    19.554    bldcUart/segReg_reg[4]_1
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.124    19.678 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000    19.678    segDisp/segReg_reg[5]_0[4]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.932ns  (logic 1.409ns (15.775%)  route 7.523ns (84.225%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.383    16.513    segDisp/digits[6]
    SLICE_X46Y23         LUT5 (Prop_lut5_I3_O)        0.352    16.865 f  segDisp/TENBIT_inferred__1/segReg[6]_i_19/O
                         net (fo=2, routed)           0.603    17.468    segDisp/rpmData_reg[8]_4
    SLICE_X46Y21         LUT5 (Prop_lut5_I1_O)        0.328    17.796 r  segDisp/TENBIT_inferred__1/segReg[2]_i_2/O
                         net (fo=2, routed)           1.099    18.895    bldcUart/segReg_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124    19.019 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000    19.019    segDisp/segReg_reg[5]_0[2]
    SLICE_X48Y21         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.916ns  (logic 1.181ns (13.245%)  route 7.735ns (86.755%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          3.833    16.964    segDisp/digits[6]
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.328    17.292 r  segDisp/segReg[6]_i_11/O
                         net (fo=3, routed)           0.655    17.947    bldcUart/segReg_reg[6]_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I4_O)        0.124    18.071 r  bldcUart/segReg[6]_i_3/O
                         net (fo=1, routed)           0.809    18.880    bldcUart/segReg[6]_i_3_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    19.004 r  bldcUart/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000    19.004    segDisp/segReg_reg[6]_2
    SLICE_X46Y21         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bldcUart/setType_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.858ns  (logic 1.305ns (14.732%)  route 7.553ns (85.268%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.566    10.087    bldcUart/clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  bldcUart/setType_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.459    10.546 r  bldcUart/setType_reg/Q
                         net (fo=92, routed)          2.438    12.984    bldcUart/setType
    SLICE_X42Y15         LUT3 (Prop_lut3_I1_O)        0.146    13.130 r  bldcUart/segReg[0]_i_6/O
                         net (fo=96, routed)          2.725    15.855    segDisp/digits[6]
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.328    16.183 r  segDisp/TENBIT_inferred__0/segReg[1]_i_15/O
                         net (fo=1, routed)           0.881    17.064    segDisp/TENBIT_inferred__0/segReg[1]_i_15_n_0
    SLICE_X50Y18         LUT6 (Prop_lut6_I1_O)        0.124    17.188 r  segDisp/TENBIT_inferred__0/segReg[1]_i_8/O
                         net (fo=1, routed)           0.571    17.760    segDisp/TENBIT_inferred__0/segReg[1]_i_8_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.124    17.884 r  segDisp/TENBIT_inferred__0/segReg[1]_i_3/O
                         net (fo=1, routed)           0.938    18.822    bldcUart/segReg_reg[1]_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I2_O)        0.124    18.946 r  bldcUart/segReg[1]_i_1/O
                         net (fo=1, routed)           0.000    18.946    segDisp/segReg_reg[5]_0[1]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.624ns  (logic 4.638ns (34.044%)  route 8.986ns (65.956%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  rpmData_reg[0]/Q
                         net (fo=53, routed)          2.391     7.984    modBldc/Q[0]
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.152     8.136 r  modBldc/led_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.707     8.843    modBldc/led_OBUF[15]_inst_i_9_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.326     9.169 f  modBldc/led_OBUF[15]_inst_i_3/O
                         net (fo=37, routed)          1.975    11.144    modBldc/sel[5]
    SLICE_X40Y25         LUT6 (Prop_lut6_I1_O)        0.124    11.268 r  modBldc/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.912    15.180    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    18.698 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    18.698    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.516ns  (logic 5.021ns (37.153%)  route 8.494ns (62.847%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  rpmData_reg[0]/Q
                         net (fo=53, routed)          2.391     7.984    modBldc/Q[0]
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.152     8.136 r  modBldc/led_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.707     8.843    modBldc/led_OBUF[15]_inst_i_9_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.326     9.169 r  modBldc/led_OBUF[15]_inst_i_3/O
                         net (fo=37, routed)          2.172    11.341    modBldc/sel[5]
    SLICE_X41Y22         LUT6 (Prop_lut6_I3_O)        0.124    11.465 r  modBldc/led_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000    11.465    modBldc/led_OBUF[5]_inst_i_2_n_0
    SLICE_X41Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    11.677 r  modBldc/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.223    14.900    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    18.590 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.590    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.460ns  (logic 5.166ns (38.379%)  route 8.294ns (61.621%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.553     5.074    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  rpmData_reg[0]/Q
                         net (fo=53, routed)          2.391     7.984    modBldc/Q[0]
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.152     8.136 r  modBldc/led_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.707     8.843    modBldc/led_OBUF[15]_inst_i_9_n_0
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.326     9.169 r  modBldc/led_OBUF[15]_inst_i_3/O
                         net (fo=37, routed)          1.583    10.752    modBldc/sel[5]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.876 r  modBldc/led_OBUF[1]_inst_i_10/O
                         net (fo=1, routed)           0.000    10.876    modBldc/led_OBUF[1]_inst_i_10_n_0
    SLICE_X39Y25         MUXF7 (Prop_muxf7_I1_O)      0.217    11.093 r  modBldc/led_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.428    11.520    modBldc/led_OBUF[1]_inst_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.299    11.819 r  modBldc/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.185    15.004    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    18.534 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.534    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.186ns (27.542%)  route 0.489ns (72.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.310     1.890    segDisp/Q[5]
    SLICE_X46Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.935 r  segDisp/segReg[6]_i_1/O
                         net (fo=1, routed)           0.180     2.114    segDisp/segReg[6]_i_1_n_0
    SLICE_X46Y21         FDRE                                         r  segDisp/segReg_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.778ns  (logic 0.231ns (29.701%)  route 0.547ns (70.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.254     1.835    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.293     2.173    bldcUart/segReg[3]_i_4_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.045     2.218 r  bldcUart/segReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.218    segDisp/segReg_reg[5]_0[0]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.254ns (32.220%)  route 0.534ns (67.780%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  rpmData_reg[0]/Q
                         net (fo=53, routed)          0.394     1.997    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X46Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.042 r  bldcUart/segReg[6]_i_6/O
                         net (fo=1, routed)           0.140     2.181    bldcUart/segReg[6]_i_6_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.226 r  bldcUart/segReg[6]_i_2/O
                         net (fo=1, routed)           0.000     2.226    segDisp/segReg_reg[6]_2
    SLICE_X46Y21         FDRE                                         r  segDisp/segReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.231ns (24.378%)  route 0.717ns (75.622%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.254     1.835    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.880 r  bldcUart/segReg[3]_i_4/O
                         net (fo=2, routed)           0.463     2.343    bldcUart/segReg[3]_i_4_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.388 r  bldcUart/segReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.388    segDisp/segReg_reg[5]_0[3]
    SLICE_X49Y21         FDSE                                         r  segDisp/segReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.231ns (23.461%)  route 0.754ns (76.539%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.312     1.892    segDisp/Q[5]
    SLICE_X46Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.937 r  segDisp/TENBIT_inferred__1/segReg[2]_i_2/O
                         net (fo=2, routed)           0.442     2.379    bldcUart/segReg_reg[2]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.045     2.424 r  bldcUart/segReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.424    segDisp/segReg_reg[5]_0[2]
    SLICE_X48Y21         FDSE                                         r  segDisp/segReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.341ns (33.378%)  route 0.681ns (66.622%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X44Y18         FDRE                                         r  ampData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ampData_reg[8]/Q
                         net (fo=2, routed)           0.174     1.755    bldcUart/TENBIT_inferred__1/segReg[1]_i_2[8]
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.043     1.798 r  bldcUart/segReg[6]_i_10/O
                         net (fo=61, routed)          0.284     2.082    segDisp/digits[8]
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.112     2.194 r  segDisp/segReg[1]_i_4/O
                         net (fo=1, routed)           0.223     2.417    bldcUart/segReg_reg[1]_1
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.045     2.462 r  bldcUart/segReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.462    segDisp/segReg_reg[5]_0[1]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ampData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.276ns (26.954%)  route 0.748ns (73.046%))
  Logic Levels:           3  (LUT5=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  ampData_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  ampData_reg[9]/Q
                         net (fo=3, routed)           0.312     1.892    segDisp/Q[5]
    SLICE_X46Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.937 r  segDisp/TENBIT_inferred__1/segReg[2]_i_2/O
                         net (fo=2, routed)           0.378     2.315    segDisp/rpmData_reg[9]_7
    SLICE_X48Y21         LUT5 (Prop_lut5_I4_O)        0.045     2.360 r  segDisp/TENBIT_inferred__1/segReg[5]_i_3/O
                         net (fo=1, routed)           0.058     2.418    bldcUart/segReg_reg[5]
    SLICE_X48Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.463 r  bldcUart/segReg[5]_i_2/O
                         net (fo=1, routed)           0.000     2.463    segDisp/segReg_reg[5]_0[5]
    SLICE_X48Y21         FDSE                                         r  segDisp/segReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/segReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.168ns  (logic 0.254ns (21.742%)  route 0.914ns (78.258%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.555     1.438    clk_IBUF_BUFG
    SLICE_X38Y19         FDRE                                         r  rpmData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  rpmData_reg[0]/Q
                         net (fo=53, routed)          0.648     2.250    bldcUart/TENBIT_inferred__1/segReg[1]_i_2_0[0]
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.045     2.295 r  bldcUart/segReg[4]_i_3/O
                         net (fo=50, routed)          0.266     2.561    bldcUart/digits[0]
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.045     2.606 r  bldcUart/segReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.606    segDisp/segReg_reg[5]_0[4]
    SLICE_X49Y22         FDSE                                         r  segDisp/segReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.436ns (56.279%)  route 1.115ns (43.721%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  rpmData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rpmData_reg[4]/Q
                         net (fo=10, routed)          0.376     1.956    modBldc/Q[4]
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.001 r  modBldc/led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.052     2.053    modBldc/led_OBUF[11]_inst_i_2_n_0
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.045     2.098 r  modBldc/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.786    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.990 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.990    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rpmData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.457ns (49.471%)  route 1.488ns (50.529%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X43Y18         FDRE                                         r  rpmData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rpmData_reg[4]/Q
                         net (fo=10, routed)          0.382     1.962    modBldc/Q[4]
    SLICE_X42Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.007 r  modBldc/led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.207     2.214    modBldc/led_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y25         LUT5 (Prop_lut5_I2_O)        0.045     2.259 r  modBldc/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.900     3.159    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.385 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.385    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.419ns  (logic 1.907ns (25.706%)  route 5.512ns (74.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.280     5.736    uin/D[0]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.119     5.855 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.645     6.500    uin/state[3]_i_3__0_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I1_O)        0.332     6.832 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.587     7.419    uin/state0
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.450     4.791    uin/CLK
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.419ns  (logic 1.907ns (25.706%)  route 5.512ns (74.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.280     5.736    uin/D[0]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.119     5.855 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.645     6.500    uin/state[3]_i_3__0_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I1_O)        0.332     6.832 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.587     7.419    uin/state0
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.450     4.791    uin/CLK
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.419ns  (logic 1.907ns (25.706%)  route 5.512ns (74.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.280     5.736    uin/D[0]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.119     5.855 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.645     6.500    uin/state[3]_i_3__0_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I1_O)        0.332     6.832 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.587     7.419    uin/state0
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.450     4.791    uin/CLK
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[2]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.419ns  (logic 1.907ns (25.706%)  route 5.512ns (74.294%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.280     5.736    uin/D[0]
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.119     5.855 r  uin/state[3]_i_3__0/O
                         net (fo=1, routed)           0.645     6.500    uin/state[3]_i_3__0_n_0
    SLICE_X9Y4           LUT6 (Prop_lut6_I1_O)        0.332     6.832 r  uin/state[3]_i_1__0/O
                         net (fo=4, routed)           0.587     7.419    uin/state0
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.450     4.791    uin/CLK
    SLICE_X9Y4           FDRE                                         r  uin/state_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.456ns (24.904%)  route 4.391ns (75.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.391     5.847    uin/D[0]
    SLICE_X8Y0           FDRE                                         r  uin/DI_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.451     4.792    uin/CLK
    SLICE_X8Y0           FDRE                                         r  uin/DI_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.847ns  (logic 1.456ns (24.904%)  route 4.391ns (75.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.391     5.847    uin/D[0]
    SLICE_X9Y0           FDRE                                         r  uin/DI_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.451     4.792    uin/CLK
    SLICE_X9Y0           FDRE                                         r  uin/DI_reg[3]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.701ns  (logic 1.456ns (25.544%)  route 4.244ns (74.456%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.244     5.701    uin/D[0]
    SLICE_X10Y1          FDRE                                         r  uin/DI_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.452     4.793    uin/CLK
    SLICE_X10Y1          FDRE                                         r  uin/DI_reg[6]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.698ns  (logic 1.456ns (25.554%)  route 4.242ns (74.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.242     5.698    uin/D[0]
    SLICE_X9Y1           FDRE                                         r  uin/DI_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.451     4.792    uin/CLK
    SLICE_X9Y1           FDRE                                         r  uin/DI_reg[0]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.698ns  (logic 1.456ns (25.554%)  route 4.242ns (74.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.242     5.698    uin/D[0]
    SLICE_X8Y1           FDRE                                         r  uin/DI_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.451     4.792    uin/CLK
    SLICE_X8Y1           FDRE                                         r  uin/DI_reg[4]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uin/DI_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.540ns  (logic 1.456ns (26.286%)  route 4.084ns (73.714%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=9, routed)           4.084     5.540    uin/D[0]
    SLICE_X8Y2           FDRE                                         r  uin/DI_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         1.451     4.792    uin/CLK
    SLICE_X8Y2           FDRE                                         r  uin/DI_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbc/debounced_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.039%)  route 0.203ns (58.961%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[2]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[2]/Q
                         net (fo=7, routed)           0.203     0.344    bldcUart/btnsDbc[2]
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.773%)  route 0.223ns (61.227%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE                         0.000     0.000 r  dbc/debounced_reg[3]/C
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[3]/Q
                         net (fo=7, routed)           0.223     0.364    bldcUart/btnsDbc[3]
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.604%)  route 0.224ns (61.396%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.224     0.365    bldcUart/btnsDbc[0]
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.491%)  route 0.231ns (58.509%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE                         0.000     0.000 r  dbc/debounced_reg[1]/C
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  dbc/debounced_reg[1]/Q
                         net (fo=7, routed)           0.231     0.395    bldcUart/btnsDbc[1]
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.757%)  route 0.333ns (70.243%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE                         0.000     0.000 r  dbc/debounced_reg[4]/C
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[4]/Q
                         net (fo=7, routed)           0.333     0.474    bldcUart/btnsDbc[4]
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.338%)  route 1.183ns (83.662%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.354    dbc/btnsDbc[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.542     0.941    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.428     1.414    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.338%)  route 1.183ns (83.662%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.354    dbc/btnsDbc[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.542     0.941    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.428     1.414    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.338%)  route 1.183ns (83.662%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.354    dbc/btnsDbc[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.542     0.941    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.428     1.414    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.338%)  route 1.183ns (83.662%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.354    dbc/btnsDbc[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.542     0.941    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.428     1.414    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 dbc/debounced_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bldcUart/btnsReg_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.414ns  (logic 0.231ns (16.338%)  route 1.183ns (83.662%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  dbc/debounced_reg[0]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dbc/debounced_reg[0]/Q
                         net (fo=7, routed)           0.213     0.354    dbc/btnsDbc[0]
    SLICE_X28Y3          LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  dbc/btnsReg[4]_i_2/O
                         net (fo=2, routed)           0.542     0.941    bldcUart/btnsReg_reg[0]_0
    SLICE_X14Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.986 r  bldcUart/btnsReg[4]_i_1/O
                         net (fo=5, routed)           0.428     1.414    bldcUart/btnsReg[4]_i_1_n_0
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=307, routed)         0.834     6.961    bldcUart/clk_IBUF_BUFG
    SLICE_X28Y2          FDRE                                         r  bldcUart/btnsReg_reg[4]/C  (IS_INVERTED)





