<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMCCodeEmitter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIMCCodeEmitter.cpp - SI Code Emitter -----------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// The SI code emitter produces machine code that can be executed</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// directly on the GPU device.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUFixupKinds_8h.html">MCTargetDesc/AMDGPUFixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCCodeEmitter_8h.html">MCTargetDesc/AMDGPUMCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixup_8h.html">llvm/MC/MCFixup.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSymbol_8h.html">llvm/MC/MCSymbol.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cstdlib&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>SIMCCodeEmitter : <span class="keyword">public</span>  <a class="code" href="classllvm_1_1AMDGPUMCCodeEmitter.html">AMDGPUMCCodeEmitter</a> {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  /// Encode an fp or int literal</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> getLitEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  SIMCCodeEmitter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;mcii, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;mri,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;ctx)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;      : <a class="code" href="classllvm_1_1AMDGPUMCCodeEmitter.html">AMDGPUMCCodeEmitter</a>(mcii), MRI(mri) {}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  SIMCCodeEmitter(<span class="keyword">const</span> SIMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  SIMCCodeEmitter &amp;operator=(<span class="keyword">const</span> SIMCCodeEmitter &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// Encode the instruction and write it to the OS.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// \returns the encoding for an MCOperand.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span>  uint64_t getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// Use a fixup to encode the simm16 field for SOPP branch</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  ///        instructions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSOPPBrEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">unsigned</span> getSDWASrcEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                              <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">unsigned</span> getSDWAVopcDstEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">unsigned</span> getAVOperandEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;};</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm.html#ae4055feb18c8016d996897bb2169be00">   89</a></span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#ae4055feb18c8016d996897bb2169be00">llvm::createSIMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                           <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> SIMCCodeEmitter(MCII, MRI, Ctx);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// Returns the encoding value to use if the given integer is an integer inline</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// immediate value, or 0 if it is not.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> IntTy&gt;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">   98</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(IntTy Imm) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">if</span> (Imm &gt;= 0 &amp;&amp; Imm &lt;= 64)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">return</span> 128 + Imm;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">if</span> (Imm &gt;= -16 &amp;&amp; Imm &lt;= -1)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> 192 + <a class="code" href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">std::abs</a>(Imm);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">  108</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> IntImm = <a class="code" href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(static_cast&lt;int16_t&gt;(Val));</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">if</span> (IntImm != 0)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">return</span> IntImm;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">if</span> (Val == 0x3800) <span class="comment">// 0.5</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> 240;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> (Val == 0xB800) <span class="comment">// -0.5</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="keywordflow">return</span> 241;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">if</span> (Val == 0x3C00) <span class="comment">// 1.0</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> 242;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span> (Val == 0xBC00) <span class="comment">// -1.0</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">return</span> 243;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">if</span> (Val == 0x4000) <span class="comment">// 2.0</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> 244;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordflow">if</span> (Val == 0xC000) <span class="comment">// -2.0</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> 245;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordflow">if</span> (Val == 0x4400) <span class="comment">// 4.0</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">return</span> 246;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordflow">if</span> (Val == 0xC400) <span class="comment">// -4.0</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> 247;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">if</span> (Val == 0x3118 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm])</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">return</span> 248;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordflow">return</span> 255;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">  144</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(<a class="code" href="classuint32__t.html">uint32_t</a> Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> IntImm = <a class="code" href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(static_cast&lt;int32_t&gt;(Val));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">if</span> (IntImm != 0)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">return</span> IntImm;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(0.5f))</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">return</span> 240;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-0.5f))</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span> 241;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f))</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">return</span> 242;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-1.0f))</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span> 243;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(2.0f))</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordflow">return</span> 244;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-2.0f))</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> 245;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(4.0f))</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> 246;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(-4.0f))</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> 247;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">if</span> (Val == 0x3e22f983 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm])</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> 248;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">return</span> 255;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">  180</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="SIMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a>(uint64_t Val, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> IntImm = <a class="code" href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(static_cast&lt;int64_t&gt;(Val));</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (IntImm != 0)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> IntImm;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(0.5))</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordflow">return</span> 240;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-0.5))</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> 241;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(1.0))</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> 242;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-1.0))</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> 243;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(2.0))</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">return</span> 244;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-2.0))</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">return</span> 245;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(4.0))</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> 246;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">if</span> (Val == <a class="code" href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">DoubleToBits</a>(-4.0))</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">return</span> 247;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">if</span> (Val == 0x3fc45f306dc9c882 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureInv2PiInlineImm])</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="keywordflow">return</span> 248;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">return</span> 255;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> SIMCCodeEmitter::getLitEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  int64_t Imm;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1MCConstantExpr.html">MCConstantExpr</a>&gt;(MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>());</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="keywordflow">return</span> 255;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    Imm = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getValue();</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.<a class="code" href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">isFPImm</a>());</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;      <span class="keywordflow">return</span> ~0;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    Imm = MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">switch</span> (OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(static_cast&lt;uint32_t&gt;(Imm), STI);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a>(static_cast&lt;uint64_t&gt;(Imm), STI);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">// FIXME Is this correct? What do inline immediates do on SI for f16 src</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// which does not have f16 support?</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a>(static_cast&lt;uint16_t&gt;(Imm), STI);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">isUInt&lt;16&gt;</a>(Imm) &amp;&amp; STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVOP3Literal])</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(static_cast&lt;uint32_t&gt;(Imm), STI);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>: {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classuint16__t.html">uint16_t</a> Lo16 = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint16__t.html">uint16_t</a><span class="keyword">&gt;</span>(Imm);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Encoding = <a class="code" href="SIMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a>(Lo16, STI);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="keywordflow">return</span> Encoding;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid operand size&quot;</span>);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="keywordtype">void</span> SIMCCodeEmitter::encodeInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  verifyInstructionPredicates(MI,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                              computeAvailableFeatures(STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()));</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  uint64_t Encoding = getBinaryCodeForInstr(MI, Fixups, STI);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordtype">unsigned</span> bytes = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; bytes; i++) {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    OS.<a class="code" href="classllvm_1_1raw__ostream.html#a6e0cbc5c8568d8446c284c8538b2c9f1">write</a>((uint8_t) ((Encoding &gt;&gt; (8 * i)) &amp; 0xff));</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// NSA encoding.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI) &amp;&amp; Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a> &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordtype">int</span> vaddr0 = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                            AMDGPU::OpName::vaddr0);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordtype">int</span> srsrc = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>(),</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                                           AMDGPU::OpName::srsrc);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(vaddr0 &gt;= 0 &amp;&amp; srsrc &gt; vaddr0);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">unsigned</span> NumExtraAddrs = srsrc - vaddr0 - 1;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordtype">unsigned</span> NumPadding = (-NumExtraAddrs) &amp; 3;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumExtraAddrs; ++i)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      OS.<a class="code" href="classllvm_1_1raw__ostream.html#a6e0cbc5c8568d8446c284c8538b2c9f1">write</a>((uint8_t)getMachineOpValue(MI, MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(vaddr0 + 1 + i),</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                          <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>, STI));</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumPadding; ++i)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      OS.<a class="code" href="classllvm_1_1raw__ostream.html#a6e0cbc5c8568d8446c284c8538b2c9f1">write</a>(0);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">if</span> ((bytes &gt; 8 &amp;&amp; STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVOP3Literal]) ||</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      (bytes &gt; 4 &amp;&amp; !STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">getFeatureBits</a>()[AMDGPU::FeatureVOP3Literal]))</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">// Check for additional literals in SRC0/1/2 (Op 1/2/3)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// Check if this operand should be encoded as [SV]Src</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(Desc, i))</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="comment">// Is this operand a literal immediate?</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(i);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">if</span> (getLitEncoding(Op, Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[i], STI) != 255)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// Yes! Encode it</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    int64_t Imm = 0;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      Imm = Op.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> = dyn_cast&lt;MCConstantExpr&gt;(Op.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()))</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        Imm = <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;getValue();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!Op.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) <span class="comment">// Exprs will be replaced with a fixup value.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Must be immediate or expr&quot;</span>);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 4; j++) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      OS.<a class="code" href="classllvm_1_1raw__ostream.html#a6e0cbc5c8568d8446c284c8538b2c9f1">write</a>((uint8_t) ((Imm &gt;&gt; (8 * j)) &amp; 0xff));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    }</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// Only one literal value allowed</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keywordtype">unsigned</span> SIMCCodeEmitter::getSOPPBrEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>();</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = (<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">AMDGPU::fixup_si_sopp_br</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">return</span> getMachineOpValue(MI, MO, Fixups, STI);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;}</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;SIMCCodeEmitter::getSDWASrcEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  uint64_t RegEnc = 0;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    RegEnc |= <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    RegEnc &amp;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">SDWA9EncValues::SRC_VGPR_MASK</a>;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">AMDGPU::isSGPR</a>(<a class="code" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">AMDGPU::mc2PseudoReg</a>(Reg), &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      RegEnc |= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">SDWA9EncValues::SRC_SGPR_MASK</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    }</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> RegEnc;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Enc = getLitEncoding(MO, Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo], STI);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">if</span> (Enc != ~0U &amp;&amp; Enc != 255) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;      <span class="keywordflow">return</span> Enc | <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">SDWA9EncValues::SRC_SGPR_MASK</a>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    }</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  }</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported operand kind&quot;</span>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;SIMCCodeEmitter::getSDWAVopcDstEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keyword">using namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">AMDGPU::SDWA</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  uint64_t RegEnc = 0;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (Reg != AMDGPU::VCC &amp;&amp; Reg != AMDGPU::VCC_LO) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    RegEnc |= <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    RegEnc &amp;= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">SDWA9EncValues::VOPC_DST_SGPR_MASK</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    RegEnc |= <a class="code" href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">SDWA9EncValues::VOPC_DST_VCC_MASK</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  }</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">return</span> RegEnc;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;SIMCCodeEmitter::getAVOperandEncoding(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  uint64_t Enc = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">// VGPR and AGPR have the same encoding, but SrcA and SrcB operands of mfma</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">// instructions use acc[0:1] modifier bits to distinguish. These bits are</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">// encoded as a virtual 9th bit of the register for these operands.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AGPR_32RegClassID).contains(Reg) ||</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_64RegClassID).contains(Reg))</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    Enc |= 512;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">return</span> Enc;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">  428</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordflow">switch</span> (Expr-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>()) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>: {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keyword">auto</span> *SE = cast&lt;MCSymbolRefExpr&gt;(Expr);</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985">MCSymbolRefExpr::VariantKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a> = SE-&gt;getKind();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">return</span> Kind != <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024">MCSymbolRefExpr::VK_AMDGPU_ABS32_LO</a> &amp;&amp;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;           Kind != <a class="code" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59">MCSymbolRefExpr::VK_AMDGPU_ABS32_HI</a>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>: {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keyword">auto</span> *BE = cast&lt;MCBinaryExpr&gt;(Expr);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="keywordflow">if</span> (BE-&gt;getOpcode() == <a class="code" href="classllvm_1_1MCBinaryExpr.html#afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2">MCBinaryExpr::Sub</a>)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(BE-&gt;getLHS()) || <a class="code" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(BE-&gt;getRHS());</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a5928e5c98f309a381e165e774c09f49e">MCExpr::Unary</a>:</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(cast&lt;MCUnaryExpr&gt;(Expr)-&gt;getSubExpr());</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">MCExpr::Target</a>:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a66e286cc65e62341501e5b26feade28d">MCExpr::Constant</a>:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid kind&quot;</span>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;uint64_t SIMCCodeEmitter::getMachineOpValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MI,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(MO.<a class="code" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()-&gt;<a class="code" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() != <a class="code" href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a66e286cc65e62341501e5b26feade28d">MCExpr::Constant</a>) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// FIXME: If this is expression is PCRel or not should not depend on what</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="comment">// the expression looks like. Given that this is just a general expression,</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// it should probably be FK_Data_4 and whatever is producing</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="comment">//    s_add_u32 s2, s2, (extern_const_addrspace+16</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="comment">// And expecting a PCRel should instead produce</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="comment">// .Ltmp1:</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <span class="comment">//   s_add_u32 s2, s2, (extern_const_addrspace+16)-.Ltmp1</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>()))</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      Kind = <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>();</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Offset == 4 || Offset == 8);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    Fixups.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <a class="code" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(Offset, MO.<a class="code" href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">getExpr</a>(), <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>, MI.<a class="code" href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">getLoc</a>()));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">// Figure out the operand number, needed for isSrcOperand check</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordtype">unsigned</span> OpNo = 0;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">getNumOperands</a>(); OpNo &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++OpNo) {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span> (&amp;MO == &amp;MI.<a class="code" href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">getOperand</a>(OpNo))</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc = MCII.get(MI.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>());</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(Desc, OpNo)) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> Enc = getLitEncoding(MO, Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[OpNo], STI);</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">if</span> (Enc != ~0U &amp;&amp;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        (Enc != 255 || Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>() == 4 || Desc.<a class="code" href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">getSize</a>() == 8))</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      <span class="keywordflow">return</span> Enc;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordflow">return</span> MO.<a class="code" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Encoding of this operand type is not supported yet.&quot;</span>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;}</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="SIMCCodeEmitter_8cpp.html#a6bb37192519dda7f58d047ef64088275">  504</a></span>&#160;<span class="preprocessor">#define ENABLE_INSTR_PREDICATE_VERIFIER</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenMCCodeEmitter.inc&quot;</span></div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00058">MCInst.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01035">AMDGPUBaseInfo.cpp:1035</a></div></div>
<div class="ttc" id="classllvm_1_1MCConstantExpr_html"><div class="ttname"><a href="classllvm_1_1MCConstantExpr.html">llvm::MCConstantExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00131">MCExpr.h:131</a></div></div>
<div class="ttc" id="namespacellvm_html_ae4055feb18c8016d996897bb2169be00"><div class="ttname"><a href="namespacellvm.html#ae4055feb18c8016d996897bb2169be00">llvm::createSIMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createSIMCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00089">SIMCCodeEmitter.cpp:89</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMCCodeEmitter.html">llvm::AMDGPUMCCodeEmitter</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMCCodeEmitter_8h_source.html#l00028">AMDGPUMCCodeEmitter.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00141">SIDefines.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024">llvm::MCSymbolRefExpr::VK_AMDGPU_ABS32_LO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00302">MCExpr.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00057">MCInst.h:57</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00134">SIDefines.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a46e0fcca2366f30d5e35b3d7dcb9c65f"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a46e0fcca2366f30d5e35b3d7dcb9c65f">llvm::MCInstrDesc::TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00196">MCInstrDesc.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00131">SIDefines.h:131</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00128">SIDefines.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a137137a84f5edf57505301d38e2681e5">llvm::AMDGPU::SDWA::VOPC_DST_SGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00433">SIDefines.h:433</a></div></div>
<div class="ttc" id="namespacellvm_1_1SIInstrFlags_html_ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae93ca57bf98afad057d35a01867b1994a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00140">SIDefines.h:140</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00149">SIDefines.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a0846b627834611da8db9f9e9660c2938"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0846b627834611da8db9f9e9660c2938">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">const FeatureBitset &amp; getFeatureBits() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00107">MCSubtargetInfo.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00035">MCExpr.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">llvm::FK_Data_4</a></div><div class="ttdoc">A four-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00026">MCFixup.h:26</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00133">SIDefines.h:133</a></div></div>
<div class="ttc" id="SIMCCodeEmitter_8cpp_html_a55d672e564e81cbe3051b51fd5686967"><div class="ttname"><a href="SIMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a></div><div class="ttdeci">static uint32_t getLit64Encoding(uint64_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00180">SIMCCodeEmitter.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a14f4488176c546422f858d7adc5c9a90"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a14f4488176c546422f858d7adc5c9a90">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00095">MCInst.h:95</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a5928e5c98f309a381e165e774c09f49e"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a5928e5c98f309a381e165e774c09f49e">llvm::MCExpr::Unary</a></div><div class="ttdoc">Unary expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00041">MCExpr.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00652">MathExtras.h:652</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a8e175d1e9b7d8ca70701afa131ca71f8">llvm::AMDGPU::SDWA::SRC_VGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00431">SIDefines.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00139">SIDefines.h:139</a></div></div>
<div class="ttc" id="MCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00148">SIDefines.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00075">MCInst.h:75</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00953">AMDGPUBaseInfo.cpp:953</a></div></div>
<div class="ttc" id="AMDGPUFixupKinds_8h_html"><div class="ttname"><a href="AMDGPUFixupKinds_8h.html">AMDGPUFixupKinds.h</a></div></div>
<div class="ttc" id="SIMCCodeEmitter_8cpp_html_af8b95b71f162123cc281696dcabdb9ee"><div class="ttname"><a href="SIMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a></div><div class="ttdeci">static uint32_t getLit32Encoding(uint32_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00144">SIMCCodeEmitter.cpp:144</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_aa7aceb7ad4b48227d5610a99178df869"><div class="ttname"><a href="classllvm_1_1MCOperand.html#aa7aceb7ad4b48227d5610a99178df869">llvm::MCOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00059">MCInst.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="SIMCCodeEmitter_8cpp_html_aa8b251b9732f3010f3f4290e0eecbeb7"><div class="ttname"><a href="SIMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a></div><div class="ttdeci">static uint32_t getIntInlineImmEncoding(IntTy Imm)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00098">SIMCCodeEmitter.cpp:98</a></div></div>
<div class="ttc" id="SIMCCodeEmitter_8cpp_html_ad58cd525cd161ac7d20f74864814e557"><div class="ttname"><a href="SIMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a></div><div class="ttdeci">static bool needsPCRel(const MCExpr *Expr)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00428">SIMCCodeEmitter.cpp:428</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985">llvm::MCSymbolRefExpr::VariantKind</a></div><div class="ttdeci">VariantKind</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00171">MCExpr.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00060">MCInst.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a3c5c7109f398fdca515509e2284cd8c0"><div class="ttname"><a href="classllvm_1_1MCInst.html#a3c5c7109f398fdca515509e2284cd8c0">llvm::MCInst::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00182">MCInst.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00093">MCFixup.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00142">SIDefines.h:142</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00144">SIDefines.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html_a6e0cbc5c8568d8446c284c8538b2c9f1"><div class="ttname"><a href="classllvm_1_1raw__ostream.html#a6e0cbc5c8568d8446c284c8538b2c9f1">llvm::raw_ostream::write</a></div><div class="ttdeci">raw_ostream &amp; write(unsigned char C)</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00222">raw_ostream.cpp:222</a></div></div>
<div class="ttc" id="MCSymbol_8h_html"><div class="ttname"><a href="MCSymbol_8h.html">MCSymbol.h</a></div></div>
<div class="ttc" id="SIMCCodeEmitter_8cpp_html_aa3aaa3d73b67acb971ad52364f8c0379"><div class="ttname"><a href="SIMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a></div><div class="ttdeci">static uint32_t getLit16Encoding(uint16_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMCCodeEmitter_8cpp_source.html#l00108">SIMCCodeEmitter.cpp:108</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">llvm::FK_PCRel_4</a></div><div class="ttdoc">A four-byte pc relative fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00031">MCFixup.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_af5d6e67c11188675c1309e098afac194"><div class="ttname"><a href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">llvm::MCExpr::getKind</a></div><div class="ttdeci">ExprKind getKind() const</div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00068">MCExpr.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdoc">Operands with register or 32-bit immediate. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00127">SIDefines.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_acbb3f55fde9c5a7f25402bcb0000e30c"><div class="ttname"><a href="classllvm_1_1MCInst.html#acbb3f55fde9c5a7f25402bcb0000e30c">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00180">MCInst.h:180</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00130">SIDefines.h:130</a></div></div>
<div class="ttc" id="namespacellvm_html_a1c07fedf398a07f6c0d9fe707bf855ad"><div class="ttname"><a href="namespacellvm.html#a1c07fedf398a07f6c0d9fe707bf855ad">llvm::DoubleToBits</a></div><div class="ttdeci">uint64_t DoubleToBits(double Double)</div><div class="ttdoc">This function takes a double and returns the bit equivalent 64-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00642">MathExtras.h:642</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a7cdc0d1831641a3e2a71dfde8d4926c8">llvm::AMDGPU::SDWA::SRC_SGPR_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00430">SIDefines.h:430</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a40c7fb73978096ed317dd71fb8a84cf4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a40c7fb73978096ed317dd71fb8a84cf4">llvm::MCInst::getLoc</a></div><div class="ttdeci">SMLoc getLoc() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00178">MCInst.h:178</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">llvm::AMDGPU::fixup_si_sopp_br</a></div><div class="ttdoc">16-bit PC relative fixup for SOPP branch instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFixupKinds_8h_source.html#l00018">AMDGPUFixupKinds.h:18</a></div></div>
<div class="ttc" id="namespacellvm_html_a2816e84a08c108d18bc4665bc1817e01"><div class="ttname"><a href="namespacellvm.html#a2816e84a08c108d18bc4665bc1817e01">llvm::abs</a></div><div class="ttdeci">APFloat abs(APFloat X)</div><div class="ttdoc">Returns the absolute value of the argument. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01233">APFloat.h:1233</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="AMDGPUMCCodeEmitter_8h_html"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8h.html">AMDGPUMCCodeEmitter.h</a></div><div class="ttdoc">CodeEmitter interface for R600 and SI codegen. </div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a8cbc19c1660252a30c030fa945999a91">llvm::MCExpr::SymbolRef</a></div><div class="ttdoc">References to labels and assigned expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00040">MCExpr.h:40</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdoc">Operands with register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00137">SIDefines.h:137</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a3b4b736315e94fd7120f6030d12a32"><div class="ttname"><a href="namespacellvm.html#a0a3b4b736315e94fd7120f6030d12a32">llvm::isUInt&lt; 16 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 16 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00382">MathExtras.h:382</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00150">SIDefines.h:150</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Can this operand also contain immediate values? </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01043">AMDGPUBaseInfo.cpp:1043</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SDWA_html_a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SDWA.html#a2e7c5b3eadddc4646a24e9b546a96cb5a52c526632a771dd5ba61cabf8039d7a6">llvm::AMDGPU::SDWA::VOPC_DST_VCC_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00432">SIDefines.h:432</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59">llvm::MCSymbolRefExpr::VK_AMDGPU_ABS32_HI</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00303">MCExpr.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0a66e286cc65e62341501e5b26feade28d"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0a66e286cc65e62341501e5b26feade28d">llvm::MCExpr::Constant</a></div><div class="ttdoc">Constant expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00039">MCExpr.h:39</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0ad39c4375f2de701a811385670a699a51">llvm::MCExpr::Binary</a></div><div class="ttdoc">Binary expressions. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00038">MCExpr.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCBinaryExpr_html_afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2">llvm::MCBinaryExpr::Sub</a></div><div class="ttdoc">Subtraction. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00447">MCExpr.h:447</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html_a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a6581362744f1129de6d4b6c4ee8b69f0aa65560b8224a92e80f422df090f07c55">llvm::MCExpr::Target</a></div><div class="ttdoc">Target specific expression. </div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00042">MCExpr.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00961">AMDGPUBaseInfo.cpp:961</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdoc">Operands with an AccVGPR register or inline constant. </div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00147">SIDefines.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00143">SIDefines.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00034">MCInst.h:34</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06319">SIInstrInfo.cpp:6319</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_ad675c21464eb38c355e73c7f72f8160b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#ad675c21464eb38c355e73c7f72f8160b">llvm::MCInstrDesc::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot b...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00623">MCInstrDesc.h:623</a></div></div>
<div class="ttc" id="MCFixup_8h_html"><div class="ttname"><a href="MCFixup_8h.html">MCFixup.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
