Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 12 14:27:45 2019
| Host         : DESKTOP-DUF9KV0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file girador_timing_summary_routed.rpt -pb girador_timing_summary_routed.pb -rpx girador_timing_summary_routed.rpx -warn_on_violation
| Design       : girador
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.196        0.000                      0                   51        0.166        0.000                      0                   51        2.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock_unit_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_clock_unit_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock_unit_clk_wiz_0_0                        16.196        0.000                      0                   51        0.166        0.000                      0                   51        9.500        0.000                       0                    26  
  clkfbout_clock_unit_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_unit_clk_wiz_0_0
  To Clock:  clk_out1_clock_unit_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.196ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.327%)  route 2.441ns (74.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.687ns = ( 17.313 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.578     0.513    VGA/vga_sync_unit/v_count0
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.637 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=3, routed)           0.527     1.163    VGA/vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.565    17.313    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.555    17.868    
                         clock uncertainty           -0.080    17.788    
    SLICE_X40Y22         FDRE (Setup_fdre_C_R)       -0.429    17.359    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 16.196    

Slack (MET) :             16.196ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.327%)  route 2.441ns (74.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.687ns = ( 17.313 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.578     0.513    VGA/vga_sync_unit/v_count0
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.637 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=3, routed)           0.527     1.163    VGA/vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.565    17.313    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.555    17.868    
                         clock uncertainty           -0.080    17.788    
    SLICE_X40Y22         FDRE (Setup_fdre_C_R)       -0.429    17.359    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 16.196    

Slack (MET) :             16.196ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.828ns (25.327%)  route 2.441ns (74.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.687ns = ( 17.313 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.578     0.513    VGA/vga_sync_unit/v_count0
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.124     0.637 r  VGA/vga_sync_unit/v_count[9]_i_1/O
                         net (fo=3, routed)           0.527     1.163    VGA/vga_sync_unit/v_count[9]_i_1_n_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.565    17.313    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.555    17.868    
                         clock uncertainty           -0.080    17.788    
    SLICE_X40Y22         FDRE (Setup_fdre_C_R)       -0.429    17.359    VGA/vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         17.359    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 16.196    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.704ns (24.417%)  route 2.179ns (75.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.685ns = ( 17.315 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.842     0.777    VGA/vga_sync_unit/v_count0
    SLICE_X42Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.567    17.315    VGA/vga_sync_unit/clk_out1_0
    SLICE_X42Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[8]/C
                         clock pessimism              0.555    17.870    
                         clock uncertainty           -0.080    17.790    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    17.266    VGA/vga_sync_unit/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 16.489    

Slack (MET) :             16.489ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.704ns (24.417%)  route 2.179ns (75.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.685ns = ( 17.315 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.842     0.777    VGA/vga_sync_unit/v_count0
    SLICE_X42Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.567    17.315    VGA/vga_sync_unit/clk_out1_0
    SLICE_X42Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[9]/C
                         clock pessimism              0.555    17.870    
                         clock uncertainty           -0.080    17.790    
    SLICE_X42Y21         FDRE (Setup_fdre_C_R)       -0.524    17.266    VGA/vga_sync_unit/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         17.266    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 16.489    

Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.535%)  route 2.415ns (74.465%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 17.316 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          1.078     1.013    VGA/vga_sync_unit/v_count0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.124     1.137 r  VGA/vga_sync_unit/v_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.137    VGA/vga_sync_unit/v_count[0]_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.568    17.316    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
                         clock pessimism              0.578    17.894    
                         clock uncertainty           -0.080    17.814    
    SLICE_X40Y20         FDRE (Setup_fdre_C_D)        0.031    17.845    VGA/vga_sync_unit/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.845    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                 16.708    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.480%)  route 2.172ns (75.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 17.316 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.835     0.770    VGA/vga_sync_unit/v_count0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.568    17.316    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.556    17.872    
                         clock uncertainty           -0.080    17.792    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    17.587    VGA/vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.587    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.480%)  route 2.172ns (75.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 17.316 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.835     0.770    VGA/vga_sync_unit/v_count0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.568    17.316    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[2]/C
                         clock pessimism              0.556    17.872    
                         clock uncertainty           -0.080    17.792    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    17.587    VGA/vga_sync_unit/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.587    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.480%)  route 2.172ns (75.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 17.316 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.835     0.770    VGA/vga_sync_unit/v_count0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.568    17.316    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[3]/C
                         clock pessimism              0.556    17.872    
                         clock uncertainty           -0.080    17.792    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    17.587    VGA/vga_sync_unit/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.587    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 16.817    

Slack (MET) :             16.817ns  (required time - arrival time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@20.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.704ns (24.480%)  route 2.172ns (75.520%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.684ns = ( 17.316 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.106ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     1.285    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.744    -2.106    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.456    -1.650 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=8, routed)           1.043    -0.607    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124    -0.483 f  VGA/vga_sync_unit/h_count[9]_i_3/O
                         net (fo=1, routed)           0.294    -0.189    VGA/vga_sync_unit/h_count[9]_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    -0.065 r  VGA/vga_sync_unit/h_count[9]_i_1/O
                         net (fo=18, routed)          0.835     0.770    VGA/vga_sync_unit/v_count0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    21.162    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          1.568    17.316    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.556    17.872    
                         clock uncertainty           -0.080    17.792    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    17.587    VGA/vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.587    
                         arrival time                          -0.770    
  -------------------------------------------------------------------
                         slack                                 16.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.566%)  route 0.085ns (31.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.585    -0.735    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  VGA/vga_sync_unit/v_count_reg[0]/Q
                         net (fo=10, routed)          0.085    -0.509    VGA/vga_sync_unit/pixel_y[0]
    SLICE_X41Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.464 r  VGA/vga_sync_unit/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    VGA/vga_sync_unit/v_count[4]_i_1_n_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.852    -1.158    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.436    -0.722    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.092    -0.630    VGA/vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=7, routed)           0.130    -0.465    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.048    -0.417 r  VGA/vga_sync_unit/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.417    VGA/vga_sync_unit/h_count[3]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.159    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[3]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.107    -0.616    VGA/vga_sync_unit/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.010%)  route 0.119ns (38.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=5, routed)           0.119    -0.476    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X40Y22         LUT5 (Prop_lut5_I2_O)        0.045    -0.431 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850    -1.160    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.437    -0.723    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.091    -0.632    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.810%)  route 0.120ns (39.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=5, routed)           0.120    -0.475    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.430 r  VGA/vga_sync_unit/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.430    VGA/vga_sync_unit/plusOp__0[9]
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850    -1.160    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y22         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.437    -0.723    
    SLICE_X40Y22         FDRE (Hold_fdre_C_D)         0.092    -0.631    VGA/vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=7, routed)           0.131    -0.464    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X41Y21         LUT5 (Prop_lut5_I1_O)        0.049    -0.415 r  VGA/vga_sync_unit/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.415    VGA/vga_sync_unit/h_count[4]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.159    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.104    -0.619    VGA/vga_sync_unit/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.619    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=7, routed)           0.130    -0.465    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X41Y21         LUT3 (Prop_lut3_I0_O)        0.045    -0.420 r  VGA/vga_sync_unit/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    VGA/vga_sync_unit/h_count[2]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.159    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/C
                         clock pessimism              0.436    -0.723    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.091    -0.632    VGA/vga_sync_unit/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.244%)  route 0.184ns (49.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=7, routed)           0.184    -0.411    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X42Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.366 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.366    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X42Y22         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.850    -1.160    VGA/vga_sync_unit/clk_out1_0
    SLICE_X42Y22         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.437    -0.723    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.120    -0.603    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.585    -0.735    VGA/vga_sync_unit/clk_out1_0
    SLICE_X42Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.571 r  VGA/vga_sync_unit/h_count_reg[6]/Q
                         net (fo=6, routed)           0.175    -0.396    VGA/vga_sync_unit/pixel_x[6]
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.043    -0.353 r  VGA/vga_sync_unit/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    VGA/vga_sync_unit/h_count[7]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.852    -1.158    VGA/vga_sync_unit/clk_out1_0
    SLICE_X42Y20         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[7]/C
                         clock pessimism              0.423    -0.735    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.131    -0.604    VGA/vga_sync_unit/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.061%)  route 0.171ns (47.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.585    -0.735    VGA/vga_sync_unit/clk_out1_0
    SLICE_X40Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  VGA/vga_sync_unit/v_count_reg[0]/Q
                         net (fo=10, routed)          0.171    -0.423    VGA/vga_sync_unit/pixel_y[0]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.045    -0.378 r  VGA/vga_sync_unit/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    VGA/vga_sync_unit/v_count[1]_i_1_n_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.852    -1.158    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y20         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[1]/C
                         clock pessimism              0.436    -0.722    
    SLICE_X41Y20         FDRE (Hold_fdre_C_D)         0.092    -0.630    VGA/vga_sync_unit/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_unit_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clock_unit_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_unit_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.159ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    -0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.584    -0.736    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.595 r  VGA/vga_sync_unit/h_count_reg[2]/Q
                         net (fo=6, routed)           0.163    -0.432    VGA/vga_sync_unit/pixel_x[2]
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.045    -0.387 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    VGA/vga_sync_unit/h_count[5]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_unit_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.480    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clk_out1_clock_unit_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=24, routed)          0.851    -1.159    VGA/vga_sync_unit/clk_out1_0
    SLICE_X41Y21         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.423    -0.736    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.092    -0.644    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_unit_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X42Y22     VGA/pixeles/red_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y20     VGA/vga_sync_unit/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y21     VGA/vga_sync_unit/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y20     VGA/vga_sync_unit/h_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y20     VGA/vga_sync_unit/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y21     VGA/vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y20     VGA/vga_sync_unit/h_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y20     VGA/vga_sync_unit/h_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y21     VGA/vga_sync_unit/h_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y21     VGA/vga_sync_unit/h_count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y22     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y21     VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y21     VGA/vga_sync_unit/h_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y21     VGA/vga_sync_unit/h_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y21     VGA/vga_sync_unit/h_count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X42Y22     VGA/vga_sync_unit/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y22     VGA/vga_sync_unit/v_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_unit_clk_wiz_0_0
  To Clock:  clkfbout_clock_unit_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_unit_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/clock_unit_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



