Overview
This repository contains my submissions for EE 705: VLSI Design Lab 2025 assignments (1-4) including Verilog codes, reports, Vivado project folders, and assignment PDFs.

Repository Structure
VLSI-Design-Lab/
├── Assign-1/
│   ├── Codes/               # Verilog source files for Brent-Kung adder and controller
│   ├── Report.pdf           # Assignment report with results and analysis
│   ├── Vivado_Project/      # Xilinx project files
│   └── Assignment-1.pdf     # Original assignment PDF
│
├── Assign-2/
│   ├── Codes/               # Verilog files for Dadda multiplier & barrel shifter
│   ├── Report.pdf           # Results and utilization reports
│   ├── Vivado_Project/      # Project files
│   └── Assignment-2.pdf     # Assignment PDF
│
├── Assign-3/
│   ├── Codes/               # AXI-BRAM interface and multiplier integration
│   ├── Report.pdf           # State diagrams and testbench results
│   ├── Vivado_Project/      # Project files
│   └── Assignment-3.pdf     # Assignment PDF
│
└── Assignment-4/
    ├── Report.pdf           # OpenRAM/OpenLane results and screenshots
    └── Assignment-4.pdf     # Assignment PDF
