module parte4 (Clk, R, S,SW,LEDR);

	input Clk, R, S;
	input SW[1:0];
	output LEDR;
	logic [2:0]R_g, S_g, Qa, Qb,Q;
	
	assign R_g[0] = ~(SW[0]) & ~(SW[1]);
	assign S_g[0]= SW[0] & SW[1];
	assign Qa[0] = ~(R_g[0] | Qb[0]);
	assign Qb[0] = ~(S_g[0] | Qa[0]);
	assign Qa[0] = Q[0];
	
	assign R_g[1] = ~(SW[0]) & ~(SW[1]);
	assign S_g[1]= SW[0] & SW[1];
	assign Qa[1] = ~(R_g[1] | Qb[1]);
	assign Qb[1] = ~(S_g[1] | Qa[1]);
	assign Qa[0] = Q[0];
	
	assign R_g[2] = ~(SW[0]) & ~(SW[1]);
	assign S_g[2]= SW[0] & SW[1];
	assign Qa[2] = ~(R_g[2] | Qb[2]);
	assign Qb[2] = ~(S_g[2] | Qa[2]);
	assign Qa[0] = Q[0];
	
endmodule