

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Jun 26 23:53:50 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    15                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    16                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Generated 17/10/2023 GMT
    20                           ; 
    21                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F4620 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     
    54                           	psect	idataCOMRAM
    55   00137E                     __pidataCOMRAM:
    56                           	callstack 0
    57                           
    58                           ;initializer for _port_registers
    59   00137E  80                 	db	128
    60   00137F  0F                 	db	15
    61   001380  81                 	db	129
    62   001381  0F                 	db	15
    63   001382  82                 	db	130
    64   001383  0F                 	db	15
    65   001384  83                 	db	131
    66   001385  0F                 	db	15
    67   001386  84                 	db	132
    68   001387  0F                 	db	15
    69                           
    70                           ;initializer for _lat_registers
    71   001388  89                 	db	137
    72   001389  0F                 	db	15
    73   00138A  8A                 	db	138
    74   00138B  0F                 	db	15
    75   00138C  8B                 	db	139
    76   00138D  0F                 	db	15
    77   00138E  8C                 	db	140
    78   00138F  0F                 	db	15
    79   001390  8D                 	db	141
    80   001391  0F                 	db	15
    81                           
    82                           ;initializer for _tris_registers
    83   001392  92                 	db	146
    84   001393  0F                 	db	15
    85   001394  93                 	db	147
    86   001395  0F                 	db	15
    87   001396  94                 	db	148
    88   001397  0F                 	db	15
    89   001398  95                 	db	149
    90   001399  0F                 	db	15
    91   00139A  96                 	db	150
    92   00139B  0F                 	db	15
    93   000000                     _PORTE	set	3972
    94   000000                     _PORTD	set	3971
    95   000000                     _PORTC	set	3970
    96   000000                     _PORTB	set	3969
    97   000000                     _PORTA	set	3968
    98   000000                     _LATA	set	3977
    99   000000                     _TRISA	set	3986
   100   000000                     _TRISE	set	3990
   101   000000                     _TRISD	set	3989
   102   000000                     _TRISC	set	3988
   103   000000                     _TRISB	set	3987
   104   000000                     _LATE	set	3981
   105   000000                     _LATD	set	3980
   106   000000                     _LATC	set	3979
   107   000000                     _LATB	set	3978
   108                           
   109                           ; #config settings
   110                           
   111                           	psect	cinit
   112   001348                     __pcinit:
   113                           	callstack 0
   114   001348                     start_initialization:
   115                           	callstack 0
   116   001348                     __initialization:
   117                           	callstack 0
   118                           
   119                           ; Initialize objects allocated to COMRAM (30 bytes)
   120                           ; load TBLPTR registers with __pidataCOMRAM
   121   001348  0E7E               	movlw	low __pidataCOMRAM
   122   00134A  6EF6               	movwf	tblptrl,c
   123   00134C  0E13               	movlw	high __pidataCOMRAM
   124   00134E  6EF7               	movwf	tblptrh,c
   125   001350  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   126   001352  6EF8               	movwf	tblptru,c
   127   001354  EE00  F001         	lfsr	0,__pdataCOMRAM
   128   001358  EE10 F01E          	lfsr	1,30
   129   00135C                     copy_data0:
   130   00135C  0009               	tblrd		*+
   131   00135E  CFF5 FFEE          	movff	tablat,postinc0
   132   001362  50E5               	movf	postdec1,w,c
   133   001364  50E1               	movf	fsr1l,w,c
   134   001366  E1FA               	bnz	copy_data0
   135                           
   136                           ; Clear objects allocated to COMRAM (9 bytes)
   137   001368  EE00  F02E         	lfsr	0,__pbssCOMRAM
   138   00136C  0E09               	movlw	9
   139   00136E                     clear_0:
   140   00136E  6AEE               	clrf	postinc0,c
   141   001370  06E8               	decf	wreg,f,c
   142   001372  E1FD               	bnz	clear_0
   143   001374                     end_of_initialization:
   144                           	callstack 0
   145   001374                     __end_of__initialization:
   146                           	callstack 0
   147   001374  0E00               	movlw	low (__Lmediumconst shr (0+16))
   148   001376  6EF8               	movwf	tblptru,c
   149   001378  0100               	movlb	0
   150   00137A  EF98  F008         	goto	_main	;jump to C main() function
   151                           
   152                           	psect	bssCOMRAM
   153   00002E                     __pbssCOMRAM:
   154                           	callstack 0
   155   00002E                     _ret_val:
   156                           	callstack 0
   157   00002E                     	ds	1
   158   00002F                     _LEDs:
   159                           	callstack 0
   160   00002F                     	ds	8
   161                           
   162                           	psect	dataCOMRAM
   163   000001                     __pdataCOMRAM:
   164                           	callstack 0
   165   000001                     _port_registers:
   166                           	callstack 0
   167   000001                     	ds	10
   168   00000B                     _lat_registers:
   169                           	callstack 0
   170   00000B                     	ds	10
   171   000015                     _tris_registers:
   172                           	callstack 0
   173   000015                     	ds	10
   174                           
   175                           	psect	cstackCOMRAM
   176   00001F                     __pcstackCOMRAM:
   177                           	callstack 0
   178   00001F                     gpio_pin_direction_intialize@pin_config:
   179                           	callstack 0
   180   00001F                     gpio_pin_write_logic@pin_config:
   181                           	callstack 0
   182                           
   183                           ; 1 bytes @ 0x0
   184   00001F                     	ds	1
   185   000020                     ??_gpio_pin_direction_intialize:
   186   000020                     gpio_pin_write_logic@logic:
   187                           	callstack 0
   188                           
   189                           ; 1 bytes @ 0x1
   190   000020                     	ds	1
   191   000021                     ??_gpio_pin_write_logic:
   192                           
   193                           ; 1 bytes @ 0x2
   194   000021                     	ds	4
   195   000025                     gpio_pin_direction_intialize@return_value:
   196                           	callstack 0
   197                           
   198                           ; 1 bytes @ 0x6
   199   000025                     	ds	1
   200   000026                     gpio_pin_write_logic@return_value:
   201                           	callstack 0
   202                           
   203                           ; 1 bytes @ 0x7
   204   000026                     	ds	1
   205   000027                     gpio_pin_intialize@pin_config:
   206                           	callstack 0
   207                           
   208                           ; 1 bytes @ 0x8
   209   000027                     	ds	1
   210   000028                     gpio_pin_intialize@return_value:
   211                           	callstack 0
   212                           
   213                           ; 1 bytes @ 0x9
   214   000028                     	ds	1
   215   000029                     ??_main:
   216                           
   217                           ; 1 bytes @ 0xA
   218   000029                     	ds	2
   219   00002B                     main@index_158:
   220                           	callstack 0
   221                           
   222                           ; 1 bytes @ 0xC
   223   00002B                     	ds	1
   224   00002C                     main@index_157:
   225                           	callstack 0
   226                           
   227                           ; 1 bytes @ 0xD
   228   00002C                     	ds	1
   229   00002D                     main@index:
   230                           	callstack 0
   231                           
   232                           ; 1 bytes @ 0xE
   233   00002D                     	ds	1
   234                           
   235 ;;
   236 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   237 ;;
   238 ;; *************** function _main *****************
   239 ;; Defined at:
   240 ;;		line 14 in file "Application.c"
   241 ;; Parameters:    Size  Location     Type
   242 ;;		None
   243 ;; Auto vars:     Size  Location     Type
   244 ;;  index           1   12[COMRAM] unsigned char 
   245 ;;  index           1   13[COMRAM] unsigned char 
   246 ;;  index           1   14[COMRAM] unsigned char 
   247 ;; Return value:  Size  Location     Type
   248 ;;                  2   96[None  ] int 
   249 ;; Registers used:
   250 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   251 ;; Tracked objects:
   252 ;;		On entry : 0/0
   253 ;;		On exit  : 0/0
   254 ;;		Unchanged: 0/0
   255 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   256 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   257 ;;      Locals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   258 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   259 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   260 ;;Total ram usage:        5 bytes
   261 ;; Hardware stack levels required when called: 2
   262 ;; This function calls:
   263 ;;		_gpio_pin_intialize
   264 ;;		_gpio_pin_write_logic
   265 ;; This function is called by:
   266 ;;		Startup code after reset
   267 ;; This function uses a non-reentrant model
   268 ;;
   269                           
   270                           	psect	text0
   271   001130                     __ptext0:
   272                           	callstack 0
   273   001130                     _main:
   274                           	callstack 29
   275   001130                     
   276                           ;Application.c: 16:     for(uint8 index = 0; index < 8; index++)
   277   001130  0E00               	movlw	0
   278   001132  6E2D               	movwf	main@index^0,c
   279   001134                     l960:
   280                           
   281                           ;Application.c: 17:     {;Application.c: 18:         LEDs[index].port = PORTC_INDEX;
   282   001134  502D               	movf	main@index^0,w,c
   283   001136  0F2F               	addlw	low _LEDs
   284   001138  6ED9               	movwf	fsr2l,c
   285   00113A  6ADA               	clrf	fsr2h,c
   286   00113C  50DF               	movf	223,w,c
   287   00113E  0BF8               	andlw	-8
   288   001140  0902               	iorlw	2
   289   001142  6EDF               	movwf	223,c
   290                           
   291                           ;Application.c: 19:         LEDs[index].direction = OUTPUT;
   292   001144  502D               	movf	main@index^0,w,c
   293   001146  0F2F               	addlw	low _LEDs
   294   001148  6ED9               	movwf	fsr2l,c
   295   00114A  6ADA               	clrf	fsr2h,c
   296   00114C  9CDF               	bcf	indf2,6,c
   297                           
   298                           ;Application.c: 20:         LEDs[index].logic = LOW;
   299   00114E  502D               	movf	main@index^0,w,c
   300   001150  0F2F               	addlw	low _LEDs
   301   001152  6ED9               	movwf	fsr2l,c
   302   001154  6ADA               	clrf	fsr2h,c
   303   001156  9EDF               	bcf	indf2,7,c
   304                           
   305                           ;Application.c: 21:         LEDs[index].pin = index;
   306   001158  C02D  F029         	movff	main@index,??_main
   307   00115C  502D               	movf	main@index^0,w,c
   308   00115E  0F2F               	addlw	low _LEDs
   309   001160  6ED9               	movwf	fsr2l,c
   310   001162  6ADA               	clrf	fsr2h,c
   311   001164  4629               	rlncf	??_main^0,f,c
   312   001166  4629               	rlncf	??_main^0,f,c
   313   001168  4629               	rlncf	??_main^0,f,c
   314   00116A  50DF               	movf	223,w,c
   315   00116C  1829               	xorwf	??_main^0,w,c
   316   00116E  0BC7               	andlw	-57
   317   001170  1829               	xorwf	??_main^0,w,c
   318   001172  6EDF               	movwf	223,c
   319   001174                     
   320                           ;Application.c: 23:         gpio_pin_intialize(&LEDs[index]);
   321   001174  502D               	movf	main@index^0,w,c
   322   001176  0F2F               	addlw	low _LEDs
   323   001178  6E27               	movwf	gpio_pin_intialize@pin_config^0,c
   324   00117A  EC88  F009         	call	_gpio_pin_intialize	;wreg free
   325   00117E                     
   326                           ;Application.c: 24:     }
   327   00117E  2A2D               	incf	main@index^0,f,c
   328   001180  0E07               	movlw	7
   329   001182  642D               	cpfsgt	main@index^0,c
   330   001184  EFC6  F008         	goto	u311
   331   001188  EFC8  F008         	goto	u310
   332   00118C                     u311:
   333   00118C  EF9A  F008         	goto	l960
   334   001190                     u310:
   335   001190                     
   336                           ;Application.c: 27:     {;Application.c: 28:         for(uint8 index = 0; index < 4; ind
      +                          ex++)
   337   001190  0E00               	movlw	0
   338   001192  6E2C               	movwf	main@index_157^0,c
   339   001194                     l974:
   340                           
   341                           ;Application.c: 29:         {;Application.c: 30:             ret_val = gpio_pin_write_lo
      +                          gic(&LEDs[index], HIGH);
   342   001194  502C               	movf	main@index_157^0,w,c
   343   001196  0F2F               	addlw	low _LEDs
   344   001198  6E1F               	movwf	gpio_pin_write_logic@pin_config^0,c
   345   00119A  0E01               	movlw	1
   346   00119C  6E20               	movwf	gpio_pin_write_logic@logic^0,c
   347   00119E  EC10  F009         	call	_gpio_pin_write_logic	;wreg free
   348   0011A2  6E2E               	movwf	_ret_val^0,c
   349                           
   350                           ;Application.c: 31:             ret_val = gpio_pin_write_logic(&LEDs[7 - index], HIGH);
   351   0011A4  502C               	movf	main@index_157^0,w,c
   352   0011A6  0836               	sublw	low (_LEDs+7)
   353   0011A8  6E1F               	movwf	gpio_pin_write_logic@pin_config^0,c
   354   0011AA  0E01               	movlw	1
   355   0011AC  6E20               	movwf	gpio_pin_write_logic@logic^0,c
   356   0011AE  EC10  F009         	call	_gpio_pin_write_logic	;wreg free
   357   0011B2  6E2E               	movwf	_ret_val^0,c
   358   0011B4                     
   359                           ;Application.c: 32:             _delay((unsigned long)((500)*((uint32)4000000/4000.0)));
   360   0011B4  0E03               	movlw	3
   361   0011B6  6E2A               	movwf	(??_main+1)^0,c
   362   0011B8  0E8A               	movlw	138
   363   0011BA  6E29               	movwf	??_main^0,c
   364   0011BC  0E56               	movlw	86
   365   0011BE                     u337:
   366   0011BE  2EE8               	decfsz	wreg,f,c
   367   0011C0  D7FE               	bra	u337
   368   0011C2  2E29               	decfsz	??_main^0,f,c
   369   0011C4  D7FC               	bra	u337
   370   0011C6  2E2A               	decfsz	(??_main+1)^0,f,c
   371   0011C8  D7FA               	bra	u337
   372   0011CA                     
   373                           ;Application.c: 33:         }
   374   0011CA  2A2C               	incf	main@index_157^0,f,c
   375   0011CC  0E03               	movlw	3
   376   0011CE  642C               	cpfsgt	main@index_157^0,c
   377   0011D0  EFEC  F008         	goto	u321
   378   0011D4  EFEE  F008         	goto	u320
   379   0011D8                     u321:
   380   0011D8  EFCA  F008         	goto	l974
   381   0011DC                     u320:
   382   0011DC                     
   383                           ;Application.c: 35:         for(uint8 index = 3; index >= 0; index--)
   384   0011DC  0E03               	movlw	3
   385   0011DE  6E2B               	movwf	main@index_158^0,c
   386   0011E0                     l986:
   387                           
   388                           ;Application.c: 36:         {;Application.c: 37:             ret_val = gpio_pin_write_lo
      +                          gic(&LEDs[index], LOW);
   389   0011E0  502B               	movf	main@index_158^0,w,c
   390   0011E2  0F2F               	addlw	low _LEDs
   391   0011E4  6E1F               	movwf	gpio_pin_write_logic@pin_config^0,c
   392   0011E6  0E00               	movlw	0
   393   0011E8  6E20               	movwf	gpio_pin_write_logic@logic^0,c
   394   0011EA  EC10  F009         	call	_gpio_pin_write_logic	;wreg free
   395   0011EE  6E2E               	movwf	_ret_val^0,c
   396                           
   397                           ;Application.c: 38:             ret_val = gpio_pin_write_logic(&LEDs[7 - index], LOW);
   398   0011F0  502B               	movf	main@index_158^0,w,c
   399   0011F2  0836               	sublw	low (_LEDs+7)
   400   0011F4  6E1F               	movwf	gpio_pin_write_logic@pin_config^0,c
   401   0011F6  0E00               	movlw	0
   402   0011F8  6E20               	movwf	gpio_pin_write_logic@logic^0,c
   403   0011FA  EC10  F009         	call	_gpio_pin_write_logic	;wreg free
   404   0011FE  6E2E               	movwf	_ret_val^0,c
   405   001200                     
   406                           ;Application.c: 39:             _delay((unsigned long)((500)*((uint32)4000000/4000.0)));
   407   001200  0E03               	movlw	3
   408   001202  6E2A               	movwf	(??_main+1)^0,c
   409   001204  0E8A               	movlw	138
   410   001206  6E29               	movwf	??_main^0,c
   411   001208  0E56               	movlw	86
   412   00120A                     u347:
   413   00120A  2EE8               	decfsz	wreg,f,c
   414   00120C  D7FE               	bra	u347
   415   00120E  2E29               	decfsz	??_main^0,f,c
   416   001210  D7FC               	bra	u347
   417   001212  2E2A               	decfsz	(??_main+1)^0,f,c
   418   001214  D7FA               	bra	u347
   419   001216                     
   420                           ;Application.c: 40:         }
   421   001216  062B               	decf	main@index_158^0,f,c
   422   001218  EFF0  F008         	goto	l986
   423   00121C  EF00  F000         	goto	start
   424   001220                     __end_of_main:
   425                           	callstack 0
   426                           
   427 ;; *************** function _gpio_pin_intialize *****************
   428 ;; Defined at:
   429 ;;		line 147 in file "Mcal_Layer/GPIO/hal_gpio.c"
   430 ;; Parameters:    Size  Location     Type
   431 ;;  pin_config      1    8[COMRAM] const PTR const struct .
   432 ;;		 -> LEDs(8), 
   433 ;; Auto vars:     Size  Location     Type
   434 ;;  return_value    1    9[COMRAM] unsigned char 
   435 ;; Return value:  Size  Location     Type
   436 ;;                  1    wreg      unsigned char 
   437 ;; Registers used:
   438 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   439 ;; Tracked objects:
   440 ;;		On entry : 0/0
   441 ;;		On exit  : 0/0
   442 ;;		Unchanged: 0/0
   443 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   444 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   445 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   446 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   447 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   448 ;;Total ram usage:        2 bytes
   449 ;; Hardware stack levels used: 1
   450 ;; Hardware stack levels required when called: 1
   451 ;; This function calls:
   452 ;;		_gpio_pin_direction_intialize
   453 ;;		_gpio_pin_write_logic
   454 ;; This function is called by:
   455 ;;		_main
   456 ;; This function uses a non-reentrant model
   457 ;;
   458                           
   459                           	psect	text1
   460   001310                     __ptext1:
   461                           	callstack 0
   462   001310                     _gpio_pin_intialize:
   463                           	callstack 29
   464   001310                     
   465                           ;Mcal_Layer/GPIO/hal_gpio.c: 151:     if(((void*)0) == pin_config)
   466   001310  5027               	movf	gpio_pin_intialize@pin_config^0,w,c
   467   001312  A4D8               	btfss	status,2,c
   468   001314  EF8E  F009         	goto	u301
   469   001318  EF90  F009         	goto	u300
   470   00131C                     u301:
   471   00131C  EF92  F009         	goto	l950
   472   001320                     u300:
   473   001320                     
   474                           ;Mcal_Layer/GPIO/hal_gpio.c: 154:     }
   475   001320  EFA3  F009         	goto	l82
   476   001324                     l950:
   477                           
   478                           ;Mcal_Layer/GPIO/hal_gpio.c: 156:     {;Mcal_Layer/GPIO/hal_gpio.c: 157:         return_
      +                          value = gpio_pin_direction_intialize(pin_config);
   479   001324  C027  F01F         	movff	gpio_pin_intialize@pin_config,gpio_pin_direction_intialize@pin_config
   480   001328  EC01  F008         	call	_gpio_pin_direction_intialize	;wreg free
   481   00132C  6E28               	movwf	gpio_pin_intialize@return_value^0,c
   482                           
   483                           ;Mcal_Layer/GPIO/hal_gpio.c: 158:         return_value = gpio_pin_write_logic(pin_config
      +                          , pin_config->logic);
   484   00132E  C027  F01F         	movff	gpio_pin_intialize@pin_config,gpio_pin_write_logic@pin_config
   485   001332  5027               	movf	gpio_pin_intialize@pin_config^0,w,c
   486   001334  6ED9               	movwf	fsr2l,c
   487   001336  6ADA               	clrf	fsr2h,c
   488   001338  0E00               	movlw	0
   489   00133A  BEDF               	btfsc	indf2,7,c
   490   00133C  0E01               	movlw	1
   491   00133E  6E20               	movwf	gpio_pin_write_logic@logic^0,c
   492   001340  EC10  F009         	call	_gpio_pin_write_logic	;wreg free
   493   001344  6E28               	movwf	gpio_pin_intialize@return_value^0,c
   494   001346                     l82:
   495   001346  0012               	return		;funcret
   496   001348                     __end_of_gpio_pin_intialize:
   497                           	callstack 0
   498                           
   499 ;; *************** function _gpio_pin_write_logic *****************
   500 ;; Defined at:
   501 ;;		line 71 in file "Mcal_Layer/GPIO/hal_gpio.c"
   502 ;; Parameters:    Size  Location     Type
   503 ;;  pin_config      1    0[COMRAM] const PTR const struct .
   504 ;;		 -> LEDs(8), 
   505 ;;  logic           1    1[COMRAM] const enum E2816
   506 ;; Auto vars:     Size  Location     Type
   507 ;;  return_value    1    7[COMRAM] unsigned char 
   508 ;; Return value:  Size  Location     Type
   509 ;;                  1    wreg      unsigned char 
   510 ;; Registers used:
   511 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   512 ;; Tracked objects:
   513 ;;		On entry : 0/0
   514 ;;		On exit  : 0/0
   515 ;;		Unchanged: 0/0
   516 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   517 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   518 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   519 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   520 ;;      Totals:         8       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   521 ;;Total ram usage:        8 bytes
   522 ;; Hardware stack levels used: 1
   523 ;; This function calls:
   524 ;;		Nothing
   525 ;; This function is called by:
   526 ;;		_gpio_pin_intialize
   527 ;;		_main
   528 ;; This function uses a non-reentrant model
   529 ;;
   530                           
   531                           	psect	text2
   532   001220                     __ptext2:
   533                           	callstack 0
   534   001220                     _gpio_pin_write_logic:
   535                           	callstack 30
   536   001220                     
   537                           ;Mcal_Layer/GPIO/hal_gpio.c: 71: Std_ReturnType gpio_pin_write_logic(const pin_config_t 
      +                          * const pin_config, const logic_t logic);Mcal_Layer/GPIO/hal_gpio.c: 72: {;Mcal_Layer/GP
      +                          IO/hal_gpio.c: 73:     Std_ReturnType return_value = (Std_ReturnType)0x01;
   538   001220  0E01               	movlw	1
   539   001222  6E26               	movwf	gpio_pin_write_logic@return_value^0,c
   540                           
   541                           ;Mcal_Layer/GPIO/hal_gpio.c: 75:     if(((void*)0) == pin_config)
   542   001224  501F               	movf	gpio_pin_write_logic@pin_config^0,w,c
   543   001226  A4D8               	btfss	status,2,c
   544   001228  EF18  F009         	goto	u271
   545   00122C  EF1A  F009         	goto	u270
   546   001230                     u271:
   547   001230  EF71  F009         	goto	l936
   548   001234                     u270:
   549   001234                     l928:
   550                           
   551                           ;Mcal_Layer/GPIO/hal_gpio.c: 76:     {;Mcal_Layer/GPIO/hal_gpio.c: 77:         return_va
      +                          lue = (Std_ReturnType)0x00;
   552   001234  0E00               	movlw	0
   553   001236  6E26               	movwf	gpio_pin_write_logic@return_value^0,c
   554                           
   555                           ;Mcal_Layer/GPIO/hal_gpio.c: 78:     }
   556   001238  EF86  F009         	goto	l938
   557   00123C                     l930:
   558                           
   559                           ;Mcal_Layer/GPIO/hal_gpio.c: 84:                 (*lat_registers[pin_config->port] &= ~(
      +                          (uint8)1 << pin_config->pin));
   560   00123C  501F               	movf	gpio_pin_write_logic@pin_config^0,w,c
   561   00123E  6ED9               	movwf	fsr2l,c
   562   001240  6ADA               	clrf	fsr2h,c
   563   001242  30DF               	rrcf	223,w,c
   564   001244  32E8               	rrcf	wreg,f,c
   565   001246  32E8               	rrcf	wreg,f,c
   566   001248  0B07               	andlw	7
   567   00124A  6E21               	movwf	??_gpio_pin_write_logic^0,c
   568   00124C  0E01               	movlw	1
   569   00124E  6E22               	movwf	(??_gpio_pin_write_logic+1)^0,c
   570   001250  2A21               	incf	??_gpio_pin_write_logic^0,f,c
   571   001252  EF2D  F009         	goto	u284
   572   001256                     u285:
   573   001256  90D8               	bcf	status,0,c
   574   001258  3622               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   575   00125A                     u284:
   576   00125A  2E21               	decfsz	??_gpio_pin_write_logic^0,f,c
   577   00125C  EF2B  F009         	goto	u285
   578   001260  5022               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   579   001262  0AFF               	xorlw	255
   580   001264  6E23               	movwf	(??_gpio_pin_write_logic+2)^0,c
   581   001266  501F               	movf	gpio_pin_write_logic@pin_config^0,w,c
   582   001268  6ED9               	movwf	fsr2l,c
   583   00126A  6ADA               	clrf	fsr2h,c
   584   00126C  50DF               	movf	223,w,c
   585   00126E  0B07               	andlw	7
   586   001270  0D02               	mullw	2
   587   001272  50F3               	movf	243,w,c
   588   001274  0F0B               	addlw	low _lat_registers
   589   001276  6ED9               	movwf	fsr2l,c
   590   001278  6ADA               	clrf	fsr2h,c
   591   00127A  CFDE F024          	movff	postinc2,??_gpio_pin_write_logic+3
   592   00127E  CFDD F025          	movff	postdec2,??_gpio_pin_write_logic+4
   593   001282  C024  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   594   001286  C025  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   595   00128A  5023               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   596   00128C  16DF               	andwf	indf2,f,c
   597                           
   598                           ;Mcal_Layer/GPIO/hal_gpio.c: 85:                 break;
   599   00128E  EF86  F009         	goto	l938
   600   001292                     l932:
   601                           
   602                           ;Mcal_Layer/GPIO/hal_gpio.c: 88:                 (*lat_registers[pin_config->port] |= ((
      +                          uint8)1 << pin_config->pin));
   603   001292  501F               	movf	gpio_pin_write_logic@pin_config^0,w,c
   604   001294  6ED9               	movwf	fsr2l,c
   605   001296  6ADA               	clrf	fsr2h,c
   606   001298  30DF               	rrcf	223,w,c
   607   00129A  32E8               	rrcf	wreg,f,c
   608   00129C  32E8               	rrcf	wreg,f,c
   609   00129E  0B07               	andlw	7
   610   0012A0  6E21               	movwf	??_gpio_pin_write_logic^0,c
   611   0012A2  0E01               	movlw	1
   612   0012A4  6E22               	movwf	(??_gpio_pin_write_logic+1)^0,c
   613   0012A6  2A21               	incf	??_gpio_pin_write_logic^0,f,c
   614   0012A8  EF58  F009         	goto	u294
   615   0012AC                     u295:
   616   0012AC  90D8               	bcf	status,0,c
   617   0012AE  3622               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   618   0012B0                     u294:
   619   0012B0  2E21               	decfsz	??_gpio_pin_write_logic^0,f,c
   620   0012B2  EF56  F009         	goto	u295
   621   0012B6  501F               	movf	gpio_pin_write_logic@pin_config^0,w,c
   622   0012B8  6ED9               	movwf	fsr2l,c
   623   0012BA  6ADA               	clrf	fsr2h,c
   624   0012BC  50DF               	movf	223,w,c
   625   0012BE  0B07               	andlw	7
   626   0012C0  0D02               	mullw	2
   627   0012C2  50F3               	movf	243,w,c
   628   0012C4  0F0B               	addlw	low _lat_registers
   629   0012C6  6ED9               	movwf	fsr2l,c
   630   0012C8  6ADA               	clrf	fsr2h,c
   631   0012CA  CFDE F023          	movff	postinc2,??_gpio_pin_write_logic+2
   632   0012CE  CFDD F024          	movff	postdec2,??_gpio_pin_write_logic+3
   633   0012D2  C023  FFD9         	movff	??_gpio_pin_write_logic+2,fsr2l
   634   0012D6  C024  FFDA         	movff	??_gpio_pin_write_logic+3,fsr2h
   635   0012DA  5022               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   636   0012DC  12DF               	iorwf	indf2,f,c
   637                           
   638                           ;Mcal_Layer/GPIO/hal_gpio.c: 89:                 break;
   639   0012DE  EF86  F009         	goto	l938
   640   0012E2                     l936:
   641   0012E2  5020               	movf	gpio_pin_write_logic@logic^0,w,c
   642   0012E4  6E21               	movwf	??_gpio_pin_write_logic^0,c
   643   0012E6  6A22               	clrf	(??_gpio_pin_write_logic+1)^0,c
   644                           
   645                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   646                           ; Switch size 1, requested type "simple"
   647                           ; Number of cases is 1, Range of values is 0 to 0
   648                           ; switch strategies available:
   649                           ; Name         Instructions Cycles
   650                           ; simple_byte            4     3 (average)
   651                           ;	Chosen strategy is simple_byte
   652   0012E8  5022               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   653   0012EA  0A00               	xorlw	0	; case 0
   654   0012EC  B4D8               	btfsc	status,2,c
   655   0012EE  EF7B  F009         	goto	l996
   656   0012F2  EF1A  F009         	goto	l928
   657   0012F6                     l996:
   658                           
   659                           ; Switch size 1, requested type "simple"
   660                           ; Number of cases is 2, Range of values is 0 to 1
   661                           ; switch strategies available:
   662                           ; Name         Instructions Cycles
   663                           ; simple_byte            7     4 (average)
   664                           ;	Chosen strategy is simple_byte
   665   0012F6  5021               	movf	??_gpio_pin_write_logic^0,w,c
   666   0012F8  0A00               	xorlw	0	; case 0
   667   0012FA  B4D8               	btfsc	status,2,c
   668   0012FC  EF1E  F009         	goto	l930
   669   001300  0A01               	xorlw	1	; case 1
   670   001302  B4D8               	btfsc	status,2,c
   671   001304  EF49  F009         	goto	l932
   672   001308  EF1A  F009         	goto	l928
   673   00130C                     l938:
   674                           
   675                           ;Mcal_Layer/GPIO/hal_gpio.c: 96:     return return_value;
   676   00130C  5026               	movf	gpio_pin_write_logic@return_value^0,w,c
   677   00130E  0012               	return		;funcret
   678   001310                     __end_of_gpio_pin_write_logic:
   679                           	callstack 0
   680                           
   681 ;; *************** function _gpio_pin_direction_intialize *****************
   682 ;; Defined at:
   683 ;;		line 15 in file "Mcal_Layer/GPIO/hal_gpio.c"
   684 ;; Parameters:    Size  Location     Type
   685 ;;  pin_config      1    0[COMRAM] const PTR const struct .
   686 ;;		 -> LEDs(8), 
   687 ;; Auto vars:     Size  Location     Type
   688 ;;  return_value    1    6[COMRAM] unsigned char 
   689 ;; Return value:  Size  Location     Type
   690 ;;                  1    wreg      unsigned char 
   691 ;; Registers used:
   692 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   693 ;; Tracked objects:
   694 ;;		On entry : 0/0
   695 ;;		On exit  : 0/0
   696 ;;		Unchanged: 0/0
   697 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   698 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   699 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   700 ;;      Temps:          5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   701 ;;      Totals:         7       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   702 ;;Total ram usage:        7 bytes
   703 ;; Hardware stack levels used: 1
   704 ;; This function calls:
   705 ;;		Nothing
   706 ;; This function is called by:
   707 ;;		_gpio_pin_intialize
   708 ;; This function uses a non-reentrant model
   709 ;;
   710                           
   711                           	psect	text3
   712   001002                     __ptext3:
   713                           	callstack 0
   714   001002                     _gpio_pin_direction_intialize:
   715                           	callstack 29
   716   001002                     
   717                           ;Mcal_Layer/GPIO/hal_gpio.c: 15: Std_ReturnType gpio_pin_direction_intialize(const pin_c
      +                          onfig_t * const pin_config);Mcal_Layer/GPIO/hal_gpio.c: 16: {;Mcal_Layer/GPIO/hal_gpio.c
      +                          : 17:     Std_ReturnType return_value = (Std_ReturnType)0x01;
   718   001002  0E01               	movlw	1
   719   001004  6E25               	movwf	gpio_pin_direction_intialize@return_value^0,c
   720                           
   721                           ;Mcal_Layer/GPIO/hal_gpio.c: 19:     if((((void*)0) == pin_config) || (((uint8)8 - 1) < 
      +                          pin_config->pin) || (((uint8)5 - 1) < pin_config->port))
   722   001006  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   723   001008  B4D8               	btfsc	status,2,c
   724   00100A  EF09  F008         	goto	u211
   725   00100E  EF0B  F008         	goto	u210
   726   001012                     u211:
   727   001012  EF29  F008         	goto	l912
   728   001016                     u210:
   729   001016  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   730   001018  6ED9               	movwf	fsr2l,c
   731   00101A  6ADA               	clrf	fsr2h,c
   732   00101C  30DF               	rrcf	223,w,c
   733   00101E  32E8               	rrcf	wreg,f,c
   734   001020  32E8               	rrcf	wreg,f,c
   735   001022  0B07               	andlw	7
   736   001024  6E20               	movwf	??_gpio_pin_direction_intialize^0,c
   737   001026  0E08               	movlw	8
   738   001028  6020               	cpfslt	??_gpio_pin_direction_intialize^0,c
   739   00102A  EF19  F008         	goto	u221
   740   00102E  EF1B  F008         	goto	u220
   741   001032                     u221:
   742   001032  EF29  F008         	goto	l912
   743   001036                     u220:
   744   001036  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   745   001038  6ED9               	movwf	fsr2l,c
   746   00103A  6ADA               	clrf	fsr2h,c
   747   00103C  50DF               	movf	223,w,c
   748   00103E  0B07               	andlw	7
   749   001040  6E20               	movwf	??_gpio_pin_direction_intialize^0,c
   750   001042  0E04               	movlw	4
   751   001044  6420               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   752   001046  EF27  F008         	goto	u231
   753   00104A  EF29  F008         	goto	u230
   754   00104E                     u231:
   755   00104E  EF80  F008         	goto	l920
   756   001052                     u230:
   757   001052                     l912:
   758                           
   759                           ;Mcal_Layer/GPIO/hal_gpio.c: 20:     {;Mcal_Layer/GPIO/hal_gpio.c: 21:         return_va
      +                          lue = (Std_ReturnType)0x00;
   760   001052  0E00               	movlw	0
   761   001054  6E25               	movwf	gpio_pin_direction_intialize@return_value^0,c
   762                           
   763                           ;Mcal_Layer/GPIO/hal_gpio.c: 22:     }
   764   001056  EF96  F008         	goto	l922
   765   00105A                     l914:
   766                           
   767                           ;Mcal_Layer/GPIO/hal_gpio.c: 28:                 (*tris_registers[pin_config->port] &= ~
      +                          ((uint8)1 << pin_config->pin));
   768   00105A  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   769   00105C  6ED9               	movwf	fsr2l,c
   770   00105E  6ADA               	clrf	fsr2h,c
   771   001060  30DF               	rrcf	223,w,c
   772   001062  32E8               	rrcf	wreg,f,c
   773   001064  32E8               	rrcf	wreg,f,c
   774   001066  0B07               	andlw	7
   775   001068  6E20               	movwf	??_gpio_pin_direction_intialize^0,c
   776   00106A  0E01               	movlw	1
   777   00106C  6E21               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   778   00106E  2A20               	incf	??_gpio_pin_direction_intialize^0,f,c
   779   001070  EF3C  F008         	goto	u244
   780   001074                     u245:
   781   001074  90D8               	bcf	status,0,c
   782   001076  3621               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   783   001078                     u244:
   784   001078  2E20               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   785   00107A  EF3A  F008         	goto	u245
   786   00107E  5021               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   787   001080  0AFF               	xorlw	255
   788   001082  6E22               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   789   001084  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   790   001086  6ED9               	movwf	fsr2l,c
   791   001088  6ADA               	clrf	fsr2h,c
   792   00108A  50DF               	movf	223,w,c
   793   00108C  0B07               	andlw	7
   794   00108E  0D02               	mullw	2
   795   001090  50F3               	movf	243,w,c
   796   001092  0F15               	addlw	low _tris_registers
   797   001094  6ED9               	movwf	fsr2l,c
   798   001096  6ADA               	clrf	fsr2h,c
   799   001098  CFDE F023          	movff	postinc2,??_gpio_pin_direction_intialize+3
   800   00109C  CFDD F024          	movff	postdec2,??_gpio_pin_direction_intialize+4
   801   0010A0  C023  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   802   0010A4  C024  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   803   0010A8  5022               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   804   0010AA  16DF               	andwf	indf2,f,c
   805                           
   806                           ;Mcal_Layer/GPIO/hal_gpio.c: 29:                 break;
   807   0010AC  EF96  F008         	goto	l922
   808   0010B0                     l916:
   809                           
   810                           ;Mcal_Layer/GPIO/hal_gpio.c: 32:                 (*tris_registers[pin_config->port] |= (
      +                          (uint8)1 << pin_config->pin));
   811   0010B0  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   812   0010B2  6ED9               	movwf	fsr2l,c
   813   0010B4  6ADA               	clrf	fsr2h,c
   814   0010B6  30DF               	rrcf	223,w,c
   815   0010B8  32E8               	rrcf	wreg,f,c
   816   0010BA  32E8               	rrcf	wreg,f,c
   817   0010BC  0B07               	andlw	7
   818   0010BE  6E20               	movwf	??_gpio_pin_direction_intialize^0,c
   819   0010C0  0E01               	movlw	1
   820   0010C2  6E21               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   821   0010C4  2A20               	incf	??_gpio_pin_direction_intialize^0,f,c
   822   0010C6  EF67  F008         	goto	u254
   823   0010CA                     u255:
   824   0010CA  90D8               	bcf	status,0,c
   825   0010CC  3621               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   826   0010CE                     u254:
   827   0010CE  2E20               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   828   0010D0  EF65  F008         	goto	u255
   829   0010D4  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   830   0010D6  6ED9               	movwf	fsr2l,c
   831   0010D8  6ADA               	clrf	fsr2h,c
   832   0010DA  50DF               	movf	223,w,c
   833   0010DC  0B07               	andlw	7
   834   0010DE  0D02               	mullw	2
   835   0010E0  50F3               	movf	243,w,c
   836   0010E2  0F15               	addlw	low _tris_registers
   837   0010E4  6ED9               	movwf	fsr2l,c
   838   0010E6  6ADA               	clrf	fsr2h,c
   839   0010E8  CFDE F022          	movff	postinc2,??_gpio_pin_direction_intialize+2
   840   0010EC  CFDD F023          	movff	postdec2,??_gpio_pin_direction_intialize+3
   841   0010F0  C022  FFD9         	movff	??_gpio_pin_direction_intialize+2,fsr2l
   842   0010F4  C023  FFDA         	movff	??_gpio_pin_direction_intialize+3,fsr2h
   843   0010F8  5021               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   844   0010FA  12DF               	iorwf	indf2,f,c
   845                           
   846                           ;Mcal_Layer/GPIO/hal_gpio.c: 33:                 break;
   847   0010FC  EF96  F008         	goto	l922
   848   001100                     l920:
   849   001100  501F               	movf	gpio_pin_direction_intialize@pin_config^0,w,c
   850   001102  6ED9               	movwf	fsr2l,c
   851   001104  6ADA               	clrf	fsr2h,c
   852   001106  BCDF               	btfsc	indf2,6,c
   853   001108  EF88  F008         	goto	u261
   854   00110C  EF8B  F008         	goto	u260
   855   001110                     u261:
   856   001110  0E01               	movlw	1
   857   001112  EF8C  F008         	goto	u266
   858   001116                     u260:
   859   001116  0E00               	movlw	0
   860   001118                     u266:
   861                           
   862                           ; Switch size 1, requested type "simple"
   863                           ; Number of cases is 2, Range of values is 0 to 1
   864                           ; switch strategies available:
   865                           ; Name         Instructions Cycles
   866                           ; simple_byte            7     4 (average)
   867                           ;	Chosen strategy is simple_byte
   868   001118  0A00               	xorlw	0	; case 0
   869   00111A  B4D8               	btfsc	status,2,c
   870   00111C  EF2D  F008         	goto	l914
   871   001120  0A01               	xorlw	1	; case 1
   872   001122  B4D8               	btfsc	status,2,c
   873   001124  EF58  F008         	goto	l916
   874   001128  EF29  F008         	goto	l912
   875   00112C                     l922:
   876                           
   877                           ;Mcal_Layer/GPIO/hal_gpio.c: 40:     return return_value;
   878   00112C  5025               	movf	gpio_pin_direction_intialize@return_value^0,w,c
   879   00112E  0012               	return		;funcret
   880   001130                     __end_of_gpio_pin_direction_intialize:
   881                           	callstack 0
   882                           
   883                           	psect	smallconst
   884   001000                     __psmallconst:
   885                           	callstack 0
   886   001000  00                 	db	0
   887   001001  00                 	db	0	; dummy byte at the end
   888   000000                     
   889                           	psect	rparam
   890   000000                     
   891                           	psect	config
   892                           
   893                           ; Padding undefined space
   894   300000                     	org	3145728
   895   300000  FF                 	db	255
   896                           
   897                           ;Config register CONFIG1H @ 0x300001
   898                           ;	Oscillator Selection bits
   899                           ;	OSC = HS, HS oscillator
   900                           ;	Fail-Safe Clock Monitor Enable bit
   901                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   902                           ;	Internal/External Oscillator Switchover bit
   903                           ;	IESO = OFF, Oscillator Switchover mode disabled
   904   300001                     	org	3145729
   905   300001  02                 	db	2
   906                           
   907                           ;Config register CONFIG2L @ 0x300002
   908                           ;	Power-up Timer Enable bit
   909                           ;	PWRT = OFF, PWRT disabled
   910                           ;	Brown-out Reset Enable bits
   911                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   912                           ;	Brown Out Reset Voltage bits
   913                           ;	BORV = 1, 
   914   300002                     	org	3145730
   915   300002  09                 	db	9
   916                           
   917                           ;Config register CONFIG2H @ 0x300003
   918                           ;	Watchdog Timer Enable bit
   919                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   920                           ;	Watchdog Timer Postscale Select bits
   921                           ;	WDTPS = 32768, 1:32768
   922   300003                     	org	3145731
   923   300003  1E                 	db	30
   924                           
   925                           ; Padding undefined space
   926   300004                     	org	3145732
   927   300004  FF                 	db	255
   928                           
   929                           ;Config register CONFIG3H @ 0x300005
   930                           ;	CCP2 MUX bit
   931                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   932                           ;	PORTB A/D Enable bit
   933                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   934                           ;	Low-Power Timer1 Oscillator Enable bit
   935                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   936                           ;	MCLR Pin Enable bit
   937                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   938   300005                     	org	3145733
   939   300005  81                 	db	129
   940                           
   941                           ;Config register CONFIG4L @ 0x300006
   942                           ;	Stack Full/Underflow Reset Enable bit
   943                           ;	STVREN = ON, Stack full/underflow will cause Reset
   944                           ;	Single-Supply ICSP Enable bit
   945                           ;	LVP = OFF, Single-Supply ICSP disabled
   946                           ;	Extended Instruction Set Enable bit
   947                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   948                           ;	Background Debugger Enable bit
   949                           ;	DEBUG = 0x1, unprogrammed default
   950   300006                     	org	3145734
   951   300006  81                 	db	129
   952                           
   953                           ; Padding undefined space
   954   300007                     	org	3145735
   955   300007  FF                 	db	255
   956                           
   957                           ;Config register CONFIG5L @ 0x300008
   958                           ;	Code Protection bit
   959                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   960                           ;	Code Protection bit
   961                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   962                           ;	Code Protection bit
   963                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   964                           ;	Code Protection bit
   965                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   966   300008                     	org	3145736
   967   300008  0F                 	db	15
   968                           
   969                           ;Config register CONFIG5H @ 0x300009
   970                           ;	Boot Block Code Protection bit
   971                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   972                           ;	Data EEPROM Code Protection bit
   973                           ;	CPD = OFF, Data EEPROM not code-protected
   974   300009                     	org	3145737
   975   300009  C0                 	db	192
   976                           
   977                           ;Config register CONFIG6L @ 0x30000A
   978                           ;	Write Protection bit
   979                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   980                           ;	Write Protection bit
   981                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   982                           ;	Write Protection bit
   983                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   984                           ;	Write Protection bit
   985                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   986   30000A                     	org	3145738
   987   30000A  0F                 	db	15
   988                           
   989                           ;Config register CONFIG6H @ 0x30000B
   990                           ;	Configuration Register Write Protection bit
   991                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   992                           ;	Boot Block Write Protection bit
   993                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   994                           ;	Data EEPROM Write Protection bit
   995                           ;	WRTD = OFF, Data EEPROM not write-protected
   996   30000B                     	org	3145739
   997   30000B  E0                 	db	224
   998                           
   999                           ;Config register CONFIG7L @ 0x30000C
  1000                           ;	Table Read Protection bit
  1001                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
  1002                           ;	Table Read Protection bit
  1003                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
  1004                           ;	Table Read Protection bit
  1005                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
  1006                           ;	Table Read Protection bit
  1007                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
  1008   30000C                     	org	3145740
  1009   30000C  0F                 	db	15
  1010                           
  1011                           ;Config register CONFIG7H @ 0x30000D
  1012                           ;	Boot Block Table Read Protection bit
  1013                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  1014   30000D                     	org	3145741
  1015   30000D  40                 	db	64
  1016                           tosu	equ	0xFFF
  1017                           tosh	equ	0xFFE
  1018                           tosl	equ	0xFFD
  1019                           stkptr	equ	0xFFC
  1020                           pclatu	equ	0xFFB
  1021                           pclath	equ	0xFFA
  1022                           pcl	equ	0xFF9
  1023                           tblptru	equ	0xFF8
  1024                           tblptrh	equ	0xFF7
  1025                           tblptrl	equ	0xFF6
  1026                           tablat	equ	0xFF5
  1027                           prodh	equ	0xFF4
  1028                           prodl	equ	0xFF3
  1029                           indf0	equ	0xFEF
  1030                           postinc0	equ	0xFEE
  1031                           postdec0	equ	0xFED
  1032                           preinc0	equ	0xFEC
  1033                           plusw0	equ	0xFEB
  1034                           fsr0h	equ	0xFEA
  1035                           fsr0l	equ	0xFE9
  1036                           wreg	equ	0xFE8
  1037                           indf1	equ	0xFE7
  1038                           postinc1	equ	0xFE6
  1039                           postdec1	equ	0xFE5
  1040                           preinc1	equ	0xFE4
  1041                           plusw1	equ	0xFE3
  1042                           fsr1h	equ	0xFE2
  1043                           fsr1l	equ	0xFE1
  1044                           bsr	equ	0xFE0
  1045                           indf2	equ	0xFDF
  1046                           postinc2	equ	0xFDE
  1047                           postdec2	equ	0xFDD
  1048                           preinc2	equ	0xFDC
  1049                           plusw2	equ	0xFDB
  1050                           fsr2h	equ	0xFDA
  1051                           fsr2l	equ	0xFD9
  1052                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         9
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     15      54
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_direction_intialize@pin_config	const PTR const struct . size(1) Largest target is 8
		 -> LEDs(COMRAM[8]), 

    gpio_pin_intialize@pin_config	const PTR const struct . size(1) Largest target is 8
		 -> LEDs(COMRAM[8]), 

    gpio_pin_write_logic@pin_config	const PTR const struct . size(1) Largest target is 8
		 -> LEDs(COMRAM[8]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_intialize
    _gpio_pin_intialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     5      0    2599
                                             10 COMRAM     5     5      0
                 _gpio_pin_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_intialize                                   2     1      1    1368
                                              8 COMRAM     2     1      1
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                 8     6      2     917
                                              0 COMRAM     8     6      2
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_intialize                         7     6      1     277
                                              0 COMRAM     7     6      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_intialize
     _gpio_pin_direction_intialize
     _gpio_pin_write_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      F      36       1       42.5%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      36      39        0.0%
DATA                 0      0      36       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Jun 26 23:53:50 2024

                                      l48 112E                                        l65 130E  
                                      l82 1346                                       l910 1036  
                                     l920 1100                                       l912 1052  
                                     l914 105A                                       l922 112C  
                                     l906 1002                                       l930 123C  
                                     l916 10B0                                       l908 1016  
                                     l932 1292                                       l926 1220  
                                     l950 1324                                       l928 1234  
                                     l936 12E2                                       l960 1134  
                                     l938 130C                                       l946 1310  
                                     l962 1174                                       l954 1130  
                                     l948 1320                                       l980 11CC  
                                     l964 117E                                       l990 1216  
                                     l982 11DC                                       l974 1194  
                                     l966 1180                                       l976 11B4  
                                     l968 1190                                       l986 11E0  
                                     l978 11CA                                       l996 12F6  
                                     l988 1200                                       u210 1016  
                                     u211 1012                                       u220 1036  
                                     u300 1320                                       u221 1032  
                                     u301 131C                                       u230 1052  
                                     u310 1190                                       u231 104E  
                                     u311 118C                                       u320 11DC  
                                     u321 11D8                                       u260 1116  
                                     u244 1078                                       u261 1110  
                                     u245 1074                                       u254 10CE  
                                     u270 1234                                       u255 10CA  
                                     u271 1230                                       u337 11BE  
                                     u266 1118                                       u347 120A  
                                     u284 125A                                       u285 1256  
                                     u294 12B0                                       u295 12AC  
                                     wreg 0FE8                                      _LATA 0F89  
                                    _LATB 0F8A                                      _LATC 0F8B  
                                    _LATD 0F8C                                      _LATE 0F8D  
                                    _LEDs 002F                                      _main 1130  
                                    fsr2h 0FDA                                      indf2 0FDF  
                                    fsr1l 0FE1                                      fsr2l 0FD9  
                                    prodl 0FF3                                      start 0000  
                            ___param_bank 0000  gpio_pin_direction_intialize@return_value 0025  
                    _gpio_pin_write_logic 1220                                     ?_main 001F  
                                   _PORTA 0F80                                     _PORTB 0F81  
                                   _PORTC 0F82                                     _PORTD 0F83  
                                   _PORTE 0F84                                     _TRISA 0F92  
                                   _TRISB 0F93                                     _TRISC 0F94  
                                   _TRISD 0F95                                     _TRISE 0F96  
                                   tablat 0FF5                                     status 0FD8  
                         __initialization 1348                              __end_of_main 1220  
                   ?_gpio_pin_write_logic 001F                             _lat_registers 000B  
                                  ??_main 0029                             __activetblptr 0002  
                           main@index_157 002C                             main@index_158 002B  
                                  clear_0 136E                                    isa$std 0001  
                            __pdataCOMRAM 0001                              __mediumconst 0000  
                                  tblptrh 0FF7                                    tblptrl 0FF6  
                                  tblptru 0FF8                                __accesstop 0080  
                 __end_of__initialization 1374                             ___rparam_used 0001  
                  ??_gpio_pin_write_logic 0021                            __pcstackCOMRAM 001F  
                          _tris_registers 0015                                   __Hparam 0000  
                                 __Lparam 0000                              __psmallconst 1000  
              __end_of_gpio_pin_intialize 1348                                   __pcinit 1348  
                                 __ramtop 1000                                   __ptext0 1130  
                                 __ptext1 1310                                   __ptext2 1220  
                                 __ptext3 1002                                   _ret_val 002E  
                    end_of_initialization 1374                             __Lmediumconst 0000  
                                 postdec1 0FE5                                   postdec2 0FDD  
                                 postinc0 0FEE                                   postinc2 0FDE  
    __end_of_gpio_pin_direction_intialize 1130              _gpio_pin_direction_intialize 1002  
                           __pidataCOMRAM 137E          gpio_pin_write_logic@return_value 0026  
                     start_initialization 1348             ?_gpio_pin_direction_intialize 001F  
          gpio_pin_intialize@return_value 0028                               __pbssCOMRAM 002E  
          gpio_pin_write_logic@pin_config 001F                 gpio_pin_write_logic@logic 0020  
                             __smallconst 1000                        _gpio_pin_intialize 1310  
          ??_gpio_pin_direction_intialize 0020                       ?_gpio_pin_intialize 0027  
                    ??_gpio_pin_intialize 0028                                 main@index 002D  
                               copy_data0 135C                                  __Hrparam 0000  
                                __Lrparam 0000              gpio_pin_intialize@pin_config 0027  
                                isa$xinst 0000              __end_of_gpio_pin_write_logic 1310  
  gpio_pin_direction_intialize@pin_config 001F                            _port_registers 0001  
