Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec 14 23:08:43 2022
| Host         : DESKTOP-DMH8K7T running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Clock Region Cell Placement per Global Clock: Region X1Y0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        20 |   0 |            0 |      0 |
| BUFMR    |    0 |        10 |   0 |            0 |      0 |
| BUFR     |    0 |        20 |   0 |            0 |      0 |
| MMCM     |    0 |         5 |   0 |            0 |      0 |
| PLL      |    0 |         5 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |          20 |               0 |              |       | CLK_IBUF_BUFG_inst/O | CLK_IBUF_BUFG |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
| src0      | g0        | IBUF/O          | IOB_X1Y26  | IOB_X1Y26 | X1Y0         |           1 |               0 |                     |              | CLK_IBUF_inst/O | CLK_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                  | Net                                                                         |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| 0        | FDRE/Q          | None       | SLICE_X64Y27/BFF | X1Y0         |           2 |               1 |              |       | SegmentMultiplexer/cycle_count_reg[17]/Q                                    | SegmentMultiplexer/p_0_in                                                   |
| 1        | FDRE/Q          | None       | SLICE_X62Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff1/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff1/clkDivComp/data_out_reg_0  |
| 2        | FDRE/Q          | None       | SLICE_X59Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff10/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff10/clkDivComp/data_out_reg_0 |
| 3        | FDRE/Q          | None       | SLICE_X60Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff11/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff11/clkDivComp/data_out_reg_0 |
| 4        | FDRE/Q          | None       | SLICE_X61Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff12/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff12/clkDivComp/data_out_reg_0 |
| 5        | FDRE/Q          | None       | SLICE_X60Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff13/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff13/clkDivComp/data_out_reg_0 |
| 6        | FDRE/Q          | None       | SLICE_X61Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff14/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff14/clkDivComp/data_out_reg_0 |
| 7        | FDRE/Q          | None       | SLICE_X62Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff15/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff15/clkDivComp/data_out_reg_0 |
| 8        | FDRE/Q          | None       | SLICE_X63Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff16/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff16/clkDivComp/data_out_reg_0 |
| 9        | FDRE/Q          | None       | SLICE_X63Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff17/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff17/clkDivComp/data_out_reg_0 |
| 10       | FDRE/Q          | None       | SLICE_X64Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff18/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff18/clkDivComp/data_out_reg_0 |
| 11       | FDRE/Q          | None       | SLICE_X64Y36/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff19/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff19/clkDivComp/data_out_reg_0 |
| 12       | FDRE/Q          | None       | SLICE_X61Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff2/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff2/clkDivComp/data_out_reg_0  |
| 13       | FDRE/Q          | None       | SLICE_X65Y37/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff20/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff20/clkDivComp/data_out_reg_0 |
| 14       | FDRE/Q          | None       | SLICE_X64Y37/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff21/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff21/clkDivComp/data_out_reg_0 |
| 15       | FDRE/Q          | None       | SLICE_X63Y37/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff22/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff22/clkDivComp/data_out_reg_0 |
| 16       | FDRE/Q          | None       | SLICE_X63Y36/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff23/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff23/clkDivComp/data_out_reg_0 |
| 17       | FDRE/Q          | None       | SLICE_X65Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff24/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff24/clkDivComp/data_out_reg_0 |
| 18       | FDRE/Q          | None       | SLICE_X65Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff25/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff25/clkDivComp/data_out_reg_0 |
| 19       | FDRE/Q          | None       | SLICE_X64Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff26/clkDivComp/data_out_reg/Q | difficultySelectionModule/easyDifficulty/clkDff26/clkDivComp/data_out_reg_0 |
| 20       | FDRE/Q          | None       | SLICE_X60Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff3/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff3/clkDivComp/data_out_reg_0  |
| 21       | FDRE/Q          | None       | SLICE_X60Y36/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff4/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff4/clkDivComp/data_out_reg_0  |
| 22       | FDRE/Q          | None       | SLICE_X59Y36/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff5/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff5/clkDivComp/data_out_reg_0  |
| 23       | FDRE/Q          | None       | SLICE_X58Y36/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff6/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff6/clkDivComp/data_out_reg_0  |
| 24       | FDRE/Q          | None       | SLICE_X58Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff7/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff7/clkDivComp/data_out_reg_0  |
| 25       | FDRE/Q          | None       | SLICE_X59Y35/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff8/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff8/clkDivComp/data_out_reg_0  |
| 26       | FDRE/Q          | None       | SLICE_X58Y34/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/easyDifficulty/clkDff9/clkDivComp/data_out_reg/Q  | difficultySelectionModule/easyDifficulty/clkDff9/clkDivComp/data_out_reg_0  |
| 27       | FDRE/Q          | None       | SLICE_X59Y30/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff1/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff1/clkDivComp/data_out        |
| 28       | FDRE/Q          | None       | SLICE_X62Y30/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff10/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff10/clkDivComp/data_out_reg_0 |
| 29       | FDRE/Q          | None       | SLICE_X62Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff11/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff11/clkDivComp/data_out_reg_0 |
| 30       | FDRE/Q          | None       | SLICE_X63Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff12/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff12/clkDivComp/data_out_reg_0 |
| 31       | FDRE/Q          | None       | SLICE_X63Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff13/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff13/clkDivComp/data_out_reg_0 |
| 32       | FDRE/Q          | None       | SLICE_X62Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff14/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff14/clkDivComp/data_out_reg_0 |
| 33       | FDRE/Q          | None       | SLICE_X61Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff15/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff15/clkDivComp/data_out_reg_0 |
| 34       | FDRE/Q          | None       | SLICE_X64Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff16/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff16/clkDivComp/data_out_reg_0 |
| 35       | FDRE/Q          | None       | SLICE_X65Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff17/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff17/clkDivComp/data_out_reg_0 |
| 36       | FDRE/Q          | None       | SLICE_X65Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff18/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff18/clkDivComp/data_out_reg_0 |
| 37       | FDRE/Q          | None       | SLICE_X64Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff19/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff19/clkDivComp/data_out_reg_0 |
| 38       | FDRE/Q          | None       | SLICE_X61Y30/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff2/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff2/clkDivComp/data_out_reg_0  |
| 39       | FDRE/Q          | None       | SLICE_X61Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff20/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff20/clkDivComp/data_out_reg_0 |
| 40       | FDRE/Q          | None       | SLICE_X60Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff21/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff21/clkDivComp/data_out_reg_0 |
| 41       | FDRE/Q          | None       | SLICE_X59Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff22/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff22/clkDivComp/data_out_reg_0 |
| 42       | FDRE/Q          | None       | SLICE_X58Y32/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff23/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff23/clkDivComp/data_out_reg_0 |
| 43       | FDRE/Q          | None       | SLICE_X58Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff24/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff24/clkDivComp/data_out_reg_0 |
| 44       | FDRE/Q          | None       | SLICE_X59Y33/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff25/clkDivComp/data_out_reg/Q | difficultySelectionModule/hardDifficulty/clkDff25/clkDivComp/data_out_reg_0 |
| 45       | FDRE/Q          | None       | SLICE_X60Y30/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff3/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff3/clkDivComp/data_out_reg_0  |
| 46       | FDRE/Q          | None       | SLICE_X60Y31/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff4/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff4/clkDivComp/data_out_reg_0  |
| 47       | FDRE/Q          | None       | SLICE_X60Y29/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff5/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff5/clkDivComp/data_out_reg_0  |
| 48       | FDRE/Q          | None       | SLICE_X61Y29/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff6/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff6/clkDivComp/data_out_reg_0  |
| 49       | FDRE/Q          | None       | SLICE_X62Y29/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff7/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff7/clkDivComp/data_out_reg_0  |
| 50       | FDRE/Q          | None       | SLICE_X63Y29/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff8/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff8/clkDivComp/data_out_reg_0  |
| 51       | FDRE/Q          | None       | SLICE_X63Y30/AFF | X1Y0         |           1 |               1 |              |       | difficultySelectionModule/hardDifficulty/clkDff9/clkDivComp/data_out_reg/Q  | difficultySelectionModule/hardDifficulty/clkDff9/clkDivComp/data_out_reg_0  |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   73 |  1500 |   47 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1500 |    0 |   450 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  1800 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |   950 |    0 |   300 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               |       |             |               |          20 |        0 |              0 |        0 | CLK_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+-----------------------+
|    | X0 | X1  | HORIZONTAL PROG DELAY |
+----+----+-----+-----------------------+
| Y2 |  0 |   0 |                     - |
| Y1 |  0 |   0 |                     - |
| Y0 |  0 |  20 |                     0 |
+----+----+-----+-----------------------+


8. Clock Region Cell Placement per Global Clock: Region X1Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          20 |               0 | 20 |           0 |    0 |   0 |  0 |    0 |   0 |       0 | CLK_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells CLK_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports CLK]

# Clock net "CLK_IBUF_BUFG" driven by instance "CLK_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_CLK_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_CLK_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="CLK_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_CLK_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
